
SpaceCenter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005510  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  080055d0  080055d0  000155d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fb4  08005fb4  00020100  2**0
                  CONTENTS
  4 .ARM          00000008  08005fb4  08005fb4  00015fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fbc  08005fbc  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005fbc  08005fbc  00015fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005fc4  08005fc4  00015fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  08005fcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001204  20000100  080060cc  00020100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001304  080060cc  00021304  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021db4  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ad6  00000000  00000000  00041edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  000469b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017e0  00000000  00000000  00047aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193c0  00000000  00000000  00049288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e7a  00000000  00000000  00062648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fdf0  00000000  00000000  0007a4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010a2b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d68  00000000  00000000  0010a308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000d20f  00000000  00000000  0010e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000100 	.word	0x20000100
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080055b8 	.word	0x080055b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000104 	.word	0x20000104
 8000104:	080055b8 	.word	0x080055b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
// Peripheral usage
#include "NeoPixel.hpp"
#include <stdlib.h>

NeoPixel::NeoPixel(uint16_t n, TIM_HandleTypeDef &timHandle, uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	60f8      	str	r0, [r7, #12]
 80004a4:	607a      	str	r2, [r7, #4]
 80004a6:	603b      	str	r3, [r7, #0]
 80004a8:	200a      	movs	r0, #10
 80004aa:	183b      	adds	r3, r7, r0
 80004ac:	1c0a      	adds	r2, r1, #0
 80004ae:	801a      	strh	r2, [r3, #0]
        : htim(timHandle), hdma(dmaHandle), timCh{timChannel} {
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	490c      	ldr	r1, [pc, #48]	; (80004e4 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x48>)
 80004b4:	687a      	ldr	r2, [r7, #4]
 80004b6:	505a      	str	r2, [r3, r1]
 80004b8:	68fa      	ldr	r2, [r7, #12]
 80004ba:	2393      	movs	r3, #147	; 0x93
 80004bc:	00db      	lsls	r3, r3, #3
 80004be:	69b9      	ldr	r1, [r7, #24]
 80004c0:	50d1      	str	r1, [r2, r3]
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	4908      	ldr	r1, [pc, #32]	; (80004e8 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x4c>)
 80004c6:	683a      	ldr	r2, [r7, #0]
 80004c8:	505a      	str	r2, [r3, r1]
  updateLength(n);
 80004ca:	183b      	adds	r3, r7, r0
 80004cc:	881a      	ldrh	r2, [r3, #0]
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	0011      	movs	r1, r2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 f813 	bl	80004fe <_ZN8NeoPixel12updateLengthEt>
}
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	0018      	movs	r0, r3
 80004dc:	46bd      	mov	sp, r7
 80004de:	b004      	add	sp, #16
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	00000494 	.word	0x00000494
 80004e8:	0000049c 	.word	0x0000049c

080004ec <_ZN8NeoPixelD1Ev>:

NeoPixel::~NeoPixel() {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
}
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	0018      	movs	r0, r3
 80004f8:	46bd      	mov	sp, r7
 80004fa:	b002      	add	sp, #8
 80004fc:	bd80      	pop	{r7, pc}

080004fe <_ZN8NeoPixel12updateLengthEt>:

void NeoPixel::updateLength(uint16_t n) {
 80004fe:	b580      	push	{r7, lr}
 8000500:	b082      	sub	sp, #8
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
 8000506:	000a      	movs	r2, r1
 8000508:	1cbb      	adds	r3, r7, #2
 800050a:	801a      	strh	r2, [r3, #0]

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * 3;
 800050c:	1cbb      	adds	r3, r7, #2
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	1c1a      	adds	r2, r3, #0
 8000512:	1892      	adds	r2, r2, r2
 8000514:	18d3      	adds	r3, r2, r3
 8000516:	b29a      	uxth	r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	805a      	strh	r2, [r3, #2]
  pixels = (uint8_t *)malloc(numBytes);
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	885b      	ldrh	r3, [r3, #2]
 8000520:	0018      	movs	r0, r3
 8000522:	f004 ff0d 	bl	8005340 <malloc>
 8000526:	0003      	movs	r3, r0
 8000528:	001a      	movs	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	605a      	str	r2, [r3, #4]
  numLEDs = n;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	1cba      	adds	r2, r7, #2
 8000532:	8812      	ldrh	r2, [r2, #0]
 8000534:	801a      	strh	r2, [r3, #0]
}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b002      	add	sp, #8
 800053c:	bd80      	pop	{r7, pc}

0800053e <_ZN8NeoPixel13setPixelColorEthhh>:

void NeoPixel::setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 800053e:	b590      	push	{r4, r7, lr}
 8000540:	b083      	sub	sp, #12
 8000542:	af00      	add	r7, sp, #0
 8000544:	6078      	str	r0, [r7, #4]
 8000546:	000c      	movs	r4, r1
 8000548:	0010      	movs	r0, r2
 800054a:	0019      	movs	r1, r3
 800054c:	1cbb      	adds	r3, r7, #2
 800054e:	1c22      	adds	r2, r4, #0
 8000550:	801a      	strh	r2, [r3, #0]
 8000552:	1c7b      	adds	r3, r7, #1
 8000554:	1c02      	adds	r2, r0, #0
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	003b      	movs	r3, r7
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
  pixels[n * 3] = g;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6859      	ldr	r1, [r3, #4]
 8000562:	1cbb      	adds	r3, r7, #2
 8000564:	881a      	ldrh	r2, [r3, #0]
 8000566:	0013      	movs	r3, r2
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	189b      	adds	r3, r3, r2
 800056c:	18cb      	adds	r3, r1, r3
 800056e:	003a      	movs	r2, r7
 8000570:	7812      	ldrb	r2, [r2, #0]
 8000572:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 1] = r;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	6859      	ldr	r1, [r3, #4]
 8000578:	1cbb      	adds	r3, r7, #2
 800057a:	881a      	ldrh	r2, [r3, #0]
 800057c:	0013      	movs	r3, r2
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	189b      	adds	r3, r3, r2
 8000582:	3301      	adds	r3, #1
 8000584:	18cb      	adds	r3, r1, r3
 8000586:	1c7a      	adds	r2, r7, #1
 8000588:	7812      	ldrb	r2, [r2, #0]
 800058a:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 2] = b;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	6859      	ldr	r1, [r3, #4]
 8000590:	1cbb      	adds	r3, r7, #2
 8000592:	881a      	ldrh	r2, [r3, #0]
 8000594:	0013      	movs	r3, r2
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	189b      	adds	r3, r3, r2
 800059a:	3302      	adds	r3, #2
 800059c:	18ca      	adds	r2, r1, r3
 800059e:	2318      	movs	r3, #24
 80005a0:	18fb      	adds	r3, r7, r3
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	7013      	strb	r3, [r2, #0]
}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b003      	add	sp, #12
 80005ac:	bd90      	pop	{r4, r7, pc}
	...

080005b0 <_ZN8NeoPixel4showEv>:

void NeoPixel::show(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]

  for(uint16_t j = 0; j < numBytes; j++) {
 80005b8:	2316      	movs	r3, #22
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	2200      	movs	r2, #0
 80005be:	801a      	strh	r2, [r3, #0]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	885b      	ldrh	r3, [r3, #2]
 80005c4:	2216      	movs	r2, #22
 80005c6:	18ba      	adds	r2, r7, r2
 80005c8:	8812      	ldrh	r2, [r2, #0]
 80005ca:	429a      	cmp	r2, r3
 80005cc:	d22c      	bcs.n	8000628 <_ZN8NeoPixel4showEv+0x78>
	  for(uint_fast8_t i = 0; i < 8; i++) {
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
 80005d2:	693b      	ldr	r3, [r7, #16]
 80005d4:	2b07      	cmp	r3, #7
 80005d6:	d820      	bhi.n	800061a <_ZN8NeoPixel4showEv+0x6a>
		  wr_buf[i+8*j   ] = PWM_LO << (((pixels[j]  << i) & 0x80) > 0);
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	685a      	ldr	r2, [r3, #4]
 80005dc:	2316      	movs	r3, #22
 80005de:	18fb      	adds	r3, r7, r3
 80005e0:	881b      	ldrh	r3, [r3, #0]
 80005e2:	18d3      	adds	r3, r2, r3
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	001a      	movs	r2, r3
 80005e8:	693b      	ldr	r3, [r7, #16]
 80005ea:	409a      	lsls	r2, r3
 80005ec:	0013      	movs	r3, r2
 80005ee:	2280      	movs	r2, #128	; 0x80
 80005f0:	4013      	ands	r3, r2
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	dd01      	ble.n	80005fa <_ZN8NeoPixel4showEv+0x4a>
 80005f6:	2118      	movs	r1, #24
 80005f8:	e000      	b.n	80005fc <_ZN8NeoPixel4showEv+0x4c>
 80005fa:	210c      	movs	r1, #12
 80005fc:	2316      	movs	r3, #22
 80005fe:	18fb      	adds	r3, r7, r3
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	00db      	lsls	r3, r3, #3
 8000604:	001a      	movs	r2, r3
 8000606:	693b      	ldr	r3, [r7, #16]
 8000608:	18d3      	adds	r3, r2, r3
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	18d3      	adds	r3, r2, r3
 800060e:	1c0a      	adds	r2, r1, #0
 8000610:	721a      	strb	r2, [r3, #8]
	  for(uint_fast8_t i = 0; i < 8; i++) {
 8000612:	693b      	ldr	r3, [r7, #16]
 8000614:	3301      	adds	r3, #1
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	e7db      	b.n	80005d2 <_ZN8NeoPixel4showEv+0x22>
  for(uint16_t j = 0; j < numBytes; j++) {
 800061a:	2116      	movs	r1, #22
 800061c:	187b      	adds	r3, r7, r1
 800061e:	881a      	ldrh	r2, [r3, #0]
 8000620:	187b      	adds	r3, r7, r1
 8000622:	3201      	adds	r2, #1
 8000624:	801a      	strh	r2, [r3, #0]
 8000626:	e7cb      	b.n	80005c0 <_ZN8NeoPixel4showEv+0x10>
	  }
  }
  for(uint_fast8_t i = 0; i < 8; i++) {
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	2b07      	cmp	r3, #7
 8000630:	d80d      	bhi.n	800064e <_ZN8NeoPixel4showEv+0x9e>
	  wr_buf[i+8*numBytes   ] = 0;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	885b      	ldrh	r3, [r3, #2]
 8000636:	00db      	lsls	r3, r3, #3
 8000638:	001a      	movs	r2, r3
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	18d3      	adds	r3, r2, r3
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	18d3      	adds	r3, r2, r3
 8000642:	2200      	movs	r2, #0
 8000644:	721a      	strb	r2, [r3, #8]
  for(uint_fast8_t i = 0; i < 8; i++) {
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	3301      	adds	r3, #1
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	e7ee      	b.n	800062c <_ZN8NeoPixel4showEv+0x7c>
  }
  HAL_TIM_PWM_Start_DMA(&htim, timCh, (uint32_t *)wr_buf, WR_BUF_LEN);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4a07      	ldr	r2, [pc, #28]	; (8000670 <_ZN8NeoPixel4showEv+0xc0>)
 8000652:	5898      	ldr	r0, [r3, r2]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a07      	ldr	r2, [pc, #28]	; (8000674 <_ZN8NeoPixel4showEv+0xc4>)
 8000658:	5899      	ldr	r1, [r3, r2]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	3308      	adds	r3, #8
 800065e:	001a      	movs	r2, r3
 8000660:	2391      	movs	r3, #145	; 0x91
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	f003 fb2b 	bl	8003cbe <HAL_TIM_PWM_Start_DMA>
}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b006      	add	sp, #24
 800066e:	bd80      	pop	{r7, pc}
 8000670:	00000494 	.word	0x00000494
 8000674:	0000049c 	.word	0x0000049c

08000678 <_ZN10TouchBoardC1Ev>:
#include "TouchBoard.hpp"

TouchBoard::TouchBoard() {
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  myTouchState = NOT_TOUCHED;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2201      	movs	r2, #1
 8000684:	739a      	strb	r2, [r3, #14]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	2b01      	cmp	r3, #1
 800068e:	dc1c      	bgt.n	80006ca <_ZN10TouchBoardC1Ev+0x52>
    pixelColors[i].r = 0;
 8000690:	6879      	ldr	r1, [r7, #4]
 8000692:	68fa      	ldr	r2, [r7, #12]
 8000694:	0013      	movs	r3, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	189b      	adds	r3, r3, r2
 800069a:	2200      	movs	r2, #0
 800069c:	545a      	strb	r2, [r3, r1]
    pixelColors[i].g = 0;
 800069e:	6879      	ldr	r1, [r7, #4]
 80006a0:	68fa      	ldr	r2, [r7, #12]
 80006a2:	0013      	movs	r3, r2
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	189b      	adds	r3, r3, r2
 80006a8:	18cb      	adds	r3, r1, r3
 80006aa:	3301      	adds	r3, #1
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
    pixelColors[i].b = 0;
 80006b0:	6879      	ldr	r1, [r7, #4]
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	0013      	movs	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	189b      	adds	r3, r3, r2
 80006ba:	18cb      	adds	r3, r1, r3
 80006bc:	3302      	adds	r3, #2
 80006be:	2200      	movs	r2, #0
 80006c0:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	3301      	adds	r3, #1
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	e7df      	b.n	800068a <_ZN10TouchBoardC1Ev+0x12>
  }
}
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	0018      	movs	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b004      	add	sp, #16
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <_ZN10TouchBoardD1Ev>:

TouchBoard::~TouchBoard() {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
}
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	0018      	movs	r0, r3
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b002      	add	sp, #8
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <_ZN10TouchBoard16setAllPixelColorEhhh>:
  pixelColors[pixel_num].r = r;
  pixelColors[pixel_num].g = g;
  pixelColors[pixel_num].b = b;
}

void TouchBoard::setAllPixelColor(uint8_t r, uint8_t g, uint8_t b) {
 80006e6:	b590      	push	{r4, r7, lr}
 80006e8:	b085      	sub	sp, #20
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	000c      	movs	r4, r1
 80006f0:	0010      	movs	r0, r2
 80006f2:	0019      	movs	r1, r3
 80006f4:	1cfb      	adds	r3, r7, #3
 80006f6:	1c22      	adds	r2, r4, #0
 80006f8:	701a      	strb	r2, [r3, #0]
 80006fa:	1cbb      	adds	r3, r7, #2
 80006fc:	1c02      	adds	r2, r0, #0
 80006fe:	701a      	strb	r2, [r3, #0]
 8000700:	1c7b      	adds	r3, r7, #1
 8000702:	1c0a      	adds	r2, r1, #0
 8000704:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	2b01      	cmp	r3, #1
 800070e:	dc1f      	bgt.n	8000750 <_ZN10TouchBoard16setAllPixelColorEhhh+0x6a>
    pixelColors[i].r = r;
 8000710:	6879      	ldr	r1, [r7, #4]
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	0013      	movs	r3, r2
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	189b      	adds	r3, r3, r2
 800071a:	1cfa      	adds	r2, r7, #3
 800071c:	7812      	ldrb	r2, [r2, #0]
 800071e:	545a      	strb	r2, [r3, r1]
    pixelColors[i].g = g;
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	68fa      	ldr	r2, [r7, #12]
 8000724:	0013      	movs	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	189b      	adds	r3, r3, r2
 800072a:	18cb      	adds	r3, r1, r3
 800072c:	3301      	adds	r3, #1
 800072e:	1cba      	adds	r2, r7, #2
 8000730:	7812      	ldrb	r2, [r2, #0]
 8000732:	701a      	strb	r2, [r3, #0]
    pixelColors[i].b = b;
 8000734:	6879      	ldr	r1, [r7, #4]
 8000736:	68fa      	ldr	r2, [r7, #12]
 8000738:	0013      	movs	r3, r2
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	189b      	adds	r3, r3, r2
 800073e:	18cb      	adds	r3, r1, r3
 8000740:	3302      	adds	r3, #2
 8000742:	1c7a      	adds	r2, r7, #1
 8000744:	7812      	ldrb	r2, [r2, #0]
 8000746:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	3301      	adds	r3, #1
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	e7dc      	b.n	800070a <_ZN10TouchBoard16setAllPixelColorEhhh+0x24>
  }
}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b005      	add	sp, #20
 8000756:	bd90      	pop	{r4, r7, pc}

08000758 <_ZN10TouchBoard13getPixelColorEh>:

PixelColor_s TouchBoard::getPixelColor(uint8_t pixel_ind) {
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	000a      	movs	r2, r1
 8000762:	1cfb      	adds	r3, r7, #3
 8000764:	701a      	strb	r2, [r3, #0]
  return pixelColors[pixel_ind];
 8000766:	1cfb      	adds	r3, r7, #3
 8000768:	781a      	ldrb	r2, [r3, #0]
 800076a:	240c      	movs	r4, #12
 800076c:	1938      	adds	r0, r7, r4
 800076e:	6879      	ldr	r1, [r7, #4]
 8000770:	0013      	movs	r3, r2
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	189b      	adds	r3, r3, r2
 8000776:	18cb      	adds	r3, r1, r3
 8000778:	2203      	movs	r2, #3
 800077a:	0019      	movs	r1, r3
 800077c:	f004 fdf4 	bl	8005368 <memcpy>
 8000780:	193a      	adds	r2, r7, r4
 8000782:	2300      	movs	r3, #0
 8000784:	7811      	ldrb	r1, [r2, #0]
 8000786:	20ff      	movs	r0, #255	; 0xff
 8000788:	4001      	ands	r1, r0
 800078a:	20ff      	movs	r0, #255	; 0xff
 800078c:	4383      	bics	r3, r0
 800078e:	430b      	orrs	r3, r1
 8000790:	7851      	ldrb	r1, [r2, #1]
 8000792:	20ff      	movs	r0, #255	; 0xff
 8000794:	4001      	ands	r1, r0
 8000796:	0209      	lsls	r1, r1, #8
 8000798:	4806      	ldr	r0, [pc, #24]	; (80007b4 <_ZN10TouchBoard13getPixelColorEh+0x5c>)
 800079a:	4003      	ands	r3, r0
 800079c:	430b      	orrs	r3, r1
 800079e:	7892      	ldrb	r2, [r2, #2]
 80007a0:	21ff      	movs	r1, #255	; 0xff
 80007a2:	400a      	ands	r2, r1
 80007a4:	0412      	lsls	r2, r2, #16
 80007a6:	4904      	ldr	r1, [pc, #16]	; (80007b8 <_ZN10TouchBoard13getPixelColorEh+0x60>)
 80007a8:	400b      	ands	r3, r1
 80007aa:	4313      	orrs	r3, r2
}
 80007ac:	0018      	movs	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b005      	add	sp, #20
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	ffff00ff 	.word	0xffff00ff
 80007b8:	ff00ffff 	.word	0xff00ffff

080007bc <_ZN10TouchBoard12setTouchGPIOEP12GPIO_TypeDeft>:

void TouchBoard::setTouchGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIOpin) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	1dbb      	adds	r3, r7, #6
 80007c8:	801a      	strh	r2, [r3, #0]
  myGpioPort = GPIOx;
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	609a      	str	r2, [r3, #8]
  myGpioPin = GPIOpin;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	1dba      	adds	r2, r7, #6
 80007d4:	8812      	ldrh	r2, [r2, #0]
 80007d6:	819a      	strh	r2, [r3, #12]
}
 80007d8:	46c0      	nop			; (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b004      	add	sp, #16
 80007de:	bd80      	pop	{r7, pc}

080007e0 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	b002      	add	sp, #8
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
#include "TouchBoardGroup.hpp"
#include "TouchGpioMap.h"
#include "stm32l0xx_hal.h"

TouchBoardGroup::TouchBoardGroup(uint8_t n, TIM_HandleTypeDef &timHandle,
 80007f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007f6:	b08b      	sub	sp, #44	; 0x2c
 80007f8:	af02      	add	r7, sp, #8
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	607a      	str	r2, [r7, #4]
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	260b      	movs	r6, #11
 8000802:	19bb      	adds	r3, r7, r6
 8000804:	1c0a      	adds	r2, r1, #0
 8000806:	701a      	strb	r2, [r3, #0]
                                  uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
                : ledArray((uint16_t)(n*NUM_PIXELS_PER_BOARD), timHandle, timChannel, dmaHandle),
                  touchStates(n), touchBoards(n) {
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	1d18      	adds	r0, r3, #4
 800080c:	19bb      	adds	r3, r7, r6
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b29b      	uxth	r3, r3
 8000812:	18db      	adds	r3, r3, r3
 8000814:	b299      	uxth	r1, r3
 8000816:	683c      	ldr	r4, [r7, #0]
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800081c:	9300      	str	r3, [sp, #0]
 800081e:	0023      	movs	r3, r4
 8000820:	f7ff fe3c 	bl	800049c <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	2295      	movs	r2, #149	; 0x95
 8000828:	00d2      	lsls	r2, r2, #3
 800082a:	189c      	adds	r4, r3, r2
 800082c:	19bb      	adds	r3, r7, r6
 800082e:	781d      	ldrb	r5, [r3, #0]
 8000830:	2314      	movs	r3, #20
 8000832:	18fb      	adds	r3, r7, r3
 8000834:	0018      	movs	r0, r3
 8000836:	f000 f90e 	bl	8000a56 <_ZNSaI10TouchBoardEC1Ev>
 800083a:	2314      	movs	r3, #20
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	001a      	movs	r2, r3
 8000840:	0029      	movs	r1, r5
 8000842:	0020      	movs	r0, r4
 8000844:	f000 f921 	bl	8000a8a <_ZNSt6vectorI10TouchBoardSaIS0_EEC1EjRKS1_>
 8000848:	2314      	movs	r3, #20
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	0018      	movs	r0, r3
 800084e:	f000 f90f 	bl	8000a70 <_ZNSaI10TouchBoardED1Ev>
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	4a28      	ldr	r2, [pc, #160]	; (80008f8 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x104>)
 8000856:	189c      	adds	r4, r3, r2
 8000858:	19bb      	adds	r3, r7, r6
 800085a:	781d      	ldrb	r5, [r3, #0]
 800085c:	2318      	movs	r3, #24
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	0018      	movs	r0, r3
 8000862:	f000 f94b 	bl	8000afc <_ZNSaI15TouchState_enumEC1Ev>
 8000866:	2318      	movs	r3, #24
 8000868:	18fb      	adds	r3, r7, r3
 800086a:	001a      	movs	r2, r3
 800086c:	0029      	movs	r1, r5
 800086e:	0020      	movs	r0, r4
 8000870:	f000 f95e 	bl	8000b30 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>
 8000874:	2318      	movs	r3, #24
 8000876:	18fb      	adds	r3, r7, r3
 8000878:	0018      	movs	r0, r3
 800087a:	f000 f94c 	bl	8000b16 <_ZNSaI15TouchState_enumED1Ev>
  numBoards = n;
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	19ba      	adds	r2, r7, r6
 8000882:	7812      	ldrb	r2, [r2, #0]
 8000884:	701a      	strb	r2, [r3, #0]
  numPixels = n*NUM_PIXELS_PER_BOARD;
 8000886:	19bb      	adds	r3, r7, r6
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	18db      	adds	r3, r3, r3
 800088c:	b2da      	uxtb	r2, r3
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	705a      	strb	r2, [r3, #1]
  for (int i=0; i<numBoards; i++) {
 8000892:	2300      	movs	r3, #0
 8000894:	61fb      	str	r3, [r7, #28]
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	001a      	movs	r2, r3
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	4293      	cmp	r3, r2
 80008a0:	da24      	bge.n	80008ec <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0xf8>
    touchBoards[i].setTouchGPIO(touchGpioMap_Port[i], touchGpioMap_Pin[i]);
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	2295      	movs	r2, #149	; 0x95
 80008a6:	00d2      	lsls	r2, r2, #3
 80008a8:	4694      	mov	ip, r2
 80008aa:	4463      	add	r3, ip
 80008ac:	69fa      	ldr	r2, [r7, #28]
 80008ae:	0011      	movs	r1, r2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 f976 	bl	8000ba2 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 80008b6:	4b11      	ldr	r3, [pc, #68]	; (80008fc <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x108>)
 80008b8:	69fa      	ldr	r2, [r7, #28]
 80008ba:	0092      	lsls	r2, r2, #2
 80008bc:	58d1      	ldr	r1, [r2, r3]
 80008be:	4b10      	ldr	r3, [pc, #64]	; (8000900 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x10c>)
 80008c0:	69fa      	ldr	r2, [r7, #28]
 80008c2:	0052      	lsls	r2, r2, #1
 80008c4:	5ad3      	ldrh	r3, [r2, r3]
 80008c6:	001a      	movs	r2, r3
 80008c8:	f7ff ff78 	bl	80007bc <_ZN10TouchBoard12setTouchGPIOEP12GPIO_TypeDeft>
    touchStates[i] = NOT_TOUCHED;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	4a0a      	ldr	r2, [pc, #40]	; (80008f8 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x104>)
 80008d0:	4694      	mov	ip, r2
 80008d2:	4463      	add	r3, ip
 80008d4:	69fa      	ldr	r2, [r7, #28]
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f000 f970 	bl	8000bbe <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>
 80008de:	0003      	movs	r3, r0
 80008e0:	2201      	movs	r2, #1
 80008e2:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<numBoards; i++) {
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	3301      	adds	r3, #1
 80008e8:	61fb      	str	r3, [r7, #28]
 80008ea:	e7d4      	b.n	8000896 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0xa2>
  }
}
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	0018      	movs	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b009      	add	sp, #36	; 0x24
 80008f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	000004b4 	.word	0x000004b4
 80008fc:	20000000 	.word	0x20000000
 8000900:	20000060 	.word	0x20000060

08000904 <_ZN15TouchBoardGroupD1Ev>:

TouchBoardGroup::~TouchBoardGroup() {
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a0c      	ldr	r2, [pc, #48]	; (8000940 <_ZN15TouchBoardGroupD1Ev+0x3c>)
 8000910:	4694      	mov	ip, r2
 8000912:	4463      	add	r3, ip
 8000914:	0018      	movs	r0, r3
 8000916:	f000 f929 	bl	8000b6c <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2295      	movs	r2, #149	; 0x95
 800091e:	00d2      	lsls	r2, r2, #3
 8000920:	4694      	mov	ip, r2
 8000922:	4463      	add	r3, ip
 8000924:	0018      	movs	r0, r3
 8000926:	f000 f8ce 	bl	8000ac6 <_ZNSt6vectorI10TouchBoardSaIS0_EED1Ev>
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3304      	adds	r3, #4
 800092e:	0018      	movs	r0, r3
 8000930:	f7ff fddc 	bl	80004ec <_ZN8NeoPixelD1Ev>
}
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	0018      	movs	r0, r3
 8000938:	46bd      	mov	sp, r7
 800093a:	b002      	add	sp, #8
 800093c:	bd80      	pop	{r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	000004b4 	.word	0x000004b4

08000944 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>:

void TouchBoardGroup::setPixelColor(uint8_t board_num, uint8_t pixel_ind, uint8_t r, uint8_t g, uint8_t b) {
  touchBoards[board_num].setPixelColor(pixel_ind, r, g, b);
}

void TouchBoardGroup::setAllPixelColor(uint8_t r, uint8_t g, uint8_t b) {
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	000c      	movs	r4, r1
 800094e:	0010      	movs	r0, r2
 8000950:	0019      	movs	r1, r3
 8000952:	1cfb      	adds	r3, r7, #3
 8000954:	1c22      	adds	r2, r4, #0
 8000956:	701a      	strb	r2, [r3, #0]
 8000958:	1cbb      	adds	r3, r7, #2
 800095a:	1c02      	adds	r2, r0, #0
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	1c7b      	adds	r3, r7, #1
 8000960:	1c0a      	adds	r2, r1, #0
 8000962:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<numBoards; i++) {
 8000964:	2300      	movs	r3, #0
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	001a      	movs	r2, r3
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	4293      	cmp	r3, r2
 8000972:	da18      	bge.n	80009a6 <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x62>
    touchBoards[i].setAllPixelColor(r, g, b);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2295      	movs	r2, #149	; 0x95
 8000978:	00d2      	lsls	r2, r2, #3
 800097a:	4694      	mov	ip, r2
 800097c:	4463      	add	r3, ip
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	0011      	movs	r1, r2
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f90d 	bl	8000ba2 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000988:	0004      	movs	r4, r0
 800098a:	1c7b      	adds	r3, r7, #1
 800098c:	7818      	ldrb	r0, [r3, #0]
 800098e:	1cbb      	adds	r3, r7, #2
 8000990:	781a      	ldrb	r2, [r3, #0]
 8000992:	1cfb      	adds	r3, r7, #3
 8000994:	7819      	ldrb	r1, [r3, #0]
 8000996:	0003      	movs	r3, r0
 8000998:	0020      	movs	r0, r4
 800099a:	f7ff fea4 	bl	80006e6 <_ZN10TouchBoard16setAllPixelColorEhhh>
  for (int i=0; i<numBoards; i++) {
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	3301      	adds	r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	e7e0      	b.n	8000968 <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x24>
  }
}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b005      	add	sp, #20
 80009ac:	bd90      	pop	{r4, r7, pc}

080009ae <_ZN15TouchBoardGroup10showPixelsEv>:
  touchBoards[board_num].setAllPixelColor(255, 0, 0);
  showPixels();
  HAL_Delay(40);
}

void TouchBoardGroup::showPixels() {
 80009ae:	b5b0      	push	{r4, r5, r7, lr}
 80009b0:	b088      	sub	sp, #32
 80009b2:	af02      	add	r7, sp, #8
 80009b4:	6078      	str	r0, [r7, #4]
  for (int i=0; i<numBoards; i++) {
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	001a      	movs	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	4293      	cmp	r3, r2
 80009c4:	da3e      	bge.n	8000a44 <_ZN15TouchBoardGroup10showPixelsEv+0x96>
    for (int j=0; j<NUM_PIXELS_PER_BOARD; j++) {
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	dc35      	bgt.n	8000a3c <_ZN15TouchBoardGroup10showPixelsEv+0x8e>
      PixelColor_s tempColor = touchBoards[i].getPixelColor(j);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2295      	movs	r2, #149	; 0x95
 80009d4:	00d2      	lsls	r2, r2, #3
 80009d6:	4694      	mov	ip, r2
 80009d8:	4463      	add	r3, ip
 80009da:	697a      	ldr	r2, [r7, #20]
 80009dc:	0011      	movs	r1, r2
 80009de:	0018      	movs	r0, r3
 80009e0:	f000 f8df 	bl	8000ba2 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 80009e4:	0002      	movs	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	0019      	movs	r1, r3
 80009ec:	0010      	movs	r0, r2
 80009ee:	f7ff feb3 	bl	8000758 <_ZN10TouchBoard13getPixelColorEh>
 80009f2:	0003      	movs	r3, r0
 80009f4:	001a      	movs	r2, r3
 80009f6:	240c      	movs	r4, #12
 80009f8:	193b      	adds	r3, r7, r4
 80009fa:	1c11      	adds	r1, r2, #0
 80009fc:	7019      	strb	r1, [r3, #0]
 80009fe:	0411      	lsls	r1, r2, #16
 8000a00:	0e09      	lsrs	r1, r1, #24
 8000a02:	7059      	strb	r1, [r3, #1]
 8000a04:	0212      	lsls	r2, r2, #8
 8000a06:	0e12      	lsrs	r2, r2, #24
 8000a08:	709a      	strb	r2, [r3, #2]
      ledArray.setPixelColor(i*NUM_PIXELS_PER_BOARD+j, tempColor.r, tempColor.g, tempColor.b);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	1d18      	adds	r0, r3, #4
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	18db      	adds	r3, r3, r3
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	18d3      	adds	r3, r2, r3
 8000a1c:	b299      	uxth	r1, r3
 8000a1e:	193b      	adds	r3, r7, r4
 8000a20:	781a      	ldrb	r2, [r3, #0]
 8000a22:	0025      	movs	r5, r4
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	785c      	ldrb	r4, [r3, #1]
 8000a28:	197b      	adds	r3, r7, r5
 8000a2a:	789b      	ldrb	r3, [r3, #2]
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	0023      	movs	r3, r4
 8000a30:	f7ff fd85 	bl	800053e <_ZN8NeoPixel13setPixelColorEthhh>
    for (int j=0; j<NUM_PIXELS_PER_BOARD; j++) {
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	3301      	adds	r3, #1
 8000a38:	613b      	str	r3, [r7, #16]
 8000a3a:	e7c6      	b.n	80009ca <_ZN15TouchBoardGroup10showPixelsEv+0x1c>
  for (int i=0; i<numBoards; i++) {
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	e7ba      	b.n	80009ba <_ZN15TouchBoardGroup10showPixelsEv+0xc>
    }
  }
  ledArray.show();
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3304      	adds	r3, #4
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff fdb1 	bl	80005b0 <_ZN8NeoPixel4showEv>
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b006      	add	sp, #24
 8000a54:	bdb0      	pop	{r4, r5, r7, pc}

08000a56 <_ZNSaI10TouchBoardEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 f8b9 	bl	8000bd8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1Ev>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b002      	add	sp, #8
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <_ZNSaI10TouchBoardED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 f8b5 	bl	8000bea <_ZN9__gnu_cxx13new_allocatorI10TouchBoardED1Ev>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	0018      	movs	r0, r3
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b002      	add	sp, #8
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_ZNSt6vectorI10TouchBoardSaIS0_EEC1EjRKS1_>:
       *
       *  This constructor fills the %vector with @a __n default
       *  constructed elements.
       */
      explicit
      vector(size_type __n, const allocator_type& __a = allocator_type())
 8000a8a:	b590      	push	{r4, r7, lr}
 8000a8c:	b085      	sub	sp, #20
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
      : _Base(_S_check_init_len(__n, __a), __a)
 8000a96:	68fc      	ldr	r4, [r7, #12]
 8000a98:	687a      	ldr	r2, [r7, #4]
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 f8ac 	bl	8000bfc <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_>
 8000aa4:	0001      	movs	r1, r0
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	001a      	movs	r2, r3
 8000aaa:	0020      	movs	r0, r4
 8000aac:	f000 f8db 	bl	8000c66 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EEC1EjRKS1_>
      { _M_default_initialize(__n); }
 8000ab0:	68ba      	ldr	r2, [r7, #8]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f000 f906 	bl	8000cc8 <_ZNSt6vectorI10TouchBoardSaIS0_EE21_M_default_initializeEj>
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b005      	add	sp, #20
 8000ac4:	bd90      	pop	{r4, r7, pc}

08000ac6 <_ZNSt6vectorI10TouchBoardSaIS0_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8000ac6:	b5b0      	push	{r4, r5, r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681c      	ldr	r4, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 f90d 	bl	8000cf8 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>
 8000ade:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	0029      	movs	r1, r5
 8000ae4:	0020      	movs	r0, r4
 8000ae6:	f000 f910 	bl	8000d0a <_ZSt8_DestroyIP10TouchBoardS0_EvT_S2_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 f8d1 	bl	8000c94 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EED1Ev>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	0018      	movs	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b002      	add	sp, #8
 8000afa:	bdb0      	pop	{r4, r5, r7, pc}

08000afc <_ZNSaI15TouchState_enumEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 f90f 	bl	8000d2a <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1Ev>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	0018      	movs	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b002      	add	sp, #8
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <_ZNSaI15TouchState_enumED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b082      	sub	sp, #8
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	0018      	movs	r0, r3
 8000b22:	f000 f90b 	bl	8000d3c <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumED1Ev>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	0018      	movs	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b002      	add	sp, #8
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>:
      vector(size_type __n, const allocator_type& __a = allocator_type())
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
      : _Base(_S_check_init_len(__n, __a), __a)
 8000b3c:	68fc      	ldr	r4, [r7, #12]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	0011      	movs	r1, r2
 8000b44:	0018      	movs	r0, r3
 8000b46:	f000 f903 	bl	8000d50 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_>
 8000b4a:	0001      	movs	r1, r0
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	001a      	movs	r2, r3
 8000b50:	0020      	movs	r0, r4
 8000b52:	f000 f932 	bl	8000dba <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1EjRKS1_>
      { _M_default_initialize(__n); }
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f000 f95c 	bl	8000e1a <_ZNSt6vectorI15TouchState_enumSaIS0_EE21_M_default_initializeEj>
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	0018      	movs	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b005      	add	sp, #20
 8000b6a:	bd90      	pop	{r4, r7, pc}

08000b6c <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8000b6c:	b5b0      	push	{r4, r5, r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681c      	ldr	r4, [r3, #0]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 f963 	bl	8000e4a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8000b84:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000b86:	001a      	movs	r2, r3
 8000b88:	0029      	movs	r1, r5
 8000b8a:	0020      	movs	r0, r4
 8000b8c:	f000 f966 	bl	8000e5c <_ZSt8_DestroyIP15TouchState_enumS0_EvT_S2_RSaIT0_E>
      }
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	0018      	movs	r0, r3
 8000b94:	f000 f928 	bl	8000de8 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EED1Ev>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b002      	add	sp, #8
 8000ba0:	bdb0      	pop	{r4, r5, r7, pc}

08000ba2 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	011b      	lsls	r3, r3, #4
 8000bb4:	18d3      	adds	r3, r2, r3
      }
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	b002      	add	sp, #8
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
 8000bc6:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	18d3      	adds	r3, r2, r3
      }
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b002      	add	sp, #8
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}

08000bea <_ZN9__gnu_cxx13new_allocatorI10TouchBoardED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b002      	add	sp, #8
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8000bfc:	b5b0      	push	{r4, r5, r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8000c06:	683a      	ldr	r2, [r7, #0]
 8000c08:	250c      	movs	r5, #12
 8000c0a:	197b      	adds	r3, r7, r5
 8000c0c:	0011      	movs	r1, r2
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f000 f950 	bl	8000eb4 <_ZNSaI10TouchBoardEC1ERKS0_>
 8000c14:	197b      	adds	r3, r7, r5
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 f930 	bl	8000e7c <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_>
 8000c1c:	0002      	movs	r2, r0
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	419b      	sbcs	r3, r3
 8000c24:	425b      	negs	r3, r3
 8000c26:	b2dc      	uxtb	r4, r3
 8000c28:	197b      	adds	r3, r7, r5
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f7ff ff20 	bl	8000a70 <_ZNSaI10TouchBoardED1Ev>
 8000c30:	2c00      	cmp	r4, #0
 8000c32:	d003      	beq.n	8000c3c <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_+0x40>
	  __throw_length_error(
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 8000c36:	0018      	movs	r0, r3
 8000c38:	f004 fb46 	bl	80052c8 <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 8000c3c:	687b      	ldr	r3, [r7, #4]
      }
 8000c3e:	0018      	movs	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b004      	add	sp, #16
 8000c44:	bdb0      	pop	{r4, r5, r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	080055d0 	.word	0x080055d0

08000c4c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	0018      	movs	r0, r3
 8000c58:	f7ff ff0a 	bl	8000a70 <_ZNSaI10TouchBoardED1Ev>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	0018      	movs	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b002      	add	sp, #8
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EEC1EjRKS1_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b084      	sub	sp, #16
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	60f8      	str	r0, [r7, #12]
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	0011      	movs	r1, r2
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f000 f92b 	bl	8000ed4 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implC1ERKS1_>
      { _M_create_storage(__n); }
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f000 f939 	bl	8000efc <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_M_create_storageEj>
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b004      	add	sp, #16
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	689a      	ldr	r2, [r3, #8]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	111b      	asrs	r3, r3, #4
	_M_deallocate(_M_impl._M_start,
 8000cac:	001a      	movs	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f000 f940 	bl	8000f36 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j>
      }
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff ffc7 	bl	8000c4c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implD1Ev>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <_ZNSt6vectorI10TouchBoardSaIS0_EE21_M_default_initializeEj>:
      _M_default_initialize(size_type __n)
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681c      	ldr	r4, [r3, #0]
					   _M_get_Tp_allocator());
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f000 f80d 	bl	8000cf8 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>
 8000cde:	0002      	movs	r2, r0
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	0020      	movs	r0, r4
 8000ce6:	f000 f939 	bl	8000f5c <_ZSt27__uninitialized_default_n_aIP10TouchBoardjS0_ET_S2_T0_RSaIT1_E>
 8000cea:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	605a      	str	r2, [r3, #4]
      }
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b003      	add	sp, #12
 8000cf6:	bd90      	pop	{r4, r7, pc}

08000cf8 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	0018      	movs	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b002      	add	sp, #8
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <_ZSt8_DestroyIP10TouchBoardS0_EvT_S2_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b084      	sub	sp, #16
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	60f8      	str	r0, [r7, #12]
 8000d12:	60b9      	str	r1, [r7, #8]
 8000d14:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	0011      	movs	r1, r2
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f000 f92e 	bl	8000f7e <_ZSt8_DestroyIP10TouchBoardEvT_S2_>
    }
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b004      	add	sp, #16
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	0018      	movs	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8000d50:	b5b0      	push	{r4, r5, r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8000d5a:	683a      	ldr	r2, [r7, #0]
 8000d5c:	250c      	movs	r5, #12
 8000d5e:	197b      	adds	r3, r7, r5
 8000d60:	0011      	movs	r1, r2
 8000d62:	0018      	movs	r0, r3
 8000d64:	f000 f936 	bl	8000fd4 <_ZNSaI15TouchState_enumEC1ERKS0_>
 8000d68:	197b      	adds	r3, r7, r5
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f000 f916 	bl	8000f9c <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_>
 8000d70:	0002      	movs	r2, r0
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	419b      	sbcs	r3, r3
 8000d78:	425b      	negs	r3, r3
 8000d7a:	b2dc      	uxtb	r4, r3
 8000d7c:	197b      	adds	r3, r7, r5
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f7ff fec9 	bl	8000b16 <_ZNSaI15TouchState_enumED1Ev>
 8000d84:	2c00      	cmp	r4, #0
 8000d86:	d003      	beq.n	8000d90 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_+0x40>
	  __throw_length_error(
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f004 fa9c 	bl	80052c8 <_ZSt20__throw_length_errorPKc>
	return __n;
 8000d90:	687b      	ldr	r3, [r7, #4]
      }
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b004      	add	sp, #16
 8000d98:	bdb0      	pop	{r4, r5, r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	080055d0 	.word	0x080055d0

08000da0 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	0018      	movs	r0, r3
 8000dac:	f7ff feb3 	bl	8000b16 <_ZNSaI15TouchState_enumED1Ev>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	0018      	movs	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b002      	add	sp, #8
 8000db8:	bd80      	pop	{r7, pc}

08000dba <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1EjRKS1_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b084      	sub	sp, #16
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	60f8      	str	r0, [r7, #12]
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	0011      	movs	r1, r2
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 f911 	bl	8000ff4 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implC1ERKS1_>
      { _M_create_storage(__n); }
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	0011      	movs	r1, r2
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f000 f91f 	bl	800101c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_M_create_storageEj>
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b004      	add	sp, #16
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	689a      	ldr	r2, [r3, #8]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8000dfe:	001a      	movs	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	0018      	movs	r0, r3
 8000e04:	f000 f926 	bl	8001054 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j>
      }
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f7ff ffc8 	bl	8000da0 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implD1Ev>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	0018      	movs	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b002      	add	sp, #8
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <_ZNSt6vectorI15TouchState_enumSaIS0_EE21_M_default_initializeEj>:
      _M_default_initialize(size_type __n)
 8000e1a:	b590      	push	{r4, r7, lr}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681c      	ldr	r4, [r3, #0]
					   _M_get_Tp_allocator());
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f000 f80d 	bl	8000e4a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8000e30:	0002      	movs	r2, r0
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	0019      	movs	r1, r3
 8000e36:	0020      	movs	r0, r4
 8000e38:	f000 f91f 	bl	800107a <_ZSt27__uninitialized_default_n_aIP15TouchState_enumjS0_ET_S2_T0_RSaIT1_E>
 8000e3c:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	605a      	str	r2, [r3, #4]
      }
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b003      	add	sp, #12
 8000e48:	bd90      	pop	{r4, r7, pc}

08000e4a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	0018      	movs	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b002      	add	sp, #8
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <_ZSt8_DestroyIP15TouchState_enumS0_EvT_S2_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f000 f914 	bl	800109c <_ZSt8_DestroyIP15TouchState_enumEvT_S2_>
    }
 8000e74:	46c0      	nop			; (mov r8, r8)
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b004      	add	sp, #16
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_>:

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8000e84:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 8000e86:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f000 f915 	bl	80010ba <_ZNSt16allocator_traitsISaI10TouchBoardEE8max_sizeERKS1_>
 8000e90:	0003      	movs	r3, r0
 8000e92:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8000e94:	2308      	movs	r3, #8
 8000e96:	18fa      	adds	r2, r7, r3
 8000e98:	230c      	movs	r3, #12
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	0011      	movs	r1, r2
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 f918 	bl	80010d4 <_ZSt3minIjERKT_S2_S2_>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	681b      	ldr	r3, [r3, #0]
      }
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	b004      	add	sp, #16
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	07ffffff 	.word	0x07ffffff

08000eb4 <_ZNSaI10TouchBoardEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8000ebe:	683a      	ldr	r2, [r7, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	0011      	movs	r1, r2
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f000 f917 	bl	80010f8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1ERKS2_>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	0018      	movs	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	0011      	movs	r1, r2
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f7ff ffe5 	bl	8000eb4 <_ZNSaI10TouchBoardEC1ERKS0_>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	0018      	movs	r0, r3
 8000eee:	f000 f90d 	bl	800110c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b002      	add	sp, #8
 8000efa:	bd80      	pop	{r7, pc}

08000efc <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 f90f 	bl	8001130 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj>
 8000f12:	0002      	movs	r2, r0
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	18d2      	adds	r2, r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
      }
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b084      	sub	sp, #16
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	60f8      	str	r0, [r7, #12]
 8000f3e:	60b9      	str	r1, [r7, #8]
 8000f40:	607a      	str	r2, [r7, #4]
	if (__p)
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d005      	beq.n	8000f54 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	68b9      	ldr	r1, [r7, #8]
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f000 f903 	bl	800115a <_ZNSt16allocator_traitsISaI10TouchBoardEE10deallocateERS1_PS0_j>
      }
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b004      	add	sp, #16
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <_ZSt27__uninitialized_default_n_aIP10TouchBoardjS0_ET_S2_T0_RSaIT1_E>:
	}
    }

  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n,
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	0011      	movs	r1, r2
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f000 f903 	bl	800117a <_ZSt25__uninitialized_default_nIP10TouchBoardjET_S2_T0_>
 8000f74:	0003      	movs	r3, r0
 8000f76:	0018      	movs	r0, r3
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b004      	add	sp, #16
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <_ZSt8_DestroyIP10TouchBoardEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000f88:	683a      	ldr	r2, [r7, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	0011      	movs	r1, r2
 8000f8e:	0018      	movs	r0, r3
 8000f90:	f000 f907 	bl	80011a2 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_>
    }
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b002      	add	sp, #8
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 8000fa6:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 f912 	bl	80011d4 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8max_sizeERKS1_>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8000fb4:	2308      	movs	r3, #8
 8000fb6:	18fa      	adds	r2, r7, r3
 8000fb8:	230c      	movs	r3, #12
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	0011      	movs	r1, r2
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 f888 	bl	80010d4 <_ZSt3minIjERKT_S2_S2_>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	681b      	ldr	r3, [r3, #0]
      }
 8000fc8:	0018      	movs	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b004      	add	sp, #16
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	7fffffff 	.word	0x7fffffff

08000fd4 <_ZNSaI15TouchState_enumEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	0011      	movs	r1, r2
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f000 f902 	bl	80011ee <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1ERKS2_>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b002      	add	sp, #8
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	0011      	movs	r1, r2
 8001004:	0018      	movs	r0, r3
 8001006:	f7ff ffe5 	bl	8000fd4 <_ZNSaI15TouchState_enumEC1ERKS0_>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	0018      	movs	r0, r3
 800100e:	f000 f8f8 	bl	8001202 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	0018      	movs	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}

0800101c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8001026:	683a      	ldr	r2, [r7, #0]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	0011      	movs	r1, r2
 800102c:	0018      	movs	r0, r3
 800102e:	f000 f8fa 	bl	8001226 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj>
 8001032:	0002      	movs	r2, r0
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	18d2      	adds	r2, r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	609a      	str	r2, [r3, #8]
      }
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b002      	add	sp, #8
 8001052:	bd80      	pop	{r7, pc}

08001054 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
	if (__p)
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d005      	beq.n	8001072 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	68b9      	ldr	r1, [r7, #8]
 800106c:	0018      	movs	r0, r3
 800106e:	f000 f8ef 	bl	8001250 <_ZNSt16allocator_traitsISaI15TouchState_enumEE10deallocateERS1_PS0_j>
      }
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	46bd      	mov	sp, r7
 8001076:	b004      	add	sp, #16
 8001078:	bd80      	pop	{r7, pc}

0800107a <_ZSt27__uninitialized_default_n_aIP15TouchState_enumjS0_ET_S2_T0_RSaIT1_E>:
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n,
 800107a:	b580      	push	{r7, lr}
 800107c:	b084      	sub	sp, #16
 800107e:	af00      	add	r7, sp, #0
 8001080:	60f8      	str	r0, [r7, #12]
 8001082:	60b9      	str	r1, [r7, #8]
 8001084:	607a      	str	r2, [r7, #4]
    { return std::__uninitialized_default_n(__first, __n); }
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	0011      	movs	r1, r2
 800108c:	0018      	movs	r0, r3
 800108e:	f000 f8ef 	bl	8001270 <_ZSt25__uninitialized_default_nIP15TouchState_enumjET_S2_T0_>
 8001092:	0003      	movs	r3, r0
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b004      	add	sp, #16
 800109a:	bd80      	pop	{r7, pc}

0800109c <_ZSt8_DestroyIP15TouchState_enumEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	0011      	movs	r1, r2
 80010ac:	0018      	movs	r0, r3
 80010ae:	f000 f8f3 	bl	8001298 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15TouchState_enumEEvT_S4_>
    }
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b002      	add	sp, #8
 80010b8:	bd80      	pop	{r7, pc}

080010ba <_ZNSt16allocator_traitsISaI10TouchBoardEE8max_sizeERKS1_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static size_type
      max_size(const allocator_type& __a) noexcept
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	0018      	movs	r0, r3
 80010c6:	f000 f8f1 	bl	80012ac <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>
 80010ca:	0003      	movs	r3, r0
 80010cc:	0018      	movs	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b002      	add	sp, #8
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d201      	bcs.n	80010ee <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	e000      	b.n	80010f0 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80010ee:	687b      	ldr	r3, [r7, #4]
    }
 80010f0:	0018      	movs	r0, r3
 80010f2:	46bd      	mov	sp, r7
 80010f4:	b002      	add	sp, #8
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1ERKS2_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}

0800110c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
	{ }
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	0018      	movs	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	b002      	add	sp, #8
 800112e:	bd80      	pop	{r7, pc}

08001130 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d007      	beq.n	8001150 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj+0x20>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	0011      	movs	r1, r2
 8001146:	0018      	movs	r0, r3
 8001148:	f000 f8bc 	bl	80012c4 <_ZNSt16allocator_traitsISaI10TouchBoardEE8allocateERS1_j>
 800114c:	0003      	movs	r3, r0
 800114e:	e000      	b.n	8001152 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj+0x22>
 8001150:	2300      	movs	r3, #0
      }
 8001152:	0018      	movs	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	b002      	add	sp, #8
 8001158:	bd80      	pop	{r7, pc}

0800115a <_ZNSt16allocator_traitsISaI10TouchBoardEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	60f8      	str	r0, [r7, #12]
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	0018      	movs	r0, r3
 800116e:	f000 f8b9 	bl	80012e4 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE10deallocateEPS1_j>
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	46bd      	mov	sp, r7
 8001176:	b004      	add	sp, #16
 8001178:	bd80      	pop	{r7, pc}

0800117a <_ZSt25__uninitialized_default_nIP10TouchBoardjET_S2_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
 8001182:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 8001184:	230f      	movs	r3, #15
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 800118c:	683a      	ldr	r2, [r7, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	0011      	movs	r1, r2
 8001192:	0018      	movs	r0, r3
 8001194:	f000 f8b4 	bl	8001300 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_>
 8001198:	0003      	movs	r3, r0
    }
 800119a:	0018      	movs	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	b004      	add	sp, #16
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_>:
        __destroy(_ForwardIterator __first, _ForwardIterator __last)
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d00b      	beq.n	80011cc <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_+0x2a>
	    std::_Destroy(std::__addressof(*__first));
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	0018      	movs	r0, r3
 80011b8:	f000 f8c0 	bl	800133c <_ZSt11__addressofI10TouchBoardEPT_RS1_>
 80011bc:	0003      	movs	r3, r0
 80011be:	0018      	movs	r0, r3
 80011c0:	f000 f8c5 	bl	800134e <_ZSt8_DestroyI10TouchBoardEvPT_>
	  for (; __first != __last; ++__first)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3310      	adds	r3, #16
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	e7ef      	b.n	80011ac <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_+0xa>
	}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8max_sizeERKS1_>:
      max_size(const allocator_type& __a) noexcept
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	0018      	movs	r0, r3
 80011e0:	f000 f8c2 	bl	8001368 <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>
 80011e4:	0003      	movs	r3, r0
 80011e6:	0018      	movs	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	b002      	add	sp, #8
 80011ec:	bd80      	pop	{r7, pc}

080011ee <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1ERKS2_>:
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
 80011f6:	6039      	str	r1, [r7, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	0018      	movs	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b002      	add	sp, #8
 8001200:	bd80      	pop	{r7, pc}

08001202 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
	{ }
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	0018      	movs	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}

08001226 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d007      	beq.n	8001246 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj+0x20>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	0011      	movs	r1, r2
 800123c:	0018      	movs	r0, r3
 800123e:	f000 f89f 	bl	8001380 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8allocateERS1_j>
 8001242:	0003      	movs	r3, r0
 8001244:	e000      	b.n	8001248 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj+0x22>
 8001246:	2300      	movs	r3, #0
      }
 8001248:	0018      	movs	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	b002      	add	sp, #8
 800124e:	bd80      	pop	{r7, pc}

08001250 <_ZNSt16allocator_traitsISaI15TouchState_enumEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	68b9      	ldr	r1, [r7, #8]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	0018      	movs	r0, r3
 8001264:	f000 f89c 	bl	80013a0 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE10deallocateEPS1_j>
 8001268:	46c0      	nop			; (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	b004      	add	sp, #16
 800126e:	bd80      	pop	{r7, pc}

08001270 <_ZSt25__uninitialized_default_nIP15TouchState_enumjET_S2_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 800127a:	230f      	movs	r3, #15
 800127c:	18fb      	adds	r3, r7, r3
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	0011      	movs	r1, r2
 8001288:	0018      	movs	r0, r3
 800128a:	f000 f897 	bl	80013bc <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP15TouchState_enumjEET_S4_T0_>
 800128e:	0003      	movs	r3, r0
    }
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}

08001298 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15TouchState_enumEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>:
#endif
	::operator delete(__p);
      }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv+0x14>)
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 80012b6:	0018      	movs	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	b002      	add	sp, #8
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	07ffffff 	.word	0x07ffffff

080012c4 <_ZNSt16allocator_traitsISaI10TouchBoardEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80012ce:	6839      	ldr	r1, [r7, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	0018      	movs	r0, r3
 80012d6:	f000 f885 	bl	80013e4 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv>
 80012da:	0003      	movs	r3, r0
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f003 ffcf 	bl	8005296 <_ZdlPv>
      }
 80012f8:	46c0      	nop			; (mov r8, r8)
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b004      	add	sp, #16
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
	  _ForwardIterator __cur = __first;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	60fb      	str	r3, [r7, #12]
	      for (; __n > 0; --__n, (void) ++__cur)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00e      	beq.n	8001332 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_+0x32>
		std::_Construct(std::__addressof(*__cur));
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	0018      	movs	r0, r3
 8001318:	f000 f810 	bl	800133c <_ZSt11__addressofI10TouchBoardEPT_RS1_>
 800131c:	0003      	movs	r3, r0
 800131e:	0018      	movs	r0, r3
 8001320:	f000 f87e 	bl	8001420 <_ZSt10_ConstructI10TouchBoardJEEvPT_DpOT0_>
	      for (; __n > 0; --__n, (void) ++__cur)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	3b01      	subs	r3, #1
 8001328:	603b      	str	r3, [r7, #0]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	3310      	adds	r3, #16
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	e7ed      	b.n	800130e <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_+0xe>
	      return __cur;
 8001332:	68fb      	ldr	r3, [r7, #12]
	}
 8001334:	0018      	movs	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	b004      	add	sp, #16
 800133a:	bd80      	pop	{r7, pc}

0800133c <_ZSt11__addressofI10TouchBoardEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	0018      	movs	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	b002      	add	sp, #8
 800134c:	bd80      	pop	{r7, pc}

0800134e <_ZSt8_DestroyI10TouchBoardEvPT_>:
    _Destroy(_Tp* __pointer)
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
    { __pointer->~_Tp(); }
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	0018      	movs	r0, r3
 800135a:	f7ff f9bb 	bl	80006d4 <_ZN10TouchBoardD1Ev>
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001370:	4b02      	ldr	r3, [pc, #8]	; (800137c <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv+0x14>)
      }
 8001372:	0018      	movs	r0, r3
 8001374:	46bd      	mov	sp, r7
 8001376:	b002      	add	sp, #8
 8001378:	bd80      	pop	{r7, pc}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	7fffffff 	.word	0x7fffffff

08001380 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800138a:	6839      	ldr	r1, [r7, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	0018      	movs	r0, r3
 8001392:	f000 f856 	bl	8001442 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv>
 8001396:	0003      	movs	r3, r0
 8001398:	0018      	movs	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	b002      	add	sp, #8
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	0018      	movs	r0, r3
 80013b0:	f003 ff71 	bl	8005296 <_ZdlPv>
      }
 80013b4:	46c0      	nop			; (mov r8, r8)
 80013b6:	46bd      	mov	sp, r7
 80013b8:	b004      	add	sp, #16
 80013ba:	bd80      	pop	{r7, pc}

080013bc <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP15TouchState_enumjEET_S4_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	  return std::fill_n(__first, __n, _ValueType());
 80013c6:	210f      	movs	r1, #15
 80013c8:	187b      	adds	r3, r7, r1
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
 80013ce:	187a      	adds	r2, r7, r1
 80013d0:	6839      	ldr	r1, [r7, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	0018      	movs	r0, r3
 80013d6:	f000 f851 	bl	800147c <_ZSt6fill_nIP15TouchState_enumjS0_ET_S2_T0_RKT1_>
 80013da:	0003      	movs	r3, r0
	}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b004      	add	sp, #16
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	0018      	movs	r0, r3
 80013f4:	f7ff ff5a 	bl	80012ac <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>
 80013f8:	0002      	movs	r2, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	419b      	sbcs	r3, r3
 8001400:	425b      	negs	r3, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8001408:	f003 ff5b 	bl	80052c2 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	011b      	lsls	r3, r3, #4
 8001410:	0018      	movs	r0, r3
 8001412:	f003 ff44 	bl	800529e <_Znwj>
 8001416:	0003      	movs	r3, r0
      }
 8001418:	0018      	movs	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	b004      	add	sp, #16
 800141e:	bd80      	pop	{r7, pc}

08001420 <_ZSt10_ConstructI10TouchBoardJEEvPT_DpOT0_>:
    _Construct(_T1* __p, _Args&&... __args)
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    { ::new(static_cast<void*>(__p)) _T1(std::forward<_Args>(__args)...); }
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	0019      	movs	r1, r3
 800142c:	2010      	movs	r0, #16
 800142e:	f7ff f9d7 	bl	80007e0 <_ZnwjPv>
 8001432:	0003      	movs	r3, r0
 8001434:	0018      	movs	r0, r3
 8001436:	f7ff f91f 	bl	8000678 <_ZN10TouchBoardC1Ev>
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	46bd      	mov	sp, r7
 800143e:	b002      	add	sp, #8
 8001440:	bd80      	pop	{r7, pc}

08001442 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001442:	b580      	push	{r7, lr}
 8001444:	b084      	sub	sp, #16
 8001446:	af00      	add	r7, sp, #0
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	0018      	movs	r0, r3
 8001452:	f7ff ff89 	bl	8001368 <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>
 8001456:	0002      	movs	r2, r0
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	429a      	cmp	r2, r3
 800145c:	419b      	sbcs	r3, r3
 800145e:	425b      	negs	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8001466:	f003 ff2c 	bl	80052c2 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	0018      	movs	r0, r3
 800146e:	f003 ff16 	bl	800529e <_Znwj>
 8001472:	0003      	movs	r3, r0
      }
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b004      	add	sp, #16
 800147a:	bd80      	pop	{r7, pc}

0800147c <_ZSt6fill_nIP15TouchState_enumjS0_ET_S2_T0_RKT1_>:
   *  _GLIBCXX_RESOLVE_LIB_DEFECTS
   *  DR 865. More algorithms that throw away information
  */
  template<typename _OI, typename _Size, typename _Tp>
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, _Tp>)
      __glibcxx_requires_can_increment(__first, __n);

      return std::__niter_wrap(__first,
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	0018      	movs	r0, r3
 800148c:	f000 f811 	bl	80014b2 <_ZSt12__niter_baseIP15TouchState_enumET_S2_>
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	0019      	movs	r1, r3
 8001496:	f000 f815 	bl	80014c4 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>
 800149a:	0002      	movs	r2, r0
 800149c:	230c      	movs	r3, #12
 800149e:	18fb      	adds	r3, r7, r3
 80014a0:	0011      	movs	r1, r2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 f829 	bl	80014fa <_ZSt12__niter_wrapIP15TouchState_enumET_RKS2_S2_>
 80014a8:	0003      	movs	r3, r0
		std::__fill_n_a(std::__niter_base(__first), __n, __value));
    }
 80014aa:	0018      	movs	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b004      	add	sp, #16
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <_ZSt12__niter_baseIP15TouchState_enumET_S2_>:
    __niter_base(_Iterator __it)
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
    { return __it; }
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b002      	add	sp, #8
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value)
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
      for (__decltype(__n + 0) __niter = __n;
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	617b      	str	r3, [r7, #20]
	   __niter > 0; --__niter, (void) ++__first)
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00a      	beq.n	80014f0 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x2c>
	*__first = __value;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	781a      	ldrb	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	701a      	strb	r2, [r3, #0]
      for (__decltype(__n + 0) __niter = __n;
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3b01      	subs	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	3301      	adds	r3, #1
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	e7f1      	b.n	80014d4 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x10>
      return __first;
 80014f0:	68fb      	ldr	r3, [r7, #12]
    }
 80014f2:	0018      	movs	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b006      	add	sp, #24
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_ZSt12__niter_wrapIP15TouchState_enumET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	0018      	movs	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	b002      	add	sp, #8
 800150c:	bd80      	pop	{r7, pc}

0800150e <_ZN9WavPlayerC1ER17I2S_HandleTypeDef>:
#include "WavPlayer.hpp"

WavPlayer::WavPlayer(I2S_HandleTypeDef &hi2s) : i2sHandle(hi2s) {
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	6039      	str	r1, [r7, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	705a      	strb	r2, [r3, #1]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	709a      	strb	r2, [r3, #2]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	605a      	str	r2, [r3, #4]
}
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	0018      	movs	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	b002      	add	sp, #8
 8001532:	bd80      	pop	{r7, pc}

08001534 <_ZN9WavPlayerD1Ev>:

WavPlayer::~WavPlayer() {
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
}
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	0018      	movs	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	b002      	add	sp, #8
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <_ZN9WavPlayer11play_atomicEPc>:

void WavPlayer::play_atomic(char wav_file[32]) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(AUDIO_SD_N_L_GPIO_Port, AUDIO_SD_N_L_Pin, GPIO_PIN_SET);
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	4871      	ldr	r0, [pc, #452]	; (800171c <_ZN9WavPlayer11play_atomicEPc+0x1d4>)
 8001558:	2201      	movs	r2, #1
 800155a:	0019      	movs	r1, r3
 800155c:	f001 f9f8 	bl	8002950 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AUDIO_SD_N_R_GPIO_Port, AUDIO_SD_N_R_Pin, GPIO_PIN_SET);
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	486d      	ldr	r0, [pc, #436]	; (800171c <_ZN9WavPlayer11play_atomicEPc+0x1d4>)
 8001566:	2201      	movs	r2, #1
 8001568:	0019      	movs	r1, r3
 800156a:	f001 f9f1 	bl	8002950 <HAL_GPIO_WritePin>
    fr = f_open(&fil, wav_file, FA_READ);  // open file
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2283      	movs	r2, #131	; 0x83
 8001572:	0092      	lsls	r2, r2, #2
 8001574:	4694      	mov	ip, r2
 8001576:	4463      	add	r3, ip
 8001578:	6839      	ldr	r1, [r7, #0]
 800157a:	2201      	movs	r2, #1
 800157c:	0018      	movs	r0, r3
 800157e:	f003 fb8b 	bl	8004c98 <f_open>
 8001582:	0003      	movs	r3, r0
 8001584:	001a      	movs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	701a      	strb	r2, [r3, #0]
    //f_lseek(&fil, 76);                      // move to data region of .wav
    audio_buf_ptr = audio_buf_0;        // point to buffer 0 first
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	208a      	movs	r0, #138	; 0x8a
 800158e:	0080      	lsls	r0, r0, #2
 8001590:	1819      	adds	r1, r3, r0
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	23c5      	movs	r3, #197	; 0xc5
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	50d1      	str	r1, [r2, r3]
    audio_buf_ptr_start = audio_buf_0;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	181a      	adds	r2, r3, r0
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	495f      	ldr	r1, [pc, #380]	; (8001720 <_ZN9WavPlayer11play_atomicEPc+0x1d8>)
 80015a2:	505a      	str	r2, [r3, r1]

    while(1) {
        f_read(&fil, &wav_buf[0], 512, &bytes_read);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2283      	movs	r2, #131	; 0x83
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	1898      	adds	r0, r3, r2
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3308      	adds	r3, #8
 80015b0:	0019      	movs	r1, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2282      	movs	r2, #130	; 0x82
 80015b6:	0092      	lsls	r2, r2, #2
 80015b8:	4694      	mov	ip, r2
 80015ba:	4463      	add	r3, ip
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	0092      	lsls	r2, r2, #2
 80015c0:	f003 fdd2 	bl	8005168 <f_read>

        //////////// End of File ////////////
        if (bytes_read < 512) {
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	2382      	movs	r3, #130	; 0x82
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	58d2      	ldr	r2, [r2, r3]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d216      	bcs.n	8001602 <_ZN9WavPlayer11play_atomicEPc+0xba>
            f_close(&fil);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2283      	movs	r2, #131	; 0x83
 80015d8:	0092      	lsls	r2, r2, #2
 80015da:	4694      	mov	ip, r2
 80015dc:	4463      	add	r3, ip
 80015de:	0018      	movs	r0, r3
 80015e0:	f003 fe51 	bl	8005286 <f_close>
            HAL_GPIO_WritePin(AUDIO_SD_N_L_GPIO_Port, AUDIO_SD_N_L_Pin, GPIO_PIN_RESET);
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	484c      	ldr	r0, [pc, #304]	; (800171c <_ZN9WavPlayer11play_atomicEPc+0x1d4>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	0019      	movs	r1, r3
 80015ee:	f001 f9af 	bl	8002950 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(AUDIO_SD_N_R_GPIO_Port, AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	011b      	lsls	r3, r3, #4
 80015f6:	4849      	ldr	r0, [pc, #292]	; (800171c <_ZN9WavPlayer11play_atomicEPc+0x1d4>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	0019      	movs	r1, r3
 80015fc:	f001 f9a8 	bl	8002950 <HAL_GPIO_WritePin>
            return;
 8001600:	e089      	b.n	8001716 <_ZN9WavPlayer11play_atomicEPc+0x1ce>
        }
        //////////// End of File ////////////

        // convert raw bytes from wav file into 16-bit audio samples
        for (int ii=0; ii<511; ii+=2) {
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	23ff      	movs	r3, #255	; 0xff
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	429a      	cmp	r2, r3
 800160e:	dc46      	bgt.n	800169e <_ZN9WavPlayer11play_atomicEPc+0x156>
            *audio_buf_ptr = ((uint16_t)wav_buf[ii+1] << 8) | (uint16_t)wav_buf[ii];
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	3301      	adds	r3, #1
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	18d3      	adds	r3, r2, r3
 8001618:	7a1b      	ldrb	r3, [r3, #8]
 800161a:	021b      	lsls	r3, r3, #8
 800161c:	b21a      	sxth	r2, r3
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	18cb      	adds	r3, r1, r3
 8001624:	3308      	adds	r3, #8
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b21b      	sxth	r3, r3
 800162a:	4313      	orrs	r3, r2
 800162c:	b219      	sxth	r1, r3
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	23c5      	movs	r3, #197	; 0xc5
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	58d3      	ldr	r3, [r2, r3]
 8001636:	b28a      	uxth	r2, r1
 8001638:	801a      	strh	r2, [r3, #0]
            if (*audio_buf_ptr > 32767) {
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	23c5      	movs	r3, #197	; 0xc5
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	58d3      	ldr	r3, [r2, r3]
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	b21b      	sxth	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	da10      	bge.n	800166c <_ZN9WavPlayer11play_atomicEPc+0x124>
                *audio_buf_ptr = (*audio_buf_ptr >> 1) + 32768;
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	23c5      	movs	r3, #197	; 0xc5
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	58d3      	ldr	r3, [r2, r3]
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	105b      	asrs	r3, r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	23c5      	movs	r3, #197	; 0xc5
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	58cb      	ldr	r3, [r1, r3]
 8001660:	4930      	ldr	r1, [pc, #192]	; (8001724 <_ZN9WavPlayer11play_atomicEPc+0x1dc>)
 8001662:	468c      	mov	ip, r1
 8001664:	4462      	add	r2, ip
 8001666:	b292      	uxth	r2, r2
 8001668:	801a      	strh	r2, [r3, #0]
 800166a:	e00b      	b.n	8001684 <_ZN9WavPlayer11play_atomicEPc+0x13c>
            } else {
                *audio_buf_ptr = *audio_buf_ptr >> 1;
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	23c5      	movs	r3, #197	; 0xc5
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	58d3      	ldr	r3, [r2, r3]
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	1059      	asrs	r1, r3, #1
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	23c5      	movs	r3, #197	; 0xc5
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	58d3      	ldr	r3, [r2, r3]
 8001680:	b28a      	uxth	r2, r1
 8001682:	801a      	strh	r2, [r3, #0]
            }
            audio_buf_ptr++;
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	23c5      	movs	r3, #197	; 0xc5
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	58d3      	ldr	r3, [r2, r3]
 800168c:	1c99      	adds	r1, r3, #2
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	23c5      	movs	r3, #197	; 0xc5
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	50d1      	str	r1, [r2, r3]
        for (int ii=0; ii<511; ii+=2) {
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3302      	adds	r3, #2
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	e7b3      	b.n	8001606 <_ZN9WavPlayer11play_atomicEPc+0xbe>
        }

        while (i2sHandle.State != HAL_I2S_STATE_READY);    // Wait for I2S to be ready
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2235      	movs	r2, #53	; 0x35
 80016a4:	5c9b      	ldrb	r3, [r3, r2]
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	3b01      	subs	r3, #1
 80016aa:	1e5a      	subs	r2, r3, #1
 80016ac:	4193      	sbcs	r3, r2
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d000      	beq.n	80016b6 <_ZN9WavPlayer11play_atomicEPc+0x16e>
 80016b4:	e7f3      	b.n	800169e <_ZN9WavPlayer11play_atomicEPc+0x156>
        HAL_I2S_Transmit_DMA(&i2sHandle, audio_buf_ptr_start, 256);    // play buffer
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6858      	ldr	r0, [r3, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a18      	ldr	r2, [pc, #96]	; (8001720 <_ZN9WavPlayer11play_atomicEPc+0x1d8>)
 80016be:	589b      	ldr	r3, [r3, r2]
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	0052      	lsls	r2, r2, #1
 80016c4:	0019      	movs	r1, r3
 80016c6:	f001 f9c3 	bl	8002a50 <HAL_I2S_Transmit_DMA>
        
        // ping pong buffer
        if (audio_buf_ptr_start == &audio_buf_0[0]) {
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a14      	ldr	r2, [pc, #80]	; (8001720 <_ZN9WavPlayer11play_atomicEPc+0x1d8>)
 80016ce:	589a      	ldr	r2, [r3, r2]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	218a      	movs	r1, #138	; 0x8a
 80016d4:	0089      	lsls	r1, r1, #2
 80016d6:	468c      	mov	ip, r1
 80016d8:	4463      	add	r3, ip
 80016da:	429a      	cmp	r2, r3
 80016dc:	d10d      	bne.n	80016fa <_ZN9WavPlayer11play_atomicEPc+0x1b2>
            audio_buf_ptr = &audio_buf_1[0];
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2085      	movs	r0, #133	; 0x85
 80016e2:	00c0      	lsls	r0, r0, #3
 80016e4:	1819      	adds	r1, r3, r0
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	23c5      	movs	r3, #197	; 0xc5
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	50d1      	str	r1, [r2, r3]
            audio_buf_ptr_start = &audio_buf_1[0];
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	181a      	adds	r2, r3, r0
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	490a      	ldr	r1, [pc, #40]	; (8001720 <_ZN9WavPlayer11play_atomicEPc+0x1d8>)
 80016f6:	505a      	str	r2, [r3, r1]
 80016f8:	e754      	b.n	80015a4 <_ZN9WavPlayer11play_atomicEPc+0x5c>
        } else {
            audio_buf_ptr = &audio_buf_0[0];
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	208a      	movs	r0, #138	; 0x8a
 80016fe:	0080      	lsls	r0, r0, #2
 8001700:	1819      	adds	r1, r3, r0
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	23c5      	movs	r3, #197	; 0xc5
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	50d1      	str	r1, [r2, r3]
            audio_buf_ptr_start = &audio_buf_0[0];
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	181a      	adds	r2, r3, r0
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4903      	ldr	r1, [pc, #12]	; (8001720 <_ZN9WavPlayer11play_atomicEPc+0x1d8>)
 8001712:	505a      	str	r2, [r3, r1]
        }
    }
 8001714:	e746      	b.n	80015a4 <_ZN9WavPlayer11play_atomicEPc+0x5c>
    
}
 8001716:	46bd      	mov	sp, r7
 8001718:	b004      	add	sp, #16
 800171a:	bd80      	pop	{r7, pc}
 800171c:	50000c00 	.word	0x50000c00
 8001720:	0000062c 	.word	0x0000062c
 8001724:	ffff8000 	.word	0xffff8000

08001728 <_ZN9WavPlayer8play_dmaEv>:
  audio_buf_ptr = audio_buf_0;        // point to buffer 0 first
  audio_buf_ptr_start = audio_buf_0;
  wavOpen = 1;
}

uint8_t WavPlayer::play_dma(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  f_read(&fil, &wav_buf[0], 512, &bytes_read);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2283      	movs	r2, #131	; 0x83
 8001734:	0092      	lsls	r2, r2, #2
 8001736:	1898      	adds	r0, r3, r2
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3308      	adds	r3, #8
 800173c:	0019      	movs	r1, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2282      	movs	r2, #130	; 0x82
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	4694      	mov	ip, r2
 8001746:	4463      	add	r3, ip
 8001748:	2280      	movs	r2, #128	; 0x80
 800174a:	0092      	lsls	r2, r2, #2
 800174c:	f003 fd0c 	bl	8005168 <f_read>

  //////////// End of File ////////////
  if (bytes_read < 512) {
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	2382      	movs	r3, #130	; 0x82
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	58d2      	ldr	r2, [r2, r3]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	429a      	cmp	r2, r3
 800175e:	d21a      	bcs.n	8001796 <_ZN9WavPlayer8play_dmaEv+0x6e>
    audioPlaying = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	709a      	strb	r2, [r3, #2]
    f_close(&fil);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2283      	movs	r2, #131	; 0x83
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	4694      	mov	ip, r2
 800176e:	4463      	add	r3, ip
 8001770:	0018      	movs	r0, r3
 8001772:	f003 fd88 	bl	8005286 <f_close>
    HAL_GPIO_WritePin(AUDIO_SD_N_L_GPIO_Port, AUDIO_SD_N_L_Pin, GPIO_PIN_RESET);
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	484f      	ldr	r0, [pc, #316]	; (80018b8 <_ZN9WavPlayer8play_dmaEv+0x190>)
 800177c:	2200      	movs	r2, #0
 800177e:	0019      	movs	r1, r3
 8001780:	f001 f8e6 	bl	8002950 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AUDIO_SD_N_R_GPIO_Port, AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
 8001784:	2380      	movs	r3, #128	; 0x80
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	484b      	ldr	r0, [pc, #300]	; (80018b8 <_ZN9WavPlayer8play_dmaEv+0x190>)
 800178a:	2200      	movs	r2, #0
 800178c:	0019      	movs	r1, r3
 800178e:	f001 f8df 	bl	8002950 <HAL_GPIO_WritePin>
    return 1;
 8001792:	2301      	movs	r3, #1
 8001794:	e08c      	b.n	80018b0 <_ZN9WavPlayer8play_dmaEv+0x188>
  }

  // convert raw bytes from wav file into 16-bit audio samples
  for (int ii=0; ii<511; ii+=2) {
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	23ff      	movs	r3, #255	; 0xff
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	429a      	cmp	r2, r3
 80017a2:	dc46      	bgt.n	8001832 <_ZN9WavPlayer8play_dmaEv+0x10a>
      *audio_buf_ptr = ((uint16_t)wav_buf[ii+1] << 8) | (uint16_t)wav_buf[ii];
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	3301      	adds	r3, #1
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	18d3      	adds	r3, r2, r3
 80017ac:	7a1b      	ldrb	r3, [r3, #8]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	b21a      	sxth	r2, r3
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	18cb      	adds	r3, r1, r3
 80017b8:	3308      	adds	r3, #8
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	4313      	orrs	r3, r2
 80017c0:	b219      	sxth	r1, r3
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	23c5      	movs	r3, #197	; 0xc5
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	58d3      	ldr	r3, [r2, r3]
 80017ca:	b28a      	uxth	r2, r1
 80017cc:	801a      	strh	r2, [r3, #0]
      if (*audio_buf_ptr > 32767) {
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	23c5      	movs	r3, #197	; 0xc5
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	58d3      	ldr	r3, [r2, r3]
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	b21b      	sxth	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	da10      	bge.n	8001800 <_ZN9WavPlayer8play_dmaEv+0xd8>
          *audio_buf_ptr = (*audio_buf_ptr >> 1) + 32768;
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	23c5      	movs	r3, #197	; 0xc5
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	58d3      	ldr	r3, [r2, r3]
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	105b      	asrs	r3, r3, #1
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	23c5      	movs	r3, #197	; 0xc5
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	58cb      	ldr	r3, [r1, r3]
 80017f4:	4931      	ldr	r1, [pc, #196]	; (80018bc <_ZN9WavPlayer8play_dmaEv+0x194>)
 80017f6:	468c      	mov	ip, r1
 80017f8:	4462      	add	r2, ip
 80017fa:	b292      	uxth	r2, r2
 80017fc:	801a      	strh	r2, [r3, #0]
 80017fe:	e00b      	b.n	8001818 <_ZN9WavPlayer8play_dmaEv+0xf0>
      } else {
          *audio_buf_ptr = *audio_buf_ptr >> 1;
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	23c5      	movs	r3, #197	; 0xc5
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	58d3      	ldr	r3, [r2, r3]
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	1059      	asrs	r1, r3, #1
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	23c5      	movs	r3, #197	; 0xc5
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	58d3      	ldr	r3, [r2, r3]
 8001814:	b28a      	uxth	r2, r1
 8001816:	801a      	strh	r2, [r3, #0]
      }
      audio_buf_ptr++;
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	23c5      	movs	r3, #197	; 0xc5
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	58d3      	ldr	r3, [r2, r3]
 8001820:	1c99      	adds	r1, r3, #2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	23c5      	movs	r3, #197	; 0xc5
 8001826:	00db      	lsls	r3, r3, #3
 8001828:	50d1      	str	r1, [r2, r3]
  for (int ii=0; ii<511; ii+=2) {
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	3302      	adds	r3, #2
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	e7b3      	b.n	800179a <_ZN9WavPlayer8play_dmaEv+0x72>
  }

  while (i2sHandle.State != HAL_I2S_STATE_READY);    // Wait for I2S to be ready
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2235      	movs	r2, #53	; 0x35
 8001838:	5c9b      	ldrb	r3, [r3, r2]
 800183a:	b2db      	uxtb	r3, r3
 800183c:	3b01      	subs	r3, #1
 800183e:	1e5a      	subs	r2, r3, #1
 8001840:	4193      	sbcs	r3, r2
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d000      	beq.n	800184a <_ZN9WavPlayer8play_dmaEv+0x122>
 8001848:	e7f3      	b.n	8001832 <_ZN9WavPlayer8play_dmaEv+0x10a>
  audioPlaying = 1;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2201      	movs	r2, #1
 800184e:	709a      	strb	r2, [r3, #2]
  HAL_I2S_Transmit_DMA(&i2sHandle, audio_buf_ptr_start, 256);    // play buffer
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6858      	ldr	r0, [r3, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a1a      	ldr	r2, [pc, #104]	; (80018c0 <_ZN9WavPlayer8play_dmaEv+0x198>)
 8001858:	589b      	ldr	r3, [r3, r2]
 800185a:	2280      	movs	r2, #128	; 0x80
 800185c:	0052      	lsls	r2, r2, #1
 800185e:	0019      	movs	r1, r3
 8001860:	f001 f8f6 	bl	8002a50 <HAL_I2S_Transmit_DMA>
  
  // ping pong buffer
  if (audio_buf_ptr_start == &audio_buf_0[0]) {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <_ZN9WavPlayer8play_dmaEv+0x198>)
 8001868:	589a      	ldr	r2, [r3, r2]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	218a      	movs	r1, #138	; 0x8a
 800186e:	0089      	lsls	r1, r1, #2
 8001870:	468c      	mov	ip, r1
 8001872:	4463      	add	r3, ip
 8001874:	429a      	cmp	r2, r3
 8001876:	d10d      	bne.n	8001894 <_ZN9WavPlayer8play_dmaEv+0x16c>
      audio_buf_ptr = &audio_buf_1[0];
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2085      	movs	r0, #133	; 0x85
 800187c:	00c0      	lsls	r0, r0, #3
 800187e:	1819      	adds	r1, r3, r0
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	23c5      	movs	r3, #197	; 0xc5
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	50d1      	str	r1, [r2, r3]
      audio_buf_ptr_start = &audio_buf_1[0];
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	181a      	adds	r2, r3, r0
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	490c      	ldr	r1, [pc, #48]	; (80018c0 <_ZN9WavPlayer8play_dmaEv+0x198>)
 8001890:	505a      	str	r2, [r3, r1]
 8001892:	e00c      	b.n	80018ae <_ZN9WavPlayer8play_dmaEv+0x186>
  } else {
      audio_buf_ptr = &audio_buf_0[0];
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	208a      	movs	r0, #138	; 0x8a
 8001898:	0080      	lsls	r0, r0, #2
 800189a:	1819      	adds	r1, r3, r0
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	23c5      	movs	r3, #197	; 0xc5
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	50d1      	str	r1, [r2, r3]
      audio_buf_ptr_start = &audio_buf_0[0];
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	181a      	adds	r2, r3, r0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4905      	ldr	r1, [pc, #20]	; (80018c0 <_ZN9WavPlayer8play_dmaEv+0x198>)
 80018ac:	505a      	str	r2, [r3, r1]
  }

  return 0;
 80018ae:	2300      	movs	r3, #0

}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b004      	add	sp, #16
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	50000c00 	.word	0x50000c00
 80018bc:	ffff8000 	.word	0xffff8000
 80018c0:	0000062c 	.word	0x0000062c

080018c4 <HAL_I2S_TxCpltCallback>:
  HAL_GPIO_WritePin(AUDIO_SD_N_L_GPIO_Port, AUDIO_SD_N_L_Pin, GPIO_PIN_RESET);
  HAL_GPIO_WritePin(AUDIO_SD_N_R_GPIO_Port, AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
  wavOpen = 0;
}

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef* hi2s) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  return;
 80018cc:	46c0      	nop			; (mov r8, r8)
}
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b002      	add	sp, #8
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d4:	b590      	push	{r4, r7, lr}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018da:	f000 fe1f 	bl	800251c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018de:	f000 f859 	bl	8001994 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018e2:	f000 fa01 	bl	8001ce8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80018e6:	f000 f9d1 	bl	8001c8c <_ZL11MX_DMA_Initv>
  MX_I2S2_Init();
 80018ea:	f000 f8b7 	bl	8001a5c <_ZL12MX_I2S2_Initv>
  MX_SPI1_Init();
 80018ee:	f000 f8e3 	bl	8001ab8 <_ZL12MX_SPI1_Initv>
  MX_TIM2_Init();
 80018f2:	f000 f91d 	bl	8001b30 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */

  // Mount SD Card
  HAL_GPIO_WritePin(SD_SPI1_CS_N_GPIO_Port, SD_SPI1_CS_N_Pin, GPIO_PIN_SET);
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	0219      	lsls	r1, r3, #8
 80018fa:	23a0      	movs	r3, #160	; 0xa0
 80018fc:	05db      	lsls	r3, r3, #23
 80018fe:	2201      	movs	r2, #1
 8001900:	0018      	movs	r0, r3
 8001902:	f001 f825 	bl	8002950 <HAL_GPIO_WritePin>
  FRESULT fr;
  fr = f_mount(&FatFs, "", 1);
 8001906:	1dfc      	adds	r4, r7, #7
 8001908:	491c      	ldr	r1, [pc, #112]	; (800197c <main+0xa8>)
 800190a:	4b1d      	ldr	r3, [pc, #116]	; (8001980 <main+0xac>)
 800190c:	2201      	movs	r2, #1
 800190e:	0018      	movs	r0, r3
 8001910:	f003 f99c 	bl	8004c4c <f_mount>
 8001914:	0003      	movs	r3, r0
 8001916:	7023      	strb	r3, [r4, #0]

  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_SET);
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4819      	ldr	r0, [pc, #100]	; (8001984 <main+0xb0>)
 800191e:	2201      	movs	r2, #1
 8001920:	0019      	movs	r1, r3
 8001922:	f001 f815 	bl	8002950 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001926:	23fa      	movs	r3, #250	; 0xfa
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	0018      	movs	r0, r3
 800192c:	f000 fe1c 	bl	8002568 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  touchGroup0.setAllPixelColor(0,0,255);
 8001930:	4815      	ldr	r0, [pc, #84]	; (8001988 <main+0xb4>)
 8001932:	23ff      	movs	r3, #255	; 0xff
 8001934:	2200      	movs	r2, #0
 8001936:	2100      	movs	r1, #0
 8001938:	f7ff f804 	bl	8000944 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
  touchGroup0.showPixels();
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <main+0xb4>)
 800193e:	0018      	movs	r0, r3
 8001940:	f7ff f835 	bl	80009ae <_ZN15TouchBoardGroup10showPixelsEv>
  //audioPlayer.open_wav("green.wav");
  //audioPlayer.play_dma();
  audioPlayer.play_atomic("green.wav");
 8001944:	4a11      	ldr	r2, [pc, #68]	; (800198c <main+0xb8>)
 8001946:	4b12      	ldr	r3, [pc, #72]	; (8001990 <main+0xbc>)
 8001948:	0011      	movs	r1, r2
 800194a:	0018      	movs	r0, r3
 800194c:	f7ff fdfc 	bl	8001548 <_ZN9WavPlayer11play_atomicEPc>
    rocketStreamL.setPixelColor(i, 0, 0, 255);
  }
  rocketStreamL.show();
  */

  bool touched = false;
 8001950:	1dbb      	adds	r3, r7, #6
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
  bool touched_last = false;
 8001956:	1d7b      	adds	r3, r7, #5
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]

  int board_touched = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	603b      	str	r3, [r7, #0]
      }
    }
    touchGroup0.showPixels();
    */

    touched_last = touched;
 8001960:	1d7b      	adds	r3, r7, #5
 8001962:	1dba      	adds	r2, r7, #6
 8001964:	7812      	ldrb	r2, [r2, #0]
 8001966:	701a      	strb	r2, [r3, #0]
      rocketStreamL.show();
    }
    sw = !sw;
    */

    if (audioPlayer.audioPlaying == 1) {
 8001968:	4b09      	ldr	r3, [pc, #36]	; (8001990 <main+0xbc>)
 800196a:	789b      	ldrb	r3, [r3, #2]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d1f7      	bne.n	8001960 <main+0x8c>
      audioPlayer.play_dma();
 8001970:	4b07      	ldr	r3, [pc, #28]	; (8001990 <main+0xbc>)
 8001972:	0018      	movs	r0, r3
 8001974:	f7ff fed8 	bl	8001728 <_ZN9WavPlayer8play_dmaEv>
    touched_last = touched;
 8001978:	e7f2      	b.n	8001960 <main+0x8c>
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	08005604 	.word	0x08005604
 8001980:	200003a0 	.word	0x200003a0
 8001984:	50001c00 	.word	0x50001c00
 8001988:	200005c8 	.word	0x200005c8
 800198c:	08005608 	.word	0x08005608
 8001990:	20000a94 	.word	0x20000a94

08001994 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001994:	b590      	push	{r4, r7, lr}
 8001996:	b095      	sub	sp, #84	; 0x54
 8001998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	2418      	movs	r4, #24
 800199c:	193b      	adds	r3, r7, r4
 800199e:	0018      	movs	r0, r3
 80019a0:	2338      	movs	r3, #56	; 0x38
 80019a2:	001a      	movs	r2, r3
 80019a4:	2100      	movs	r1, #0
 80019a6:	f003 fce8 	bl	800537a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019aa:	1d3b      	adds	r3, r7, #4
 80019ac:	0018      	movs	r0, r3
 80019ae:	2314      	movs	r3, #20
 80019b0:	001a      	movs	r2, r3
 80019b2:	2100      	movs	r1, #0
 80019b4:	f003 fce1 	bl	800537a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b8:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <_Z18SystemClock_Configv+0xc0>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a26      	ldr	r2, [pc, #152]	; (8001a58 <_Z18SystemClock_Configv+0xc4>)
 80019be:	401a      	ands	r2, r3
 80019c0:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <_Z18SystemClock_Configv+0xc0>)
 80019c2:	2180      	movs	r1, #128	; 0x80
 80019c4:	0109      	lsls	r1, r1, #4
 80019c6:	430a      	orrs	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ca:	0021      	movs	r1, r4
 80019cc:	187b      	adds	r3, r7, r1
 80019ce:	2202      	movs	r2, #2
 80019d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d2:	187b      	adds	r3, r7, r1
 80019d4:	2201      	movs	r2, #1
 80019d6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d8:	187b      	adds	r3, r7, r1
 80019da:	2210      	movs	r2, #16
 80019dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019de:	187b      	adds	r3, r7, r1
 80019e0:	2202      	movs	r2, #2
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	2200      	movs	r2, #0
 80019e8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80019ea:	187b      	adds	r3, r7, r1
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	02d2      	lsls	r2, r2, #11
 80019f0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80019f2:	187b      	adds	r3, r7, r1
 80019f4:	2280      	movs	r2, #128	; 0x80
 80019f6:	03d2      	lsls	r2, r2, #15
 80019f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fa:	187b      	adds	r3, r7, r1
 80019fc:	0018      	movs	r0, r3
 80019fe:	f001 f8fb 	bl	8002bf8 <HAL_RCC_OscConfig>
 8001a02:	0003      	movs	r3, r0
 8001a04:	1e5a      	subs	r2, r3, #1
 8001a06:	4193      	sbcs	r3, r2
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8001a0e:	f000 fad7 	bl	8001fc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	220f      	movs	r2, #15
 8001a16:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	2200      	movs	r2, #0
 8001a22:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	2200      	movs	r2, #0
 8001a28:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2101      	movs	r1, #1
 8001a34:	0018      	movs	r0, r3
 8001a36:	f001 fb6b 	bl	8003110 <HAL_RCC_ClockConfig>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	1e5a      	subs	r2, r3, #1
 8001a3e:	4193      	sbcs	r3, r2
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 8001a46:	f000 fabb 	bl	8001fc0 <Error_Handler>
  }
}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b015      	add	sp, #84	; 0x54
 8001a50:	bd90      	pop	{r4, r7, pc}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	40007000 	.word	0x40007000
 8001a58:	ffffe7ff 	.word	0xffffe7ff

08001a5c <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a62:	4a13      	ldr	r2, [pc, #76]	; (8001ab0 <_ZL12MX_I2S2_Initv+0x54>)
 8001a64:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a68:	2280      	movs	r2, #128	; 0x80
 8001a6a:	0092      	lsls	r2, r2, #2
 8001a6c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a74:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a82:	4a0c      	ldr	r2, [pc, #48]	; (8001ab4 <_ZL12MX_I2S2_Initv+0x58>)
 8001a84:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a88:	2208      	movs	r2, #8
 8001a8a:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001a8c:	4b07      	ldr	r3, [pc, #28]	; (8001aac <_ZL12MX_I2S2_Initv+0x50>)
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f000 ff64 	bl	800295c <HAL_I2S_Init>
 8001a94:	0003      	movs	r3, r0
 8001a96:	1e5a      	subs	r2, r3, #1
 8001a98:	4193      	sbcs	r3, r2
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <_ZL12MX_I2S2_Initv+0x48>
  {
    Error_Handler();
 8001aa0:	f000 fa8e 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001aa4:	46c0      	nop			; (mov r8, r8)
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	2000011c 	.word	0x2000011c
 8001ab0:	40003800 	.word	0x40003800
 8001ab4:	0000ac44 	.word	0x0000ac44

08001ab8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001abc:	4b1a      	ldr	r3, [pc, #104]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001abe:	4a1b      	ldr	r2, [pc, #108]	; (8001b2c <_ZL12MX_SPI1_Initv+0x74>)
 8001ac0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ac2:	4b19      	ldr	r3, [pc, #100]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001ac4:	2282      	movs	r2, #130	; 0x82
 8001ac6:	0052      	lsls	r2, r2, #1
 8001ac8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aca:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ad0:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001adc:	4b12      	ldr	r3, [pc, #72]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001ae4:	2280      	movs	r2, #128	; 0x80
 8001ae6:	0092      	lsls	r2, r2, #2
 8001ae8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001aea:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001aec:	2210      	movs	r2, #16
 8001aee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af0:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001afc:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b02:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b08:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <_ZL12MX_SPI1_Initv+0x70>)
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f001 fc86 	bl	800341c <HAL_SPI_Init>
 8001b10:	0003      	movs	r3, r0
 8001b12:	1e5a      	subs	r2, r3, #1
 8001b14:	4193      	sbcs	r3, r2
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <_ZL12MX_SPI1_Initv+0x68>
  {
    Error_Handler();
 8001b1c:	f000 fa50 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b20:	46c0      	nop			; (mov r8, r8)
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			; (mov r8, r8)
 8001b28:	200001a0 	.word	0x200001a0
 8001b2c:	40013000 	.word	0x40013000

08001b30 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	; 0x28
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b36:	2318      	movs	r3, #24
 8001b38:	18fb      	adds	r3, r7, r3
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	001a      	movs	r2, r3
 8001b40:	2100      	movs	r1, #0
 8001b42:	f003 fc1a 	bl	800537a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b46:	2310      	movs	r3, #16
 8001b48:	18fb      	adds	r3, r7, r3
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	001a      	movs	r2, r3
 8001b50:	2100      	movs	r1, #0
 8001b52:	f003 fc12 	bl	800537a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b56:	003b      	movs	r3, r7
 8001b58:	0018      	movs	r0, r3
 8001b5a:	2310      	movs	r3, #16
 8001b5c:	001a      	movs	r2, r3
 8001b5e:	2100      	movs	r1, #0
 8001b60:	f003 fc0b 	bl	800537a <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b64:	4b48      	ldr	r3, [pc, #288]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b66:	2280      	movs	r2, #128	; 0x80
 8001b68:	05d2      	lsls	r2, r2, #23
 8001b6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b6c:	4b46      	ldr	r3, [pc, #280]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b72:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001b78:	4b43      	ldr	r3, [pc, #268]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b7a:	2227      	movs	r2, #39	; 0x27
 8001b7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b7e:	4b42      	ldr	r3, [pc, #264]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b84:	4b40      	ldr	r3, [pc, #256]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b8a:	4b3f      	ldr	r3, [pc, #252]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f001 ff9c 	bl	8003aca <HAL_TIM_Base_Init>
 8001b92:	0003      	movs	r3, r0
 8001b94:	1e5a      	subs	r2, r3, #1
 8001b96:	4193      	sbcs	r3, r2
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 8001b9e:	f000 fa0f 	bl	8001fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba2:	2118      	movs	r1, #24
 8001ba4:	187b      	adds	r3, r7, r1
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	0152      	lsls	r2, r2, #5
 8001baa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bac:	187a      	adds	r2, r7, r1
 8001bae:	4b36      	ldr	r3, [pc, #216]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001bb0:	0011      	movs	r1, r2
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f002 f916 	bl	8003de4 <HAL_TIM_ConfigClockSource>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	1e5a      	subs	r2, r3, #1
 8001bbc:	4193      	sbcs	r3, r2
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8001bc4:	f000 f9fc 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bc8:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f002 f853 	bl	8003c76 <HAL_TIM_PWM_Init>
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	1e5a      	subs	r2, r3, #1
 8001bd4:	4193      	sbcs	r3, r2
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8001bdc:	f000 f9f0 	bl	8001fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be0:	2110      	movs	r1, #16
 8001be2:	187b      	adds	r3, r7, r1
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be8:	187b      	adds	r3, r7, r1
 8001bea:	2200      	movs	r2, #0
 8001bec:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bee:	187a      	adds	r2, r7, r1
 8001bf0:	4b25      	ldr	r3, [pc, #148]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001bf2:	0011      	movs	r1, r2
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f002 fa23 	bl	8004040 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	1e5a      	subs	r2, r3, #1
 8001bfe:	4193      	sbcs	r3, r2
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8001c06:	f000 f9db 	bl	8001fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c0a:	003b      	movs	r3, r7
 8001c0c:	2260      	movs	r2, #96	; 0x60
 8001c0e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001c10:	003b      	movs	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c16:	003b      	movs	r3, r7
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001c1c:	003b      	movs	r3, r7
 8001c1e:	2204      	movs	r2, #4
 8001c20:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c22:	0039      	movs	r1, r7
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f002 f84d 	bl	8003cc8 <HAL_TIM_PWM_ConfigChannel>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	1e5a      	subs	r2, r3, #1
 8001c32:	4193      	sbcs	r3, r2
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 8001c3a:	f000 f9c1 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c3e:	0039      	movs	r1, r7
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001c42:	2208      	movs	r2, #8
 8001c44:	0018      	movs	r0, r3
 8001c46:	f002 f83f 	bl	8003cc8 <HAL_TIM_PWM_ConfigChannel>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	1e5a      	subs	r2, r3, #1
 8001c4e:	4193      	sbcs	r3, r2
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <_ZL12MX_TIM2_Initv+0x12a>
  {
    Error_Handler();
 8001c56:	f000 f9b3 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c5a:	0039      	movs	r1, r7
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001c5e:	220c      	movs	r2, #12
 8001c60:	0018      	movs	r0, r3
 8001c62:	f002 f831 	bl	8003cc8 <HAL_TIM_PWM_ConfigChannel>
 8001c66:	0003      	movs	r3, r0
 8001c68:	1e5a      	subs	r2, r3, #1
 8001c6a:	4193      	sbcs	r3, r2
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <_ZL12MX_TIM2_Initv+0x146>
  {
    Error_Handler();
 8001c72:	f000 f9a5 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <_ZL12MX_TIM2_Initv+0x158>)
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 fb4b 	bl	8002314 <HAL_TIM_MspPostInit>

}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b00a      	add	sp, #40	; 0x28
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	20000288 	.word	0x20000288

08001c8c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c92:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <_ZL11MX_DMA_Initv+0x58>)
 8001c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c96:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <_ZL11MX_DMA_Initv+0x58>)
 8001c98:	2101      	movs	r1, #1
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <_ZL11MX_DMA_Initv+0x58>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	2009      	movs	r0, #9
 8001cb0:	f000 fc6c 	bl	800258c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cb4:	2009      	movs	r0, #9
 8001cb6:	f000 fc93 	bl	80025e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	200a      	movs	r0, #10
 8001cc0:	f000 fc64 	bl	800258c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001cc4:	200a      	movs	r0, #10
 8001cc6:	f000 fc8b 	bl	80025e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	200b      	movs	r0, #11
 8001cd0:	f000 fc5c 	bl	800258c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001cd4:	200b      	movs	r0, #11
 8001cd6:	f000 fc83 	bl	80025e0 <HAL_NVIC_EnableIRQ>

}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b002      	add	sp, #8
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce8:	b590      	push	{r4, r7, lr}
 8001cea:	b08d      	sub	sp, #52	; 0x34
 8001cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cee:	241c      	movs	r4, #28
 8001cf0:	193b      	adds	r3, r7, r4
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	2314      	movs	r3, #20
 8001cf6:	001a      	movs	r2, r3
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	f003 fb3e 	bl	800537a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cfe:	4ba7      	ldr	r3, [pc, #668]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d02:	4ba6      	ldr	r3, [pc, #664]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d04:	2110      	movs	r1, #16
 8001d06:	430a      	orrs	r2, r1
 8001d08:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d0a:	4ba4      	ldr	r3, [pc, #656]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0e:	2210      	movs	r2, #16
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
 8001d14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d16:	4ba1      	ldr	r3, [pc, #644]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d1a:	4ba0      	ldr	r3, [pc, #640]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d22:	4b9e      	ldr	r3, [pc, #632]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d26:	2204      	movs	r2, #4
 8001d28:	4013      	ands	r3, r2
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2e:	4b9b      	ldr	r3, [pc, #620]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d32:	4b9a      	ldr	r3, [pc, #616]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d34:	2180      	movs	r1, #128	; 0x80
 8001d36:	430a      	orrs	r2, r1
 8001d38:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d3a:	4b98      	ldr	r3, [pc, #608]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3e:	2280      	movs	r2, #128	; 0x80
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b95      	ldr	r3, [pc, #596]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d4a:	4b94      	ldr	r3, [pc, #592]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d52:	4b92      	ldr	r3, [pc, #584]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d56:	2201      	movs	r2, #1
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	4b8f      	ldr	r3, [pc, #572]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d62:	4b8e      	ldr	r3, [pc, #568]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d64:	2102      	movs	r1, #2
 8001d66:	430a      	orrs	r2, r1
 8001d68:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d6a:	4b8c      	ldr	r3, [pc, #560]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6e:	2202      	movs	r2, #2
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d76:	4b89      	ldr	r3, [pc, #548]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d7a:	4b88      	ldr	r3, [pc, #544]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d7c:	2108      	movs	r1, #8
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d82:	4b86      	ldr	r3, [pc, #536]	; (8001f9c <_ZL12MX_GPIO_Initv+0x2b4>)
 8001d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d86:	2208      	movs	r2, #8
 8001d88:	4013      	ands	r3, r2
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_L_GPIO_Port, BUTTON_LED_L_Pin, GPIO_PIN_RESET);
 8001d8e:	4b84      	ldr	r3, [pc, #528]	; (8001fa0 <_ZL12MX_GPIO_Initv+0x2b8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	2120      	movs	r1, #32
 8001d94:	0018      	movs	r0, r3
 8001d96:	f000 fddb 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_R_GPIO_Port, BUTTON_LED_R_Pin, GPIO_PIN_RESET);
 8001d9a:	2380      	movs	r3, #128	; 0x80
 8001d9c:	01db      	lsls	r3, r3, #7
 8001d9e:	4881      	ldr	r0, [pc, #516]	; (8001fa4 <_ZL12MX_GPIO_Initv+0x2bc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	0019      	movs	r1, r3
 8001da4:	f000 fdd4 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	487e      	ldr	r0, [pc, #504]	; (8001fa8 <_ZL12MX_GPIO_Initv+0x2c0>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	0019      	movs	r1, r3
 8001db2:	f000 fdcd 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AUDIO_SD_N_L_Pin|AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
 8001db6:	23c0      	movs	r3, #192	; 0xc0
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	487c      	ldr	r0, [pc, #496]	; (8001fac <_ZL12MX_GPIO_Initv+0x2c4>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	f000 fdc6 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_SPI1_CS_N_GPIO_Port, SD_SPI1_CS_N_Pin, GPIO_PIN_RESET);
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	0219      	lsls	r1, r3, #8
 8001dc8:	23a0      	movs	r3, #160	; 0xa0
 8001dca:	05db      	lsls	r3, r3, #23
 8001dcc:	2200      	movs	r2, #0
 8001dce:	0018      	movs	r0, r3
 8001dd0:	f000 fdbe 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_L_Pin SD_DET_A_Pin SD_DET_B_Pin */
  GPIO_InitStruct.Pin = BUTTON_L_Pin|SD_DET_A_Pin|SD_DET_B_Pin;
 8001dd4:	193b      	adds	r3, r7, r4
 8001dd6:	22c8      	movs	r2, #200	; 0xc8
 8001dd8:	0052      	lsls	r2, r2, #1
 8001dda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ddc:	193b      	adds	r3, r7, r4
 8001dde:	2200      	movs	r2, #0
 8001de0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	193b      	adds	r3, r7, r4
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001de8:	193b      	adds	r3, r7, r4
 8001dea:	4a6d      	ldr	r2, [pc, #436]	; (8001fa0 <_ZL12MX_GPIO_Initv+0x2b8>)
 8001dec:	0019      	movs	r1, r3
 8001dee:	0010      	movs	r0, r2
 8001df0:	f000 fcec 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_L_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_L_Pin;
 8001df4:	193b      	adds	r3, r7, r4
 8001df6:	2220      	movs	r2, #32
 8001df8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfa:	193b      	adds	r3, r7, r4
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	193b      	adds	r3, r7, r4
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e06:	193b      	adds	r3, r7, r4
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_L_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	193b      	adds	r3, r7, r4
 8001e0e:	4a64      	ldr	r2, [pc, #400]	; (8001fa0 <_ZL12MX_GPIO_Initv+0x2b8>)
 8001e10:	0019      	movs	r1, r3
 8001e12:	0010      	movs	r0, r2
 8001e14:	f000 fcda 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_R_Pin TOUCH_STAR_0_Pin TOUCH_STAR_1_Pin TOUCH_STAR_2_Pin
                           TOUCH_STAR_15_Pin TOUCH_STAR_16_Pin TOUCH_STAR_17_Pin */
  GPIO_InitStruct.Pin = BUTTON_R_Pin|TOUCH_STAR_0_Pin|TOUCH_STAR_1_Pin|TOUCH_STAR_2_Pin
 8001e18:	193b      	adds	r3, r7, r4
 8001e1a:	4a65      	ldr	r2, [pc, #404]	; (8001fb0 <_ZL12MX_GPIO_Initv+0x2c8>)
 8001e1c:	601a      	str	r2, [r3, #0]
                          |TOUCH_STAR_15_Pin|TOUCH_STAR_16_Pin|TOUCH_STAR_17_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	2200      	movs	r2, #0
 8001e22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	193b      	adds	r3, r7, r4
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2a:	193b      	adds	r3, r7, r4
 8001e2c:	4a5d      	ldr	r2, [pc, #372]	; (8001fa4 <_ZL12MX_GPIO_Initv+0x2bc>)
 8001e2e:	0019      	movs	r1, r3
 8001e30:	0010      	movs	r0, r2
 8001e32:	f000 fccb 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_R_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_R_Pin;
 8001e36:	0021      	movs	r1, r4
 8001e38:	187b      	adds	r3, r7, r1
 8001e3a:	2280      	movs	r2, #128	; 0x80
 8001e3c:	01d2      	lsls	r2, r2, #7
 8001e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e40:	000c      	movs	r4, r1
 8001e42:	193b      	adds	r3, r7, r4
 8001e44:	2201      	movs	r2, #1
 8001e46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	193b      	adds	r3, r7, r4
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	193b      	adds	r3, r7, r4
 8001e50:	2200      	movs	r2, #0
 8001e52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_R_GPIO_Port, &GPIO_InitStruct);
 8001e54:	193b      	adds	r3, r7, r4
 8001e56:	4a53      	ldr	r2, [pc, #332]	; (8001fa4 <_ZL12MX_GPIO_Initv+0x2bc>)
 8001e58:	0019      	movs	r1, r3
 8001e5a:	0010      	movs	r0, r2
 8001e5c:	f000 fcb6 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_LED_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 8001e60:	0021      	movs	r1, r4
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	2280      	movs	r2, #128	; 0x80
 8001e66:	00d2      	lsls	r2, r2, #3
 8001e68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	000c      	movs	r4, r1
 8001e6c:	193b      	adds	r3, r7, r4
 8001e6e:	2201      	movs	r2, #1
 8001e70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	193b      	adds	r3, r7, r4
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8001e7e:	193b      	adds	r3, r7, r4
 8001e80:	4a49      	ldr	r2, [pc, #292]	; (8001fa8 <_ZL12MX_GPIO_Initv+0x2c0>)
 8001e82:	0019      	movs	r1, r3
 8001e84:	0010      	movs	r0, r2
 8001e86:	f000 fca1 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_G7_1_SAMP_Pin */
  GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
 8001e8a:	193b      	adds	r3, r7, r4
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	193b      	adds	r3, r7, r4
 8001e92:	2202      	movs	r2, #2
 8001e94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	193b      	adds	r3, r7, r4
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	193b      	adds	r3, r7, r4
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001ea2:	193b      	adds	r3, r7, r4
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8001ea8:	193b      	adds	r3, r7, r4
 8001eaa:	4a3e      	ldr	r2, [pc, #248]	; (8001fa4 <_ZL12MX_GPIO_Initv+0x2bc>)
 8001eac:	0019      	movs	r1, r3
 8001eae:	0010      	movs	r0, r2
 8001eb0:	f000 fc8c 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : TOUCH_STAR_3_Pin TOUCH_STAR_4_Pin TOUCH_STAR_5_Pin TOUCH_STAR_6_Pin
                           TOUCH_STAR_7_Pin TOUCH_STAR_8_Pin TOUCH_STAR_18_Pin TOUCH_STAR_19_Pin
                           TOUCH_STAR_20_Pin */
  GPIO_InitStruct.Pin = TOUCH_STAR_3_Pin|TOUCH_STAR_4_Pin|TOUCH_STAR_5_Pin|TOUCH_STAR_6_Pin
 8001eb4:	193b      	adds	r3, r7, r4
 8001eb6:	4a3f      	ldr	r2, [pc, #252]	; (8001fb4 <_ZL12MX_GPIO_Initv+0x2cc>)
 8001eb8:	601a      	str	r2, [r3, #0]
                          |TOUCH_STAR_7_Pin|TOUCH_STAR_8_Pin|TOUCH_STAR_18_Pin|TOUCH_STAR_19_Pin
                          |TOUCH_STAR_20_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eba:	193b      	adds	r3, r7, r4
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	193b      	adds	r3, r7, r4
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec6:	193a      	adds	r2, r7, r4
 8001ec8:	23a0      	movs	r3, #160	; 0xa0
 8001eca:	05db      	lsls	r3, r3, #23
 8001ecc:	0011      	movs	r1, r2
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f000 fc7c 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : TOUCH_STAR_9_Pin TOUCH_STAR_10_Pin TOUCH_STAR_11_Pin TOUCH_STAR_12_Pin
                           TOUCH_STAR_13_Pin TOUCH_STAR_14_Pin TOUCH_STAR_21_Pin TOUCH_STAR_22_Pin
                           TOUCH_STAR_23_Pin */
  GPIO_InitStruct.Pin = TOUCH_STAR_9_Pin|TOUCH_STAR_10_Pin|TOUCH_STAR_11_Pin|TOUCH_STAR_12_Pin
 8001ed4:	193b      	adds	r3, r7, r4
 8001ed6:	4a38      	ldr	r2, [pc, #224]	; (8001fb8 <_ZL12MX_GPIO_Initv+0x2d0>)
 8001ed8:	601a      	str	r2, [r3, #0]
                          |TOUCH_STAR_13_Pin|TOUCH_STAR_14_Pin|TOUCH_STAR_21_Pin|TOUCH_STAR_22_Pin
                          |TOUCH_STAR_23_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eda:	193b      	adds	r3, r7, r4
 8001edc:	2200      	movs	r2, #0
 8001ede:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	193b      	adds	r3, r7, r4
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee6:	193b      	adds	r3, r7, r4
 8001ee8:	4a34      	ldr	r2, [pc, #208]	; (8001fbc <_ZL12MX_GPIO_Initv+0x2d4>)
 8001eea:	0019      	movs	r1, r3
 8001eec:	0010      	movs	r0, r2
 8001eee:	f000 fc6d 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_L_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_L_Pin;
 8001ef2:	0021      	movs	r1, r4
 8001ef4:	187b      	adds	r3, r7, r1
 8001ef6:	2280      	movs	r2, #128	; 0x80
 8001ef8:	00d2      	lsls	r2, r2, #3
 8001efa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001efc:	000c      	movs	r4, r1
 8001efe:	193b      	adds	r3, r7, r4
 8001f00:	2201      	movs	r2, #1
 8001f02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	193b      	adds	r3, r7, r4
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	193b      	adds	r3, r7, r4
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_L_GPIO_Port, &GPIO_InitStruct);
 8001f10:	193b      	adds	r3, r7, r4
 8001f12:	4a26      	ldr	r2, [pc, #152]	; (8001fac <_ZL12MX_GPIO_Initv+0x2c4>)
 8001f14:	0019      	movs	r1, r3
 8001f16:	0010      	movs	r0, r2
 8001f18:	f000 fc58 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_R_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_R_Pin;
 8001f1c:	0021      	movs	r1, r4
 8001f1e:	187b      	adds	r3, r7, r1
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	0112      	lsls	r2, r2, #4
 8001f24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f26:	000c      	movs	r4, r1
 8001f28:	193b      	adds	r3, r7, r4
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	193b      	adds	r3, r7, r4
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f34:	193b      	adds	r3, r7, r4
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_R_GPIO_Port, &GPIO_InitStruct);
 8001f3a:	193b      	adds	r3, r7, r4
 8001f3c:	4a1b      	ldr	r2, [pc, #108]	; (8001fac <_ZL12MX_GPIO_Initv+0x2c4>)
 8001f3e:	0019      	movs	r1, r3
 8001f40:	0010      	movs	r0, r2
 8001f42:	f000 fc43 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : MODE_SW_Pin */
  GPIO_InitStruct.Pin = MODE_SW_Pin;
 8001f46:	0021      	movs	r1, r4
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	0212      	lsls	r2, r2, #8
 8001f4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f50:	000c      	movs	r4, r1
 8001f52:	193b      	adds	r3, r7, r4
 8001f54:	2200      	movs	r2, #0
 8001f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	193b      	adds	r3, r7, r4
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MODE_SW_GPIO_Port, &GPIO_InitStruct);
 8001f5e:	193b      	adds	r3, r7, r4
 8001f60:	4a12      	ldr	r2, [pc, #72]	; (8001fac <_ZL12MX_GPIO_Initv+0x2c4>)
 8001f62:	0019      	movs	r1, r3
 8001f64:	0010      	movs	r0, r2
 8001f66:	f000 fc31 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_SPI1_CS_N_Pin */
  GPIO_InitStruct.Pin = SD_SPI1_CS_N_Pin;
 8001f6a:	0021      	movs	r1, r4
 8001f6c:	187b      	adds	r3, r7, r1
 8001f6e:	2280      	movs	r2, #128	; 0x80
 8001f70:	0212      	lsls	r2, r2, #8
 8001f72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f74:	187b      	adds	r3, r7, r1
 8001f76:	2201      	movs	r2, #1
 8001f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	187b      	adds	r3, r7, r1
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	187b      	adds	r3, r7, r1
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_SPI1_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001f86:	187a      	adds	r2, r7, r1
 8001f88:	23a0      	movs	r3, #160	; 0xa0
 8001f8a:	05db      	lsls	r3, r3, #23
 8001f8c:	0011      	movs	r1, r2
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f000 fc1c 	bl	80027cc <HAL_GPIO_Init>

}
 8001f94:	46c0      	nop			; (mov r8, r8)
 8001f96:	46bd      	mov	sp, r7
 8001f98:	b00d      	add	sp, #52	; 0x34
 8001f9a:	bd90      	pop	{r4, r7, pc}
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	50001000 	.word	0x50001000
 8001fa4:	50000800 	.word	0x50000800
 8001fa8:	50001c00 	.word	0x50001c00
 8001fac:	50000c00 	.word	0x50000c00
 8001fb0:	0000238e 	.word	0x0000238e
 8001fb4:	00001cee 	.word	0x00001cee
 8001fb8:	000070d7 	.word	0x000070d7
 8001fbc:	50000400 	.word	0x50000400

08001fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc4:	b672      	cpsid	i
}
 8001fc6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <Error_Handler+0x8>
	...

08001fcc <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af02      	add	r7, sp, #8
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d120      	bne.n	800201e <_Z41__static_initialization_and_destruction_0ii+0x52>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	4a1b      	ldr	r2, [pc, #108]	; (800204c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d11c      	bne.n	800201e <_Z41__static_initialization_and_destruction_0ii+0x52>
TouchBoardGroup touchGroup0 = TouchBoardGroup(NUM_BOARDS, htim2, TIM_CHANNEL_1, hdma_tim2_ch1);
 8001fe4:	4a1a      	ldr	r2, [pc, #104]	; (8002050 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8001fe6:	481b      	ldr	r0, [pc, #108]	; (8002054 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2300      	movs	r3, #0
 8001fee:	2118      	movs	r1, #24
 8001ff0:	f7fe fc00 	bl	80007f4 <_ZN15TouchBoardGroupC1EhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
std::vector<TouchState_enum> touchStates(NUM_BOARDS);
 8001ff4:	240c      	movs	r4, #12
 8001ff6:	193b      	adds	r3, r7, r4
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f7fe fd7f 	bl	8000afc <_ZNSaI15TouchState_enumEC1Ev>
 8001ffe:	193a      	adds	r2, r7, r4
 8002000:	4b16      	ldr	r3, [pc, #88]	; (800205c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002002:	2118      	movs	r1, #24
 8002004:	0018      	movs	r0, r3
 8002006:	f7fe fd93 	bl	8000b30 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>
 800200a:	193b      	adds	r3, r7, r4
 800200c:	0018      	movs	r0, r3
 800200e:	f7fe fd82 	bl	8000b16 <_ZNSaI15TouchState_enumED1Ev>
WavPlayer audioPlayer = WavPlayer(hi2s2);
 8002012:	4a13      	ldr	r2, [pc, #76]	; (8002060 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8002014:	4b13      	ldr	r3, [pc, #76]	; (8002064 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8002016:	0011      	movs	r1, r2
 8002018:	0018      	movs	r0, r3
 800201a:	f7ff fa78 	bl	800150e <_ZN9WavPlayerC1ER17I2S_HandleTypeDef>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10f      	bne.n	8002044 <_Z41__static_initialization_and_destruction_0ii+0x78>
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	4a09      	ldr	r2, [pc, #36]	; (800204c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d10b      	bne.n	8002044 <_Z41__static_initialization_and_destruction_0ii+0x78>
 800202c:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800202e:	0018      	movs	r0, r3
 8002030:	f7ff fa80 	bl	8001534 <_ZN9WavPlayerD1Ev>
std::vector<TouchState_enum> touchStates(NUM_BOARDS);
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002036:	0018      	movs	r0, r3
 8002038:	f7fe fd98 	bl	8000b6c <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>
TouchBoardGroup touchGroup0 = TouchBoardGroup(NUM_BOARDS, htim2, TIM_CHANNEL_1, hdma_tim2_ch1);
 800203c:	4b05      	ldr	r3, [pc, #20]	; (8002054 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800203e:	0018      	movs	r0, r3
 8002040:	f7fe fc60 	bl	8000904 <_ZN15TouchBoardGroupD1Ev>
}
 8002044:	46c0      	nop			; (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	b005      	add	sp, #20
 800204a:	bd90      	pop	{r4, r7, pc}
 800204c:	0000ffff 	.word	0x0000ffff
 8002050:	20000288 	.word	0x20000288
 8002054:	200005c8 	.word	0x200005c8
 8002058:	200002c8 	.word	0x200002c8
 800205c:	20000a88 	.word	0x20000a88
 8002060:	2000011c 	.word	0x2000011c
 8002064:	20000a94 	.word	0x20000a94

08002068 <_GLOBAL__sub_I_hi2s2>:
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <_GLOBAL__sub_I_hi2s2+0x14>)
 800206e:	0019      	movs	r1, r3
 8002070:	2001      	movs	r0, #1
 8002072:	f7ff ffab 	bl	8001fcc <_Z41__static_initialization_and_destruction_0ii>
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	0000ffff 	.word	0x0000ffff

08002080 <_GLOBAL__sub_D_hi2s2>:
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
 8002084:	4b03      	ldr	r3, [pc, #12]	; (8002094 <_GLOBAL__sub_D_hi2s2+0x14>)
 8002086:	0019      	movs	r1, r3
 8002088:	2000      	movs	r0, #0
 800208a:	f7ff ff9f 	bl	8001fcc <_Z41__static_initialization_and_destruction_0ii>
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	0000ffff 	.word	0x0000ffff

08002098 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002098:	2201      	movs	r2, #1
 800209a:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <HAL_MspInit+0x18>)
 800209c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800209e:	430a      	orrs	r2, r1
 80020a0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2280      	movs	r2, #128	; 0x80
 80020a4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80020a6:	0552      	lsls	r2, r2, #21
 80020a8:	430a      	orrs	r2, r1
 80020aa:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ac:	4770      	bx	lr
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	40021000 	.word	0x40021000

080020b4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80020b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020b6:	0005      	movs	r5, r0
 80020b8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ba:	2214      	movs	r2, #20
 80020bc:	2100      	movs	r1, #0
 80020be:	a803      	add	r0, sp, #12
 80020c0:	f003 f95b 	bl	800537a <memset>
  if(hi2s->Instance==SPI2)
 80020c4:	4b25      	ldr	r3, [pc, #148]	; (800215c <HAL_I2S_MspInit+0xa8>)
 80020c6:	682a      	ldr	r2, [r5, #0]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d145      	bne.n	8002158 <HAL_I2S_MspInit+0xa4>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020cc:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	2602      	movs	r6, #2
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020d0:	4b23      	ldr	r3, [pc, #140]	; (8002160 <HAL_I2S_MspInit+0xac>)
 80020d2:	01d2      	lsls	r2, r2, #7
 80020d4:	6b99      	ldr	r1, [r3, #56]	; 0x38
    PD0     ------> I2S2_WS
    PD1     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2700      	movs	r7, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020d8:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020da:	2108      	movs	r1, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020dc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e0:	2403      	movs	r4, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e2:	4332      	orrs	r2, r6
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80020e8:	481e      	ldr	r0, [pc, #120]	; (8002164 <HAL_I2S_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	4032      	ands	r2, r6
 80020ec:	9201      	str	r2, [sp, #4]
 80020ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f2:	430a      	orrs	r2, r1
 80020f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020fa:	400b      	ands	r3, r1
 80020fc:	9302      	str	r3, [sp, #8]
 80020fe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 8002100:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 8002102:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 8002104:	021b      	lsls	r3, r3, #8
 8002106:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800210c:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 800210e:	f000 fb5d 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8002112:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002114:	4814      	ldr	r0, [pc, #80]	; (8002168 <HAL_I2S_MspInit+0xb4>)
 8002116:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
 8002118:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800211c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	9705      	str	r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002122:	f000 fb53 	bl	80027cc <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel7;
 8002126:	4c11      	ldr	r4, [pc, #68]	; (800216c <HAL_I2S_MspInit+0xb8>)
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_I2S_MspInit+0xbc>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800212a:	0020      	movs	r0, r4
    hdma_spi2_tx.Instance = DMA1_Channel7;
 800212c:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800212e:	2310      	movs	r3, #16
 8002130:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002132:	3370      	adds	r3, #112	; 0x70
 8002134:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002136:	3380      	adds	r3, #128	; 0x80
 8002138:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	00db      	lsls	r3, r3, #3
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 800213e:	6066      	str	r6, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002140:	60e7      	str	r7, [r4, #12]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002142:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002144:	61e7      	str	r7, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002146:	6227      	str	r7, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002148:	f000 fa70 	bl	800262c <HAL_DMA_Init>
 800214c:	42b8      	cmp	r0, r7
 800214e:	d001      	beq.n	8002154 <HAL_I2S_MspInit+0xa0>
    {
      Error_Handler();
 8002150:	f7ff ff36 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8002154:	62ec      	str	r4, [r5, #44]	; 0x2c
 8002156:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002158:	b009      	add	sp, #36	; 0x24
 800215a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800215c:	40003800 	.word	0x40003800
 8002160:	40021000 	.word	0x40021000
 8002164:	50000400 	.word	0x50000400
 8002168:	50000c00 	.word	0x50000c00
 800216c:	20000158 	.word	0x20000158
 8002170:	40020080 	.word	0x40020080

08002174 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002174:	b570      	push	{r4, r5, r6, lr}
 8002176:	0005      	movs	r5, r0
 8002178:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217a:	2214      	movs	r2, #20
 800217c:	2100      	movs	r1, #0
 800217e:	a801      	add	r0, sp, #4
 8002180:	f003 f8fb 	bl	800537a <memset>
  if(hspi->Instance==SPI1)
 8002184:	4b27      	ldr	r3, [pc, #156]	; (8002224 <HAL_SPI_MspInit+0xb0>)
 8002186:	682a      	ldr	r2, [r5, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d149      	bne.n	8002220 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800218c:	2280      	movs	r2, #128	; 0x80
 800218e:	4b26      	ldr	r3, [pc, #152]	; (8002228 <HAL_SPI_MspInit+0xb4>)
 8002190:	0152      	lsls	r2, r2, #5
 8002192:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2600      	movs	r6, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002196:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002198:	2110      	movs	r1, #16
    __HAL_RCC_SPI1_CLK_ENABLE();
 800219a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800219c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800219e:	4823      	ldr	r0, [pc, #140]	; (800222c <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021a0:	430a      	orrs	r2, r1
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80021a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a6:	2203      	movs	r2, #3
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021a8:	400b      	ands	r3, r1
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
 80021ae:	23e0      	movs	r3, #224	; 0xe0
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021b6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
 80021ba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021be:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021c0:	f000 fb04 	bl	80027cc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80021c4:	4c1a      	ldr	r4, [pc, #104]	; (8002230 <HAL_SPI_MspInit+0xbc>)
 80021c6:	4b1b      	ldr	r3, [pc, #108]	; (8002234 <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80021c8:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80021ca:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80021cc:	2301      	movs	r3, #1
 80021ce:	6063      	str	r3, [r4, #4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021d0:	337f      	adds	r3, #127	; 0x7f
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021d2:	60a6      	str	r6, [r4, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021d4:	60e6      	str	r6, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021d6:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021d8:	6166      	str	r6, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021da:	61a6      	str	r6, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80021dc:	61e6      	str	r6, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021de:	6226      	str	r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80021e0:	f000 fa24 	bl	800262c <HAL_DMA_Init>
 80021e4:	42b0      	cmp	r0, r6
 80021e6:	d001      	beq.n	80021ec <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 80021e8:	f7ff feea 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80021ec:	4b12      	ldr	r3, [pc, #72]	; (8002238 <HAL_SPI_MspInit+0xc4>)
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80021ee:	64ec      	str	r4, [r5, #76]	; 0x4c
 80021f0:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80021f2:	4c12      	ldr	r4, [pc, #72]	; (800223c <HAL_SPI_MspInit+0xc8>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021f4:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80021f6:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80021f8:	2301      	movs	r3, #1
 80021fa:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021fc:	330f      	adds	r3, #15
 80021fe:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002200:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002202:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002204:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002206:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002208:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800220a:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800220c:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800220e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002210:	f000 fa0c 	bl	800262c <HAL_DMA_Init>
 8002214:	2800      	cmp	r0, #0
 8002216:	d001      	beq.n	800221c <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8002218:	f7ff fed2 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800221c:	64ac      	str	r4, [r5, #72]	; 0x48
 800221e:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002220:	b006      	add	sp, #24
 8002222:	bd70      	pop	{r4, r5, r6, pc}
 8002224:	40013000 	.word	0x40013000
 8002228:	40021000 	.word	0x40021000
 800222c:	50001000 	.word	0x50001000
 8002230:	200001f8 	.word	0x200001f8
 8002234:	4002001c 	.word	0x4002001c
 8002238:	40020030 	.word	0x40020030
 800223c:	20000240 	.word	0x20000240

08002240 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	6802      	ldr	r2, [r0, #0]
{
 8002244:	b570      	push	{r4, r5, r6, lr}
  if(htim_base->Instance==TIM2)
 8002246:	05db      	lsls	r3, r3, #23
{
 8002248:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM2)
 800224a:	429a      	cmp	r2, r3
 800224c:	d152      	bne.n	80022f4 <HAL_TIM_Base_MspInit+0xb4>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800224e:	2301      	movs	r3, #1
 8002250:	4a29      	ldr	r2, [pc, #164]	; (80022f8 <HAL_TIM_Base_MspInit+0xb8>)

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002252:	4c2a      	ldr	r4, [pc, #168]	; (80022fc <HAL_TIM_Base_MspInit+0xbc>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002254:	6b91      	ldr	r1, [r2, #56]	; 0x38
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002256:	0020      	movs	r0, r4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002258:	430b      	orrs	r3, r1
 800225a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800225c:	4b28      	ldr	r3, [pc, #160]	; (8002300 <HAL_TIM_Base_MspInit+0xc0>)
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800225e:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002260:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 8002262:	2308      	movs	r3, #8
 8002264:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002266:	18db      	adds	r3, r3, r3
 8002268:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800226a:	2300      	movs	r3, #0
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800226c:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800226e:	3281      	adds	r2, #129	; 0x81
 8002270:	32ff      	adds	r2, #255	; 0xff
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002272:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002274:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002276:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002278:	61e3      	str	r3, [r4, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800227a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800227c:	f000 f9d6 	bl	800262c <HAL_DMA_Init>
 8002280:	2800      	cmp	r0, #0
 8002282:	d001      	beq.n	8002288 <HAL_TIM_Base_MspInit+0x48>
    {
      Error_Handler();
 8002284:	f7ff fe9c 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002288:	622c      	str	r4, [r5, #32]

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800228a:	4b1e      	ldr	r3, [pc, #120]	; (8002304 <HAL_TIM_Base_MspInit+0xc4>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800228c:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800228e:	4c1e      	ldr	r4, [pc, #120]	; (8002308 <HAL_TIM_Base_MspInit+0xc8>)
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002290:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8002292:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 8002294:	2308      	movs	r3, #8
 8002296:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002298:	18db      	adds	r3, r3, r3
 800229a:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800229c:	2300      	movs	r3, #0
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800229e:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022a0:	3281      	adds	r2, #129	; 0x81
 80022a2:	32ff      	adds	r2, #255	; 0xff
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80022a4:	0020      	movs	r0, r4
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a6:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022a8:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022aa:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80022ac:	61e3      	str	r3, [r4, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80022ae:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80022b0:	f000 f9bc 	bl	800262c <HAL_DMA_Init>
 80022b4:	2800      	cmp	r0, #0
 80022b6:	d001      	beq.n	80022bc <HAL_TIM_Base_MspInit+0x7c>
    {
      Error_Handler();
 80022b8:	f7ff fe82 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80022bc:	4b13      	ldr	r3, [pc, #76]	; (800230c <HAL_TIM_Base_MspInit+0xcc>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 80022be:	62ac      	str	r4, [r5, #40]	; 0x28
 80022c0:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80022c2:	4c13      	ldr	r4, [pc, #76]	; (8002310 <HAL_TIM_Base_MspInit+0xd0>)
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80022c4:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80022c6:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
 80022c8:	2308      	movs	r3, #8
 80022ca:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022cc:	18db      	adds	r3, r3, r3
 80022ce:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d0:	2300      	movs	r3, #0
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80022d2:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022d4:	3281      	adds	r2, #129	; 0x81
 80022d6:	32ff      	adds	r2, #255	; 0xff
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80022d8:	0020      	movs	r0, r4
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80022da:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022dc:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022de:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 80022e0:	61e3      	str	r3, [r4, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80022e2:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80022e4:	f000 f9a2 	bl	800262c <HAL_DMA_Init>
 80022e8:	2800      	cmp	r0, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_TIM_Base_MspInit+0xb0>
    {
      Error_Handler();
 80022ec:	f7ff fe68 	bl	8001fc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 80022f0:	62ec      	str	r4, [r5, #44]	; 0x2c
 80022f2:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022f4:	bd70      	pop	{r4, r5, r6, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	40021000 	.word	0x40021000
 80022fc:	200002c8 	.word	0x200002c8
 8002300:	40020058 	.word	0x40020058
 8002304:	40020008 	.word	0x40020008
 8002308:	20000310 	.word	0x20000310
 800230c:	40020044 	.word	0x40020044
 8002310:	20000358 	.word	0x20000358

08002314 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002314:	b510      	push	{r4, lr}
 8002316:	0004      	movs	r4, r0
 8002318:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231a:	2214      	movs	r2, #20
 800231c:	2100      	movs	r1, #0
 800231e:	a801      	add	r0, sp, #4
 8002320:	f003 f82b 	bl	800537a <memset>
  if(htim->Instance==TIM2)
 8002324:	2380      	movs	r3, #128	; 0x80
 8002326:	6822      	ldr	r2, [r4, #0]
 8002328:	05db      	lsls	r3, r3, #23
 800232a:	429a      	cmp	r2, r3
 800232c:	d115      	bne.n	800235a <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800232e:	2010      	movs	r0, #16
 8002330:	4a0b      	ldr	r2, [pc, #44]	; (8002360 <HAL_TIM_MspPostInit+0x4c>)
 8002332:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002334:	4301      	orrs	r1, r0
 8002336:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002338:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800233a:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800233c:	4003      	ands	r3, r0
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
 8002342:	23d0      	movs	r3, #208	; 0xd0
 8002344:	015b      	lsls	r3, r3, #5
 8002346:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
 8002354:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002356:	f000 fa39 	bl	80027cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800235a:	b006      	add	sp, #24
 800235c:	bd10      	pop	{r4, pc}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	40021000 	.word	0x40021000
 8002364:	50001000 	.word	0x50001000

08002368 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002368:	4770      	bx	lr

0800236a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800236a:	e7fe      	b.n	800236a <HardFault_Handler>

0800236c <SVC_Handler>:
 800236c:	4770      	bx	lr

0800236e <PendSV_Handler>:
 800236e:	4770      	bx	lr

08002370 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002370:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002372:	f000 f8e7 	bl	8002544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002376:	bd10      	pop	{r4, pc}

08002378 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002378:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 800237a:	4802      	ldr	r0, [pc, #8]	; (8002384 <DMA1_Channel1_IRQHandler+0xc>)
 800237c:	f000 f9da 	bl	8002734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002380:	bd10      	pop	{r4, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	20000310 	.word	0x20000310

08002388 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002388:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800238a:	4803      	ldr	r0, [pc, #12]	; (8002398 <DMA1_Channel2_3_IRQHandler+0x10>)
 800238c:	f000 f9d2 	bl	8002734 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <DMA1_Channel2_3_IRQHandler+0x14>)
 8002392:	f000 f9cf 	bl	8002734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002396:	bd10      	pop	{r4, pc}
 8002398:	200001f8 	.word	0x200001f8
 800239c:	20000240 	.word	0x20000240

080023a0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80023a0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <DMA1_Channel4_5_6_7_IRQHandler+0x18>)
 80023a4:	f000 f9c6 	bl	8002734 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80023a8:	4804      	ldr	r0, [pc, #16]	; (80023bc <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 80023aa:	f000 f9c3 	bl	8002734 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80023ae:	4804      	ldr	r0, [pc, #16]	; (80023c0 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 80023b0:	f000 f9c0 	bl	8002734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80023b4:	bd10      	pop	{r4, pc}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	20000358 	.word	0x20000358
 80023bc:	200002c8 	.word	0x200002c8
 80023c0:	20000158 	.word	0x20000158

080023c4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80023c4:	2001      	movs	r0, #1
 80023c6:	4770      	bx	lr

080023c8 <_kill>:

int _kill(int pid, int sig)
{
 80023c8:	b510      	push	{r4, lr}
	errno = EINVAL;
 80023ca:	f002 ff8f 	bl	80052ec <__errno>
 80023ce:	2316      	movs	r3, #22
 80023d0:	6003      	str	r3, [r0, #0]
	return -1;
 80023d2:	2001      	movs	r0, #1
}
 80023d4:	4240      	negs	r0, r0
 80023d6:	bd10      	pop	{r4, pc}

080023d8 <_exit>:

void _exit (int status)
{
 80023d8:	b510      	push	{r4, lr}
	errno = EINVAL;
 80023da:	f002 ff87 	bl	80052ec <__errno>
 80023de:	2316      	movs	r3, #22
 80023e0:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80023e2:	e7fe      	b.n	80023e2 <_exit+0xa>

080023e4 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e4:	4a0b      	ldr	r2, [pc, #44]	; (8002414 <_sbrk+0x30>)
 80023e6:	490c      	ldr	r1, [pc, #48]	; (8002418 <_sbrk+0x34>)
{
 80023e8:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023ea:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ec:	4a0b      	ldr	r2, [pc, #44]	; (800241c <_sbrk+0x38>)
{
 80023ee:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80023f0:	6810      	ldr	r0, [r2, #0]
 80023f2:	2800      	cmp	r0, #0
 80023f4:	d101      	bne.n	80023fa <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80023f6:	480a      	ldr	r0, [pc, #40]	; (8002420 <_sbrk+0x3c>)
 80023f8:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fa:	6810      	ldr	r0, [r2, #0]
 80023fc:	18c3      	adds	r3, r0, r3
 80023fe:	428b      	cmp	r3, r1
 8002400:	d906      	bls.n	8002410 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002402:	f002 ff73 	bl	80052ec <__errno>
 8002406:	230c      	movs	r3, #12
 8002408:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800240a:	2001      	movs	r0, #1
 800240c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800240e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002410:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8002412:	e7fc      	b.n	800240e <_sbrk+0x2a>
 8002414:	00000400 	.word	0x00000400
 8002418:	20005000 	.word	0x20005000
 800241c:	200010c4 	.word	0x200010c4
 8002420:	20001308 	.word	0x20001308

08002424 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002424:	2280      	movs	r2, #128	; 0x80
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <SystemInit+0x44>)
 8002428:	0052      	lsls	r2, r2, #1
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	490e      	ldr	r1, [pc, #56]	; (800246c <SystemInit+0x48>)
 8002434:	400a      	ands	r2, r1
 8002436:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	490d      	ldr	r1, [pc, #52]	; (8002470 <SystemInit+0x4c>)
 800243c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800243e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002440:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	438a      	bics	r2, r1
 8002446:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	490a      	ldr	r1, [pc, #40]	; (8002474 <SystemInit+0x50>)
 800244c:	400a      	ands	r2, r1
 800244e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	4909      	ldr	r1, [pc, #36]	; (8002478 <SystemInit+0x54>)
 8002454:	400a      	ands	r2, r1
 8002456:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800245c:	2280      	movs	r2, #128	; 0x80
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <SystemInit+0x58>)
 8002460:	0512      	lsls	r2, r2, #20
 8002462:	609a      	str	r2, [r3, #8]
#endif
}
 8002464:	4770      	bx	lr
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	40021000 	.word	0x40021000
 800246c:	88ff400c 	.word	0x88ff400c
 8002470:	fef6fff6 	.word	0xfef6fff6
 8002474:	fffbffff 	.word	0xfffbffff
 8002478:	ff02ffff 	.word	0xff02ffff
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002480:	480d      	ldr	r0, [pc, #52]	; (80024b8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002482:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002484:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002486:	e003      	b.n	8002490 <LoopCopyDataInit>

08002488 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002488:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800248a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800248c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800248e:	3104      	adds	r1, #4

08002490 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002490:	480b      	ldr	r0, [pc, #44]	; (80024c0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8002494:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002496:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002498:	d3f6      	bcc.n	8002488 <CopyDataInit>
  ldr  r2, =_sbss
 800249a:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <LoopForever+0x12>)
  b  LoopFillZerobss
 800249c:	e002      	b.n	80024a4 <LoopFillZerobss>

0800249e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800249e:	2300      	movs	r3, #0
  str  r3, [r2]
 80024a0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a2:	3204      	adds	r2, #4

080024a4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80024a4:	4b09      	ldr	r3, [pc, #36]	; (80024cc <LoopForever+0x16>)
  cmp  r2, r3
 80024a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80024a8:	d3f9      	bcc.n	800249e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80024aa:	f7ff ffbb 	bl	8002424 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f002 ff23 	bl	80052f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b2:	f7ff fa0f 	bl	80018d4 <main>

080024b6 <LoopForever>:

LoopForever:
    b LoopForever
 80024b6:	e7fe      	b.n	80024b6 <LoopForever>
   ldr   r0, =_estack
 80024b8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 80024bc:	08005fcc 	.word	0x08005fcc
  ldr  r0, =_sdata
 80024c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024c4:	20000100 	.word	0x20000100
  ldr  r2, =_sbss
 80024c8:	20000100 	.word	0x20000100
  ldr  r3, = _ebss
 80024cc:	20001304 	.word	0x20001304

080024d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC1_COMP_IRQHandler>
	...

080024d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d4:	b570      	push	{r4, r5, r6, lr}
 80024d6:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	20fa      	movs	r0, #250	; 0xfa
 80024da:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <HAL_InitTick+0x3c>)
 80024dc:	0080      	lsls	r0, r0, #2
 80024de:	7819      	ldrb	r1, [r3, #0]
 80024e0:	f7fd fe12 	bl	8000108 <__udivsi3>
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_InitTick+0x40>)
 80024e6:	0001      	movs	r1, r0
 80024e8:	6818      	ldr	r0, [r3, #0]
 80024ea:	f7fd fe0d 	bl	8000108 <__udivsi3>
 80024ee:	f000 f883 	bl	80025f8 <HAL_SYSTICK_Config>
 80024f2:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80024f4:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024f6:	2c00      	cmp	r4, #0
 80024f8:	d109      	bne.n	800250e <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fa:	2d03      	cmp	r5, #3
 80024fc:	d807      	bhi.n	800250e <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024fe:	3802      	subs	r0, #2
 8002500:	0022      	movs	r2, r4
 8002502:	0029      	movs	r1, r5
 8002504:	f000 f842 	bl	800258c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002508:	0020      	movs	r0, r4
 800250a:	4b03      	ldr	r3, [pc, #12]	; (8002518 <HAL_InitTick+0x44>)
 800250c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800250e:	bd70      	pop	{r4, r5, r6, pc}
 8002510:	20000094 	.word	0x20000094
 8002514:	20000090 	.word	0x20000090
 8002518:	20000098 	.word	0x20000098

0800251c <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800251c:	2340      	movs	r3, #64	; 0x40
 800251e:	4a08      	ldr	r2, [pc, #32]	; (8002540 <HAL_Init+0x24>)
{
 8002520:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002522:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002524:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002526:	430b      	orrs	r3, r1
 8002528:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800252a:	f7ff ffd3 	bl	80024d4 <HAL_InitTick>
 800252e:	1e04      	subs	r4, r0, #0
 8002530:	d103      	bne.n	800253a <HAL_Init+0x1e>
    HAL_MspInit();
 8002532:	f7ff fdb1 	bl	8002098 <HAL_MspInit>
}
 8002536:	0020      	movs	r0, r4
 8002538:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800253a:	2401      	movs	r4, #1
 800253c:	e7fb      	b.n	8002536 <HAL_Init+0x1a>
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	40022000 	.word	0x40022000

08002544 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002544:	4a03      	ldr	r2, [pc, #12]	; (8002554 <HAL_IncTick+0x10>)
 8002546:	4b04      	ldr	r3, [pc, #16]	; (8002558 <HAL_IncTick+0x14>)
 8002548:	6811      	ldr	r1, [r2, #0]
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	185b      	adds	r3, r3, r1
 800254e:	6013      	str	r3, [r2, #0]
}
 8002550:	4770      	bx	lr
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	200012e0 	.word	0x200012e0
 8002558:	20000094 	.word	0x20000094

0800255c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800255c:	4b01      	ldr	r3, [pc, #4]	; (8002564 <HAL_GetTick+0x8>)
 800255e:	6818      	ldr	r0, [r3, #0]
}
 8002560:	4770      	bx	lr
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	200012e0 	.word	0x200012e0

08002568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002568:	b570      	push	{r4, r5, r6, lr}
 800256a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800256c:	f7ff fff6 	bl	800255c <HAL_GetTick>
 8002570:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002572:	1c63      	adds	r3, r4, #1
 8002574:	d002      	beq.n	800257c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002576:	4b04      	ldr	r3, [pc, #16]	; (8002588 <HAL_Delay+0x20>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800257c:	f7ff ffee 	bl	800255c <HAL_GetTick>
 8002580:	1b40      	subs	r0, r0, r5
 8002582:	42a0      	cmp	r0, r4
 8002584:	d3fa      	bcc.n	800257c <HAL_Delay+0x14>
  {
  }
}
 8002586:	bd70      	pop	{r4, r5, r6, pc}
 8002588:	20000094 	.word	0x20000094

0800258c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800258c:	b530      	push	{r4, r5, lr}
 800258e:	25ff      	movs	r5, #255	; 0xff
 8002590:	2403      	movs	r4, #3
 8002592:	002a      	movs	r2, r5
 8002594:	4004      	ands	r4, r0
 8002596:	00e4      	lsls	r4, r4, #3
 8002598:	40a2      	lsls	r2, r4
 800259a:	0189      	lsls	r1, r1, #6
 800259c:	4029      	ands	r1, r5
 800259e:	43d2      	mvns	r2, r2
 80025a0:	40a1      	lsls	r1, r4
 80025a2:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80025a4:	2800      	cmp	r0, #0
 80025a6:	db0a      	blt.n	80025be <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025a8:	24c0      	movs	r4, #192	; 0xc0
 80025aa:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_NVIC_SetPriority+0x4c>)
 80025ac:	0880      	lsrs	r0, r0, #2
 80025ae:	0080      	lsls	r0, r0, #2
 80025b0:	18c0      	adds	r0, r0, r3
 80025b2:	00a4      	lsls	r4, r4, #2
 80025b4:	5903      	ldr	r3, [r0, r4]
 80025b6:	401a      	ands	r2, r3
 80025b8:	4311      	orrs	r1, r2
 80025ba:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80025bc:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025be:	200f      	movs	r0, #15
 80025c0:	4003      	ands	r3, r0
 80025c2:	3b08      	subs	r3, #8
 80025c4:	4805      	ldr	r0, [pc, #20]	; (80025dc <HAL_NVIC_SetPriority+0x50>)
 80025c6:	089b      	lsrs	r3, r3, #2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	181b      	adds	r3, r3, r0
 80025cc:	69d8      	ldr	r0, [r3, #28]
 80025ce:	4002      	ands	r2, r0
 80025d0:	4311      	orrs	r1, r2
 80025d2:	61d9      	str	r1, [r3, #28]
 80025d4:	e7f2      	b.n	80025bc <HAL_NVIC_SetPriority+0x30>
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	e000e100 	.word	0xe000e100
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80025e0:	2800      	cmp	r0, #0
 80025e2:	db05      	blt.n	80025f0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e4:	231f      	movs	r3, #31
 80025e6:	4018      	ands	r0, r3
 80025e8:	3b1e      	subs	r3, #30
 80025ea:	4083      	lsls	r3, r0
 80025ec:	4a01      	ldr	r2, [pc, #4]	; (80025f4 <HAL_NVIC_EnableIRQ+0x14>)
 80025ee:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80025f0:	4770      	bx	lr
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	e000e100 	.word	0xe000e100

080025f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f8:	2280      	movs	r2, #128	; 0x80
 80025fa:	1e43      	subs	r3, r0, #1
 80025fc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80025fe:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002600:	4293      	cmp	r3, r2
 8002602:	d20d      	bcs.n	8002620 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002604:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002606:	4a07      	ldr	r2, [pc, #28]	; (8002624 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002608:	4807      	ldr	r0, [pc, #28]	; (8002628 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800260c:	6a03      	ldr	r3, [r0, #32]
 800260e:	0609      	lsls	r1, r1, #24
 8002610:	021b      	lsls	r3, r3, #8
 8002612:	0a1b      	lsrs	r3, r3, #8
 8002614:	430b      	orrs	r3, r1
 8002616:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002618:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002620:	4770      	bx	lr
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	e000e010 	.word	0xe000e010
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800262c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800262e:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8002630:	2001      	movs	r0, #1
  if(hdma == NULL)
 8002632:	2c00      	cmp	r4, #0
 8002634:	d035      	beq.n	80026a2 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002636:	6825      	ldr	r5, [r4, #0]
 8002638:	4b1a      	ldr	r3, [pc, #104]	; (80026a4 <HAL_DMA_Init+0x78>)
 800263a:	2114      	movs	r1, #20
 800263c:	18e8      	adds	r0, r5, r3
 800263e:	f7fd fd63 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002642:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002644:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8002646:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002648:	2302      	movs	r3, #2
 800264a:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800264c:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 800264e:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002650:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002652:	4b16      	ldr	r3, [pc, #88]	; (80026ac <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002654:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002656:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8002658:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800265a:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 800265c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800265e:	433b      	orrs	r3, r7
 8002660:	6967      	ldr	r7, [r4, #20]
 8002662:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002664:	69a7      	ldr	r7, [r4, #24]
 8002666:	433b      	orrs	r3, r7
 8002668:	69e7      	ldr	r7, [r4, #28]
 800266a:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 800266c:	6a27      	ldr	r7, [r4, #32]
 800266e:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8002670:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002672:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	01db      	lsls	r3, r3, #7
 8002678:	4299      	cmp	r1, r3
 800267a:	d00c      	beq.n	8002696 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800267c:	251c      	movs	r5, #28
 800267e:	4028      	ands	r0, r5
 8002680:	3d0d      	subs	r5, #13
 8002682:	4085      	lsls	r5, r0
 8002684:	490a      	ldr	r1, [pc, #40]	; (80026b0 <HAL_DMA_Init+0x84>)
 8002686:	680b      	ldr	r3, [r1, #0]
 8002688:	43ab      	bics	r3, r5
 800268a:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800268c:	6863      	ldr	r3, [r4, #4]
 800268e:	680d      	ldr	r5, [r1, #0]
 8002690:	4083      	lsls	r3, r0
 8002692:	432b      	orrs	r3, r5
 8002694:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002696:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002698:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800269a:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800269c:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 800269e:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 80026a0:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 80026a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026a4:	bffdfff8 	.word	0xbffdfff8
 80026a8:	40020000 	.word	0x40020000
 80026ac:	ffff800f 	.word	0xffff800f
 80026b0:	400200a8 	.word	0x400200a8

080026b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026b6:	1d45      	adds	r5, r0, #5
{
 80026b8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80026ba:	7feb      	ldrb	r3, [r5, #31]
{
 80026bc:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80026be:	2002      	movs	r0, #2
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d029      	beq.n	8002718 <HAL_DMA_Start_IT+0x64>
 80026c4:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 80026c6:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 80026c8:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 80026ca:	7ffb      	ldrb	r3, [r7, #31]
 80026cc:	2600      	movs	r6, #0
 80026ce:	469c      	mov	ip, r3
 80026d0:	4660      	mov	r0, ip
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2801      	cmp	r0, #1
 80026d6:	d12a      	bne.n	800272e <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026d8:	3001      	adds	r0, #1
 80026da:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026dc:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026de:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80026e0:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 80026e2:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80026e4:	361c      	adds	r6, #28
 80026e6:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 80026e8:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80026ea:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 80026ec:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80026ee:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80026f0:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026f2:	9b01      	ldr	r3, [sp, #4]
 80026f4:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026f6:	68a3      	ldr	r3, [r4, #8]
 80026f8:	2b10      	cmp	r3, #16
 80026fa:	d10e      	bne.n	800271a <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80026fc:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80026fe:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002700:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00c      	beq.n	8002720 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002706:	230e      	movs	r3, #14
 8002708:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800270a:	4313      	orrs	r3, r2
 800270c:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 800270e:	2301      	movs	r3, #1
 8002710:	6802      	ldr	r2, [r0, #0]
 8002712:	4313      	orrs	r3, r2
 8002714:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002716:	2000      	movs	r0, #0
}
 8002718:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800271a:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800271c:	60c2      	str	r2, [r0, #12]
 800271e:	e7ef      	b.n	8002700 <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002720:	2204      	movs	r2, #4
 8002722:	6803      	ldr	r3, [r0, #0]
 8002724:	4393      	bics	r3, r2
 8002726:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002728:	6802      	ldr	r2, [r0, #0]
 800272a:	230a      	movs	r3, #10
 800272c:	e7ed      	b.n	800270a <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 800272e:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8002730:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8002732:	e7f1      	b.n	8002718 <HAL_DMA_Start_IT+0x64>

08002734 <HAL_DMA_IRQHandler>:
{
 8002734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002736:	221c      	movs	r2, #28
 8002738:	2704      	movs	r7, #4
 800273a:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800273c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800273e:	4032      	ands	r2, r6
 8002740:	003e      	movs	r6, r7
 8002742:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002744:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002746:	6803      	ldr	r3, [r0, #0]
 8002748:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800274a:	4235      	tst	r5, r6
 800274c:	d00d      	beq.n	800276a <HAL_DMA_IRQHandler+0x36>
 800274e:	423c      	tst	r4, r7
 8002750:	d00b      	beq.n	800276a <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	0692      	lsls	r2, r2, #26
 8002756:	d402      	bmi.n	800275e <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	43ba      	bics	r2, r7
 800275c:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 800275e:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002760:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002762:	2b00      	cmp	r3, #0
 8002764:	d019      	beq.n	800279a <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002766:	4798      	blx	r3
  return;
 8002768:	e017      	b.n	800279a <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800276a:	2702      	movs	r7, #2
 800276c:	003e      	movs	r6, r7
 800276e:	4096      	lsls	r6, r2
 8002770:	4235      	tst	r5, r6
 8002772:	d013      	beq.n	800279c <HAL_DMA_IRQHandler+0x68>
 8002774:	423c      	tst	r4, r7
 8002776:	d011      	beq.n	800279c <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	0692      	lsls	r2, r2, #26
 800277c:	d406      	bmi.n	800278c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800277e:	240a      	movs	r4, #10
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	43a2      	bics	r2, r4
 8002784:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002786:	2201      	movs	r2, #1
 8002788:	1d83      	adds	r3, r0, #6
 800278a:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 800278c:	2200      	movs	r2, #0
 800278e:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002790:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002792:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8002794:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002796:	4293      	cmp	r3, r2
 8002798:	d1e5      	bne.n	8002766 <HAL_DMA_IRQHandler+0x32>
}
 800279a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800279c:	2608      	movs	r6, #8
 800279e:	0037      	movs	r7, r6
 80027a0:	4097      	lsls	r7, r2
 80027a2:	423d      	tst	r5, r7
 80027a4:	d0f9      	beq.n	800279a <HAL_DMA_IRQHandler+0x66>
 80027a6:	4234      	tst	r4, r6
 80027a8:	d0f7      	beq.n	800279a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027aa:	250e      	movs	r5, #14
 80027ac:	681c      	ldr	r4, [r3, #0]
 80027ae:	43ac      	bics	r4, r5
 80027b0:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80027b2:	2301      	movs	r3, #1
 80027b4:	001c      	movs	r4, r3
 80027b6:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 80027b8:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80027ba:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027bc:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80027be:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80027c0:	2200      	movs	r2, #0
 80027c2:	1d43      	adds	r3, r0, #5
 80027c4:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80027c6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027c8:	e7e5      	b.n	8002796 <HAL_DMA_IRQHandler+0x62>
	...

080027cc <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80027cc:	4a58      	ldr	r2, [pc, #352]	; (8002930 <HAL_GPIO_Init+0x164>)
{
 80027ce:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80027d0:	1882      	adds	r2, r0, r2
 80027d2:	1e54      	subs	r4, r2, #1
 80027d4:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80027d6:	2300      	movs	r3, #0
{
 80027d8:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80027da:	3205      	adds	r2, #5
 80027dc:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80027de:	680a      	ldr	r2, [r1, #0]
 80027e0:	0014      	movs	r4, r2
 80027e2:	40dc      	lsrs	r4, r3
 80027e4:	d101      	bne.n	80027ea <HAL_GPIO_Init+0x1e>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80027e6:	b007      	add	sp, #28
 80027e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80027ea:	2401      	movs	r4, #1
 80027ec:	0025      	movs	r5, r4
 80027ee:	46a4      	mov	ip, r4
 80027f0:	409d      	lsls	r5, r3
 80027f2:	0014      	movs	r4, r2
 80027f4:	402c      	ands	r4, r5
 80027f6:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 80027f8:	422a      	tst	r2, r5
 80027fa:	d100      	bne.n	80027fe <HAL_GPIO_Init+0x32>
 80027fc:	e096      	b.n	800292c <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027fe:	2403      	movs	r4, #3
 8002800:	684a      	ldr	r2, [r1, #4]
 8002802:	005e      	lsls	r6, r3, #1
 8002804:	9201      	str	r2, [sp, #4]
 8002806:	4022      	ands	r2, r4
 8002808:	40b4      	lsls	r4, r6
 800280a:	43e4      	mvns	r4, r4
 800280c:	9403      	str	r4, [sp, #12]
 800280e:	1e54      	subs	r4, r2, #1
 8002810:	4564      	cmp	r4, ip
 8002812:	d82a      	bhi.n	800286a <HAL_GPIO_Init+0x9e>
        temp = GPIOx->OSPEEDR;
 8002814:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002816:	9c03      	ldr	r4, [sp, #12]
 8002818:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800281a:	68cc      	ldr	r4, [r1, #12]
 800281c:	40b4      	lsls	r4, r6
 800281e:	433c      	orrs	r4, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002820:	4667      	mov	r7, ip
        GPIOx->OSPEEDR = temp;
 8002822:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002824:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002826:	43ac      	bics	r4, r5
 8002828:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800282a:	9c01      	ldr	r4, [sp, #4]
 800282c:	0924      	lsrs	r4, r4, #4
 800282e:	403c      	ands	r4, r7
 8002830:	409c      	lsls	r4, r3
 8002832:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002834:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002836:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002838:	9c03      	ldr	r4, [sp, #12]
 800283a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800283c:	688c      	ldr	r4, [r1, #8]
 800283e:	40b4      	lsls	r4, r6
 8002840:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002842:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002844:	2a02      	cmp	r2, #2
 8002846:	d112      	bne.n	800286e <HAL_GPIO_Init+0xa2>
        temp = GPIOx->AFR[position >> 3U];
 8002848:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800284a:	2507      	movs	r5, #7
 800284c:	00a4      	lsls	r4, r4, #2
 800284e:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3U];
 8002850:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002852:	9404      	str	r4, [sp, #16]
 8002854:	240f      	movs	r4, #15
 8002856:	401d      	ands	r5, r3
 8002858:	00ad      	lsls	r5, r5, #2
 800285a:	40ac      	lsls	r4, r5
 800285c:	43a7      	bics	r7, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800285e:	690c      	ldr	r4, [r1, #16]
 8002860:	40ac      	lsls	r4, r5
 8002862:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3U] = temp;
 8002864:	9c04      	ldr	r4, [sp, #16]
 8002866:	6227      	str	r7, [r4, #32]
 8002868:	e001      	b.n	800286e <HAL_GPIO_Init+0xa2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800286a:	2a03      	cmp	r2, #3
 800286c:	d1e3      	bne.n	8002836 <HAL_GPIO_Init+0x6a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800286e:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8002870:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002872:	9d03      	ldr	r5, [sp, #12]
 8002874:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002876:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;
 8002878:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800287a:	22c0      	movs	r2, #192	; 0xc0
 800287c:	9c01      	ldr	r4, [sp, #4]
 800287e:	0292      	lsls	r2, r2, #10
 8002880:	4214      	tst	r4, r2
 8002882:	d053      	beq.n	800292c <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002884:	2501      	movs	r5, #1
 8002886:	4c2b      	ldr	r4, [pc, #172]	; (8002934 <HAL_GPIO_Init+0x168>)
 8002888:	46ac      	mov	ip, r5
 800288a:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800288c:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288e:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002890:	001d      	movs	r5, r3
 8002892:	260f      	movs	r6, #15
 8002894:	403d      	ands	r5, r7
 8002896:	00ad      	lsls	r5, r5, #2
 8002898:	40ae      	lsls	r6, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800289a:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 800289c:	4a26      	ldr	r2, [pc, #152]	; (8002938 <HAL_GPIO_Init+0x16c>)
 800289e:	089c      	lsrs	r4, r3, #2
 80028a0:	00a4      	lsls	r4, r4, #2
 80028a2:	18a4      	adds	r4, r4, r2
 80028a4:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80028a6:	43b2      	bics	r2, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80028a8:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80028aa:	9203      	str	r2, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80028ac:	05f6      	lsls	r6, r6, #23
 80028ae:	2200      	movs	r2, #0
 80028b0:	42b0      	cmp	r0, r6
 80028b2:	d010      	beq.n	80028d6 <HAL_GPIO_Init+0x10a>
 80028b4:	4e21      	ldr	r6, [pc, #132]	; (800293c <HAL_GPIO_Init+0x170>)
 80028b6:	4662      	mov	r2, ip
 80028b8:	42b0      	cmp	r0, r6
 80028ba:	d00c      	beq.n	80028d6 <HAL_GPIO_Init+0x10a>
 80028bc:	4e20      	ldr	r6, [pc, #128]	; (8002940 <HAL_GPIO_Init+0x174>)
 80028be:	1892      	adds	r2, r2, r2
 80028c0:	42b0      	cmp	r0, r6
 80028c2:	d008      	beq.n	80028d6 <HAL_GPIO_Init+0x10a>
 80028c4:	4e1f      	ldr	r6, [pc, #124]	; (8002944 <HAL_GPIO_Init+0x178>)
 80028c6:	003a      	movs	r2, r7
 80028c8:	42b0      	cmp	r0, r6
 80028ca:	d004      	beq.n	80028d6 <HAL_GPIO_Init+0x10a>
 80028cc:	4e1e      	ldr	r6, [pc, #120]	; (8002948 <HAL_GPIO_Init+0x17c>)
 80028ce:	4462      	add	r2, ip
 80028d0:	42b0      	cmp	r0, r6
 80028d2:	d000      	beq.n	80028d6 <HAL_GPIO_Init+0x10a>
 80028d4:	9a05      	ldr	r2, [sp, #20]
 80028d6:	40aa      	lsls	r2, r5
 80028d8:	9d03      	ldr	r5, [sp, #12]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028da:	9f01      	ldr	r7, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80028dc:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028de:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80028e0:	4a1a      	ldr	r2, [pc, #104]	; (800294c <HAL_GPIO_Init+0x180>)
        temp &= ~((uint32_t)iocurrent);
 80028e2:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 80028e4:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 80028e6:	9d02      	ldr	r5, [sp, #8]
        temp &= ~((uint32_t)iocurrent);
 80028e8:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80028ea:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028ec:	03ff      	lsls	r7, r7, #15
 80028ee:	d401      	bmi.n	80028f4 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 80028f0:	0035      	movs	r5, r6
 80028f2:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80028f4:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80028f6:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80028f8:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028fa:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80028fc:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028fe:	03bf      	lsls	r7, r7, #14
 8002900:	d401      	bmi.n	8002906 <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 8002902:	0035      	movs	r5, r6
 8002904:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8002906:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8002908:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800290a:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800290c:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 800290e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002910:	02ff      	lsls	r7, r7, #11
 8002912:	d401      	bmi.n	8002918 <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 8002914:	0035      	movs	r5, r6
 8002916:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8002918:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800291a:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 800291c:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800291e:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8002920:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002922:	02bf      	lsls	r7, r7, #10
 8002924:	d401      	bmi.n	800292a <HAL_GPIO_Init+0x15e>
        temp &= ~((uint32_t)iocurrent);
 8002926:	4025      	ands	r5, r4
 8002928:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 800292a:	60d6      	str	r6, [r2, #12]
    position++;
 800292c:	3301      	adds	r3, #1
 800292e:	e756      	b.n	80027de <HAL_GPIO_Init+0x12>
 8002930:	afffe400 	.word	0xafffe400
 8002934:	40021000 	.word	0x40021000
 8002938:	40010000 	.word	0x40010000
 800293c:	50000400 	.word	0x50000400
 8002940:	50000800 	.word	0x50000800
 8002944:	50000c00 	.word	0x50000c00
 8002948:	50001000 	.word	0x50001000
 800294c:	40010400 	.word	0x40010400

08002950 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002950:	2a00      	cmp	r2, #0
 8002952:	d001      	beq.n	8002958 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002954:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002956:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002958:	6281      	str	r1, [r0, #40]	; 0x28
}
 800295a:	e7fc      	b.n	8002956 <HAL_GPIO_WritePin+0x6>

0800295c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800295c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800295e:	0004      	movs	r4, r0
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 8002960:	2001      	movs	r0, #1
  if (hi2s == NULL)
 8002962:	2c00      	cmp	r4, #0
 8002964:	d046      	beq.n	80029f4 <HAL_I2S_Init+0x98>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002966:	0026      	movs	r6, r4
 8002968:	3635      	adds	r6, #53	; 0x35
 800296a:	7833      	ldrb	r3, [r6, #0]
 800296c:	b2da      	uxtb	r2, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d105      	bne.n	800297e <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002972:	0023      	movs	r3, r4
 8002974:	3334      	adds	r3, #52	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002976:	0020      	movs	r0, r4
    hi2s->Lock = HAL_UNLOCKED;
 8002978:	701a      	strb	r2, [r3, #0]
    HAL_I2S_MspInit(hi2s);
 800297a:	f7ff fb9b 	bl	80020b4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800297e:	2002      	movs	r0, #2
 8002980:	7030      	strb	r0, [r6, #0]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002982:	6823      	ldr	r3, [r4, #0]
 8002984:	4931      	ldr	r1, [pc, #196]	; (8002a4c <HAL_I2S_Init+0xf0>)
 8002986:	69da      	ldr	r2, [r3, #28]
 8002988:	9101      	str	r1, [sp, #4]
 800298a:	400a      	ands	r2, r1
 800298c:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800298e:	6218      	str	r0, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002990:	6963      	ldr	r3, [r4, #20]
 8002992:	4283      	cmp	r3, r0
 8002994:	d036      	beq.n	8002a04 <HAL_I2S_Init+0xa8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002996:	68e3      	ldr	r3, [r4, #12]
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002998:	2510      	movs	r5, #16
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800299a:	2b00      	cmp	r3, #0
 800299c:	d000      	beq.n	80029a0 <HAL_I2S_Init+0x44>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800299e:	196d      	adds	r5, r5, r5
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80029a0:	68a3      	ldr	r3, [r4, #8]
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	d800      	bhi.n	80029a8 <HAL_I2S_Init+0x4c>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80029a6:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 80029a8:	f000 f8de 	bl	8002b68 <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80029ac:	2380      	movs	r3, #128	; 0x80
 80029ae:	6922      	ldr	r2, [r4, #16]
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d11f      	bne.n	80029f6 <HAL_I2S_Init+0x9a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80029b6:	68e3      	ldr	r3, [r4, #12]
 80029b8:	6967      	ldr	r7, [r4, #20]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029ba:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d100      	bne.n	80029c2 <HAL_I2S_Init+0x66>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029c0:	00e9      	lsls	r1, r5, #3
 80029c2:	f7fd fba1 	bl	8000108 <__udivsi3>
 80029c6:	230a      	movs	r3, #10
 80029c8:	0039      	movs	r1, r7
 80029ca:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029cc:	f7fd fb9c 	bl	8000108 <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80029d0:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029d2:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 80029d4:	f7fd fb98 	bl	8000108 <__udivsi3>
 80029d8:	0002      	movs	r2, r0

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80029da:	2001      	movs	r0, #1
 80029dc:	0011      	movs	r1, r2

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80029de:	4382      	bics	r2, r0
 80029e0:	0853      	lsrs	r3, r2, #1
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80029e2:	4001      	ands	r1, r0
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80029e4:	1e9a      	subs	r2, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 80029e6:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80029e8:	2afd      	cmp	r2, #253	; 0xfd
 80029ea:	d90c      	bls.n	8002a06 <HAL_I2S_Init+0xaa>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80029ec:	2310      	movs	r3, #16
 80029ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80029f0:	4313      	orrs	r3, r2
 80029f2:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 80029f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029f6:	0029      	movs	r1, r5
 80029f8:	f7fd fb86 	bl	8000108 <__udivsi3>
 80029fc:	230a      	movs	r3, #10
 80029fe:	6961      	ldr	r1, [r4, #20]
 8002a00:	4358      	muls	r0, r3
 8002a02:	e7e3      	b.n	80029cc <HAL_I2S_Init+0x70>
    i2sodd = 0U;
 8002a04:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002a06:	430b      	orrs	r3, r1
 8002a08:	6921      	ldr	r1, [r4, #16]
 8002a0a:	6822      	ldr	r2, [r4, #0]
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002a10:	68a1      	ldr	r1, [r4, #8]
 8002a12:	69d0      	ldr	r0, [r2, #28]
 8002a14:	6863      	ldr	r3, [r4, #4]
 8002a16:	9d01      	ldr	r5, [sp, #4]
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	4028      	ands	r0, r5
 8002a1c:	4303      	orrs	r3, r0
 8002a1e:	68e0      	ldr	r0, [r4, #12]
 8002a20:	4303      	orrs	r3, r0
 8002a22:	69a0      	ldr	r0, [r4, #24]
 8002a24:	4303      	orrs	r3, r0
 8002a26:	2080      	movs	r0, #128	; 0x80
 8002a28:	0100      	lsls	r0, r0, #4
 8002a2a:	4303      	orrs	r3, r0
 8002a2c:	61d3      	str	r3, [r2, #28]
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	4399      	bics	r1, r3
 8002a32:	2930      	cmp	r1, #48	; 0x30
 8002a34:	d104      	bne.n	8002a40 <HAL_I2S_Init+0xe4>
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	69d1      	ldr	r1, [r2, #28]
 8002a3a:	015b      	lsls	r3, r3, #5
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a40:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a42:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a44:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a46:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 8002a48:	e7d4      	b.n	80029f4 <HAL_I2S_Init+0x98>
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	fffff040 	.word	0xfffff040

08002a50 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	0004      	movs	r4, r0
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
  {
    return  HAL_ERROR;
 8002a54:	2501      	movs	r5, #1
  if ((pData == NULL) || (Size == 0U))
 8002a56:	2900      	cmp	r1, #0
 8002a58:	d012      	beq.n	8002a80 <HAL_I2S_Transmit_DMA+0x30>
 8002a5a:	2a00      	cmp	r2, #0
 8002a5c:	d010      	beq.n	8002a80 <HAL_I2S_Transmit_DMA+0x30>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002a5e:	0006      	movs	r6, r0
 8002a60:	3634      	adds	r6, #52	; 0x34
 8002a62:	7833      	ldrb	r3, [r6, #0]
 8002a64:	196d      	adds	r5, r5, r5
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d00a      	beq.n	8002a80 <HAL_I2S_Transmit_DMA+0x30>
 8002a6a:	2301      	movs	r3, #1

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002a6c:	0007      	movs	r7, r0
  __HAL_LOCK(hi2s);
 8002a6e:	7033      	strb	r3, [r6, #0]
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002a70:	3735      	adds	r7, #53	; 0x35
 8002a72:	7838      	ldrb	r0, [r7, #0]
 8002a74:	2300      	movs	r3, #0
 8002a76:	b2c5      	uxtb	r5, r0
 8002a78:	2801      	cmp	r0, #1
 8002a7a:	d003      	beq.n	8002a84 <HAL_I2S_Transmit_DMA+0x34>
  {
    __HAL_UNLOCK(hi2s);
    return HAL_BUSY;
 8002a7c:	2502      	movs	r5, #2
    __HAL_UNLOCK(hi2s);
 8002a7e:	7033      	strb	r3, [r6, #0]
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
  }

  __HAL_UNLOCK(hi2s);
  return HAL_OK;
}
 8002a80:	0028      	movs	r0, r5
 8002a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002a84:	2003      	movs	r0, #3
 8002a86:	7038      	strb	r0, [r7, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a88:	63a3      	str	r3, [r4, #56]	; 0x38
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002a8a:	6823      	ldr	r3, [r4, #0]
 8002a8c:	3004      	adds	r0, #4
 8002a8e:	469c      	mov	ip, r3
 8002a90:	69db      	ldr	r3, [r3, #28]
  hi2s->pTxBuffPtr = pData;
 8002a92:	61e1      	str	r1, [r4, #28]
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002a94:	4003      	ands	r3, r0
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002a96:	3b03      	subs	r3, #3
 8002a98:	3805      	subs	r0, #5
 8002a9a:	4383      	bics	r3, r0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_I2S_Transmit_DMA+0x52>
    hi2s->TxXferSize = (Size << 1U);
 8002a9e:	0052      	lsls	r2, r2, #1
 8002aa0:	b292      	uxth	r2, r2
    hi2s->TxXferSize = Size;
 8002aa2:	8422      	strh	r2, [r4, #32]
    hi2s->TxXferCount = Size;
 8002aa4:	8462      	strh	r2, [r4, #34]	; 0x22
                                 (uint32_t)&hi2s->Instance->DR,
 8002aa6:	4662      	mov	r2, ip
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002aa8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002aaa:	4b14      	ldr	r3, [pc, #80]	; (8002afc <HAL_I2S_Transmit_DMA+0xac>)
                                 (uint32_t)&hi2s->Instance->DR,
 8002aac:	320c      	adds	r2, #12
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002aae:	6303      	str	r3, [r0, #48]	; 0x30
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002ab0:	4b13      	ldr	r3, [pc, #76]	; (8002b00 <HAL_I2S_Transmit_DMA+0xb0>)
 8002ab2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002ab4:	4b13      	ldr	r3, [pc, #76]	; (8002b04 <HAL_I2S_Transmit_DMA+0xb4>)
 8002ab6:	6343      	str	r3, [r0, #52]	; 0x34
                                 hi2s->TxXferSize))
 8002ab8:	8c23      	ldrh	r3, [r4, #32]
 8002aba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002abc:	f7ff fdfa 	bl	80026b4 <HAL_DMA_Start_IT>
 8002ac0:	2800      	cmp	r0, #0
 8002ac2:	d008      	beq.n	8002ad6 <HAL_I2S_Transmit_DMA+0x86>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ac4:	2308      	movs	r3, #8
 8002ac6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	63a3      	str	r3, [r4, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8002acc:	2301      	movs	r3, #1
 8002ace:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(hi2s);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	7033      	strb	r3, [r6, #0]
    return HAL_ERROR;
 8002ad4:	e7d4      	b.n	8002a80 <HAL_I2S_Transmit_DMA+0x30>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002ad6:	2280      	movs	r2, #128	; 0x80
 8002ad8:	6823      	ldr	r3, [r4, #0]
 8002ada:	00d2      	lsls	r2, r2, #3
 8002adc:	69d9      	ldr	r1, [r3, #28]
 8002ade:	4211      	tst	r1, r2
 8002ae0:	d102      	bne.n	8002ae8 <HAL_I2S_Transmit_DMA+0x98>
    __HAL_I2S_ENABLE(hi2s);
 8002ae2:	69d9      	ldr	r1, [r3, #28]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002ae8:	2202      	movs	r2, #2
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	4211      	tst	r1, r2
 8002aee:	d102      	bne.n	8002af6 <HAL_I2S_Transmit_DMA+0xa6>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002af0:	6859      	ldr	r1, [r3, #4]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hi2s);
 8002af6:	2500      	movs	r5, #0
 8002af8:	7035      	strb	r5, [r6, #0]
  return HAL_OK;
 8002afa:	e7c1      	b.n	8002a80 <HAL_I2S_Transmit_DMA+0x30>
 8002afc:	08002b0b 	.word	0x08002b0b
 8002b00:	08002b15 	.word	0x08002b15
 8002b04:	08002b3d 	.word	0x08002b3d

08002b08 <HAL_I2S_TxHalfCpltCallback>:
 8002b08:	4770      	bx	lr

08002b0a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b0a:	b510      	push	{r4, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002b0c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002b0e:	f7ff fffb 	bl	8002b08 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b12:	bd10      	pop	{r4, pc}

08002b14 <I2S_DMATxCplt>:
{
 8002b14:	0003      	movs	r3, r0
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b16:	69da      	ldr	r2, [r3, #28]
{
 8002b18:	b510      	push	{r4, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b1a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b1c:	2a00      	cmp	r2, #0
 8002b1e:	d109      	bne.n	8002b34 <I2S_DMATxCplt+0x20>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b20:	2402      	movs	r4, #2
 8002b22:	6801      	ldr	r1, [r0, #0]
 8002b24:	684b      	ldr	r3, [r1, #4]
 8002b26:	43a3      	bics	r3, r4
 8002b28:	604b      	str	r3, [r1, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002b2a:	0003      	movs	r3, r0
    hi2s->TxXferCount = 0U;
 8002b2c:	8442      	strh	r2, [r0, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8002b2e:	3335      	adds	r3, #53	; 0x35
 8002b30:	3201      	adds	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]
  HAL_I2S_TxCpltCallback(hi2s);
 8002b34:	f7fe fec6 	bl	80018c4 <HAL_I2S_TxCpltCallback>
}
 8002b38:	bd10      	pop	{r4, pc}

08002b3a <HAL_I2S_ErrorCallback>:
 8002b3a:	4770      	bx	lr

08002b3c <I2S_DMAError>:
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002b3c:	2103      	movs	r1, #3
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b3e:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002b40:	b510      	push	{r4, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002b42:	6802      	ldr	r2, [r0, #0]
 8002b44:	6853      	ldr	r3, [r2, #4]
 8002b46:	438b      	bics	r3, r1
 8002b48:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	8443      	strh	r3, [r0, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8002b4e:	8543      	strh	r3, [r0, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8002b50:	0003      	movs	r3, r0
 8002b52:	2201      	movs	r2, #1
 8002b54:	3335      	adds	r3, #53	; 0x35
 8002b56:	701a      	strb	r2, [r3, #0]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b58:	2308      	movs	r3, #8
 8002b5a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	6383      	str	r3, [r0, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002b60:	f7ff ffeb 	bl	8002b3a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b64:	bd10      	pop	{r4, pc}
	...

08002b68 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b68:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	; (8002be0 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8002b6c:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8002b6e:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002b70:	4022      	ands	r2, r4
 8002b72:	2a08      	cmp	r2, #8
 8002b74:	d031      	beq.n	8002bda <HAL_RCC_GetSysClockFreq+0x72>
 8002b76:	2a0c      	cmp	r2, #12
 8002b78:	d009      	beq.n	8002b8e <HAL_RCC_GetSysClockFreq+0x26>
 8002b7a:	2a04      	cmp	r2, #4
 8002b7c:	d125      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b7e:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8002b80:	4b18      	ldr	r3, [pc, #96]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b82:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8002b84:	17c0      	asrs	r0, r0, #31
 8002b86:	4018      	ands	r0, r3
 8002b88:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x80>)
 8002b8a:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8002b8c:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b8e:	02a2      	lsls	r2, r4, #10
 8002b90:	4816      	ldr	r0, [pc, #88]	; (8002bec <HAL_RCC_GetSysClockFreq+0x84>)
 8002b92:	0f12      	lsrs	r2, r2, #28
 8002b94:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b96:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b98:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b9a:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b9c:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b9e:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002ba0:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ba2:	4211      	tst	r1, r2
 8002ba4:	d009      	beq.n	8002bba <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002ba6:	4a12      	ldr	r2, [pc, #72]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0x88>)
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	f7fd fb58 	bl	8000260 <__aeabi_lmul>
 8002bb0:	0022      	movs	r2, r4
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	f7fd fb34 	bl	8000220 <__aeabi_uldivmod>
 8002bb8:	e7e8      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	2310      	movs	r3, #16
 8002bbe:	421a      	tst	r2, r3
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002bc2:	4a0c      	ldr	r2, [pc, #48]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002bc4:	e7f0      	b.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002bc6:	4a08      	ldr	r2, [pc, #32]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x80>)
 8002bc8:	e7ee      	b.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002bca:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002bcc:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002bce:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002bd0:	041b      	lsls	r3, r3, #16
 8002bd2:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	4098      	lsls	r0, r3
  return sysclockfreq;
 8002bd8:	e7d8      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8002bda:	4805      	ldr	r0, [pc, #20]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0x88>)
 8002bdc:	e7d6      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x24>
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	40021000 	.word	0x40021000
 8002be4:	ff48e500 	.word	0xff48e500
 8002be8:	00f42400 	.word	0x00f42400
 8002bec:	08005655 	.word	0x08005655
 8002bf0:	007a1200 	.word	0x007a1200
 8002bf4:	003d0900 	.word	0x003d0900

08002bf8 <HAL_RCC_OscConfig>:
{
 8002bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bfa:	0005      	movs	r5, r0
 8002bfc:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8002bfe:	2800      	cmp	r0, #0
 8002c00:	d059      	beq.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c02:	230c      	movs	r3, #12
 8002c04:	4cb8      	ldr	r4, [pc, #736]	; (8002ee8 <HAL_RCC_OscConfig+0x2f0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c06:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c08:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c0a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c0c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	025b      	lsls	r3, r3, #9
 8002c12:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c14:	07d2      	lsls	r2, r2, #31
 8002c16:	d442      	bmi.n	8002c9e <HAL_RCC_OscConfig+0xa6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c18:	682b      	ldr	r3, [r5, #0]
 8002c1a:	079b      	lsls	r3, r3, #30
 8002c1c:	d500      	bpl.n	8002c20 <HAL_RCC_OscConfig+0x28>
 8002c1e:	e08b      	b.n	8002d38 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c20:	682b      	ldr	r3, [r5, #0]
 8002c22:	06db      	lsls	r3, r3, #27
 8002c24:	d529      	bpl.n	8002c7a <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c26:	2e00      	cmp	r6, #0
 8002c28:	d000      	beq.n	8002c2c <HAL_RCC_OscConfig+0x34>
 8002c2a:	e0e4      	b.n	8002df6 <HAL_RCC_OscConfig+0x1fe>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	059b      	lsls	r3, r3, #22
 8002c30:	d502      	bpl.n	8002c38 <HAL_RCC_OscConfig+0x40>
 8002c32:	69eb      	ldr	r3, [r5, #28]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d03e      	beq.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c38:	6862      	ldr	r2, [r4, #4]
 8002c3a:	49ac      	ldr	r1, [pc, #688]	; (8002eec <HAL_RCC_OscConfig+0x2f4>)
 8002c3c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002c3e:	400a      	ands	r2, r1
 8002c40:	431a      	orrs	r2, r3
 8002c42:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c44:	6861      	ldr	r1, [r4, #4]
 8002c46:	6a2a      	ldr	r2, [r5, #32]
 8002c48:	0209      	lsls	r1, r1, #8
 8002c4a:	0a09      	lsrs	r1, r1, #8
 8002c4c:	0612      	lsls	r2, r2, #24
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c52:	2280      	movs	r2, #128	; 0x80
 8002c54:	0b5b      	lsrs	r3, r3, #13
 8002c56:	3301      	adds	r3, #1
 8002c58:	0212      	lsls	r2, r2, #8
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002c5e:	68e1      	ldr	r1, [r4, #12]
 8002c60:	060a      	lsls	r2, r1, #24
 8002c62:	49a3      	ldr	r1, [pc, #652]	; (8002ef0 <HAL_RCC_OscConfig+0x2f8>)
 8002c64:	0f12      	lsrs	r2, r2, #28
 8002c66:	5c8a      	ldrb	r2, [r1, r2]
 8002c68:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c6a:	4aa2      	ldr	r2, [pc, #648]	; (8002ef4 <HAL_RCC_OscConfig+0x2fc>)
 8002c6c:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8002c6e:	4ba2      	ldr	r3, [pc, #648]	; (8002ef8 <HAL_RCC_OscConfig+0x300>)
 8002c70:	6818      	ldr	r0, [r3, #0]
 8002c72:	f7ff fc2f 	bl	80024d4 <HAL_InitTick>
        if(status != HAL_OK)
 8002c76:	2800      	cmp	r0, #0
 8002c78:	d134      	bne.n	8002ce4 <HAL_RCC_OscConfig+0xec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7a:	682b      	ldr	r3, [r5, #0]
 8002c7c:	071b      	lsls	r3, r3, #28
 8002c7e:	d500      	bpl.n	8002c82 <HAL_RCC_OscConfig+0x8a>
 8002c80:	e0f0      	b.n	8002e64 <HAL_RCC_OscConfig+0x26c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c82:	682b      	ldr	r3, [r5, #0]
 8002c84:	075b      	lsls	r3, r3, #29
 8002c86:	d500      	bpl.n	8002c8a <HAL_RCC_OscConfig+0x92>
 8002c88:	e112      	b.n	8002eb0 <HAL_RCC_OscConfig+0x2b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c8a:	682b      	ldr	r3, [r5, #0]
 8002c8c:	069b      	lsls	r3, r3, #26
 8002c8e:	d500      	bpl.n	8002c92 <HAL_RCC_OscConfig+0x9a>
 8002c90:	e199      	b.n	8002fc6 <HAL_RCC_OscConfig+0x3ce>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c92:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d000      	beq.n	8002c9a <HAL_RCC_OscConfig+0xa2>
 8002c98:	e1c8      	b.n	800302c <HAL_RCC_OscConfig+0x434>
  return HAL_OK;
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	e022      	b.n	8002ce4 <HAL_RCC_OscConfig+0xec>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c9e:	2e08      	cmp	r6, #8
 8002ca0:	d003      	beq.n	8002caa <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ca2:	2e0c      	cmp	r6, #12
 8002ca4:	d109      	bne.n	8002cba <HAL_RCC_OscConfig+0xc2>
 8002ca6:	2f00      	cmp	r7, #0
 8002ca8:	d007      	beq.n	8002cba <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	039b      	lsls	r3, r3, #14
 8002cae:	d5b3      	bpl.n	8002c18 <HAL_RCC_OscConfig+0x20>
 8002cb0:	686b      	ldr	r3, [r5, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1b0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x20>
          return HAL_ERROR;
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	e014      	b.n	8002ce4 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cba:	686a      	ldr	r2, [r5, #4]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d113      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xf0>
 8002cc0:	6822      	ldr	r2, [r4, #0]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002cc6:	f7ff fc49 	bl	800255c <HAL_GetTick>
 8002cca:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ccc:	2280      	movs	r2, #128	; 0x80
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	0292      	lsls	r2, r2, #10
 8002cd2:	4213      	tst	r3, r2
 8002cd4:	d1a0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x20>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cd6:	f7ff fc41 	bl	800255c <HAL_GetTick>
 8002cda:	9b01      	ldr	r3, [sp, #4]
 8002cdc:	1ac0      	subs	r0, r0, r3
 8002cde:	2864      	cmp	r0, #100	; 0x64
 8002ce0:	d9f4      	bls.n	8002ccc <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
 8002ce2:	2003      	movs	r0, #3
}
 8002ce4:	b007      	add	sp, #28
 8002ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ce8:	21a0      	movs	r1, #160	; 0xa0
 8002cea:	02c9      	lsls	r1, r1, #11
 8002cec:	428a      	cmp	r2, r1
 8002cee:	d105      	bne.n	8002cfc <HAL_RCC_OscConfig+0x104>
 8002cf0:	2280      	movs	r2, #128	; 0x80
 8002cf2:	6821      	ldr	r1, [r4, #0]
 8002cf4:	02d2      	lsls	r2, r2, #11
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	6022      	str	r2, [r4, #0]
 8002cfa:	e7e1      	b.n	8002cc0 <HAL_RCC_OscConfig+0xc8>
 8002cfc:	6821      	ldr	r1, [r4, #0]
 8002cfe:	487f      	ldr	r0, [pc, #508]	; (8002efc <HAL_RCC_OscConfig+0x304>)
 8002d00:	4001      	ands	r1, r0
 8002d02:	6021      	str	r1, [r4, #0]
 8002d04:	6821      	ldr	r1, [r4, #0]
 8002d06:	400b      	ands	r3, r1
 8002d08:	9305      	str	r3, [sp, #20]
 8002d0a:	9b05      	ldr	r3, [sp, #20]
 8002d0c:	497c      	ldr	r1, [pc, #496]	; (8002f00 <HAL_RCC_OscConfig+0x308>)
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	400b      	ands	r3, r1
 8002d12:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d14:	2a00      	cmp	r2, #0
 8002d16:	d1d6      	bne.n	8002cc6 <HAL_RCC_OscConfig+0xce>
        tickstart = HAL_GetTick();
 8002d18:	f7ff fc20 	bl	800255c <HAL_GetTick>
 8002d1c:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d1e:	2280      	movs	r2, #128	; 0x80
 8002d20:	6823      	ldr	r3, [r4, #0]
 8002d22:	0292      	lsls	r2, r2, #10
 8002d24:	4213      	tst	r3, r2
 8002d26:	d100      	bne.n	8002d2a <HAL_RCC_OscConfig+0x132>
 8002d28:	e776      	b.n	8002c18 <HAL_RCC_OscConfig+0x20>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d2a:	f7ff fc17 	bl	800255c <HAL_GetTick>
 8002d2e:	9b01      	ldr	r3, [sp, #4]
 8002d30:	1ac0      	subs	r0, r0, r3
 8002d32:	2864      	cmp	r0, #100	; 0x64
 8002d34:	d9f3      	bls.n	8002d1e <HAL_RCC_OscConfig+0x126>
 8002d36:	e7d4      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002d38:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8002d3a:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002d3c:	4213      	tst	r3, r2
 8002d3e:	d003      	beq.n	8002d48 <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002d40:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002d42:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002d44:	4311      	orrs	r1, r2
 8002d46:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d48:	2e04      	cmp	r6, #4
 8002d4a:	d003      	beq.n	8002d54 <HAL_RCC_OscConfig+0x15c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d4c:	2e0c      	cmp	r6, #12
 8002d4e:	d124      	bne.n	8002d9a <HAL_RCC_OscConfig+0x1a2>
 8002d50:	2f00      	cmp	r7, #0
 8002d52:	d122      	bne.n	8002d9a <HAL_RCC_OscConfig+0x1a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002d54:	6822      	ldr	r2, [r4, #0]
 8002d56:	0752      	lsls	r2, r2, #29
 8002d58:	d501      	bpl.n	8002d5e <HAL_RCC_OscConfig+0x166>
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0ab      	beq.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5e:	6861      	ldr	r1, [r4, #4]
 8002d60:	692a      	ldr	r2, [r5, #16]
 8002d62:	4868      	ldr	r0, [pc, #416]	; (8002f04 <HAL_RCC_OscConfig+0x30c>)
 8002d64:	0212      	lsls	r2, r2, #8
 8002d66:	4001      	ands	r1, r0
 8002d68:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002d6a:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002d6e:	6822      	ldr	r2, [r4, #0]
 8002d70:	438a      	bics	r2, r1
 8002d72:	4313      	orrs	r3, r2
 8002d74:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d76:	f7ff fef7 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8002d7a:	68e3      	ldr	r3, [r4, #12]
 8002d7c:	4a5c      	ldr	r2, [pc, #368]	; (8002ef0 <HAL_RCC_OscConfig+0x2f8>)
 8002d7e:	061b      	lsls	r3, r3, #24
 8002d80:	0f1b      	lsrs	r3, r3, #28
 8002d82:	5cd3      	ldrb	r3, [r2, r3]
 8002d84:	40d8      	lsrs	r0, r3
 8002d86:	4b5b      	ldr	r3, [pc, #364]	; (8002ef4 <HAL_RCC_OscConfig+0x2fc>)
 8002d88:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <HAL_RCC_OscConfig+0x300>)
 8002d8c:	6818      	ldr	r0, [r3, #0]
 8002d8e:	f7ff fba1 	bl	80024d4 <HAL_InitTick>
      if(status != HAL_OK)
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d100      	bne.n	8002d98 <HAL_RCC_OscConfig+0x1a0>
 8002d96:	e743      	b.n	8002c20 <HAL_RCC_OscConfig+0x28>
 8002d98:	e7a4      	b.n	8002ce4 <HAL_RCC_OscConfig+0xec>
      if(hsi_state != RCC_HSI_OFF)
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d019      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x1da>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002d9e:	2109      	movs	r1, #9
 8002da0:	6822      	ldr	r2, [r4, #0]
 8002da2:	438a      	bics	r2, r1
 8002da4:	4313      	orrs	r3, r2
 8002da6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002da8:	f7ff fbd8 	bl	800255c <HAL_GetTick>
 8002dac:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dae:	2204      	movs	r2, #4
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	4213      	tst	r3, r2
 8002db4:	d007      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db6:	6862      	ldr	r2, [r4, #4]
 8002db8:	692b      	ldr	r3, [r5, #16]
 8002dba:	4952      	ldr	r1, [pc, #328]	; (8002f04 <HAL_RCC_OscConfig+0x30c>)
 8002dbc:	021b      	lsls	r3, r3, #8
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	6063      	str	r3, [r4, #4]
 8002dc4:	e72c      	b.n	8002c20 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dc6:	f7ff fbc9 	bl	800255c <HAL_GetTick>
 8002dca:	1bc0      	subs	r0, r0, r7
 8002dcc:	2802      	cmp	r0, #2
 8002dce:	d9ee      	bls.n	8002dae <HAL_RCC_OscConfig+0x1b6>
 8002dd0:	e787      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI_DISABLE();
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	4393      	bics	r3, r2
 8002dd8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002dda:	f7ff fbbf 	bl	800255c <HAL_GetTick>
 8002dde:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002de0:	2204      	movs	r2, #4
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	4213      	tst	r3, r2
 8002de6:	d100      	bne.n	8002dea <HAL_RCC_OscConfig+0x1f2>
 8002de8:	e71a      	b.n	8002c20 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dea:	f7ff fbb7 	bl	800255c <HAL_GetTick>
 8002dee:	1bc0      	subs	r0, r0, r7
 8002df0:	2802      	cmp	r0, #2
 8002df2:	d9f5      	bls.n	8002de0 <HAL_RCC_OscConfig+0x1e8>
 8002df4:	e775      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002df6:	69eb      	ldr	r3, [r5, #28]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d020      	beq.n	8002e3e <HAL_RCC_OscConfig+0x246>
        __HAL_RCC_MSI_ENABLE();
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	6822      	ldr	r2, [r4, #0]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4313      	orrs	r3, r2
 8002e04:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e06:	f7ff fba9 	bl	800255c <HAL_GetTick>
 8002e0a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e0c:	2280      	movs	r2, #128	; 0x80
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	0092      	lsls	r2, r2, #2
 8002e12:	4213      	tst	r3, r2
 8002e14:	d00d      	beq.n	8002e32 <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e16:	6863      	ldr	r3, [r4, #4]
 8002e18:	4a34      	ldr	r2, [pc, #208]	; (8002eec <HAL_RCC_OscConfig+0x2f4>)
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e22:	6862      	ldr	r2, [r4, #4]
 8002e24:	6a2b      	ldr	r3, [r5, #32]
 8002e26:	0212      	lsls	r2, r2, #8
 8002e28:	061b      	lsls	r3, r3, #24
 8002e2a:	0a12      	lsrs	r2, r2, #8
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	6063      	str	r3, [r4, #4]
 8002e30:	e723      	b.n	8002c7a <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e32:	f7ff fb93 	bl	800255c <HAL_GetTick>
 8002e36:	1bc0      	subs	r0, r0, r7
 8002e38:	2802      	cmp	r0, #2
 8002e3a:	d9e7      	bls.n	8002e0c <HAL_RCC_OscConfig+0x214>
 8002e3c:	e751      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 8002e3e:	6823      	ldr	r3, [r4, #0]
 8002e40:	4a31      	ldr	r2, [pc, #196]	; (8002f08 <HAL_RCC_OscConfig+0x310>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e46:	f7ff fb89 	bl	800255c <HAL_GetTick>
 8002e4a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002e4c:	2280      	movs	r2, #128	; 0x80
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	0092      	lsls	r2, r2, #2
 8002e52:	4213      	tst	r3, r2
 8002e54:	d100      	bne.n	8002e58 <HAL_RCC_OscConfig+0x260>
 8002e56:	e710      	b.n	8002c7a <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e58:	f7ff fb80 	bl	800255c <HAL_GetTick>
 8002e5c:	1bc0      	subs	r0, r0, r7
 8002e5e:	2802      	cmp	r0, #2
 8002e60:	d9f4      	bls.n	8002e4c <HAL_RCC_OscConfig+0x254>
 8002e62:	e73e      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e64:	696a      	ldr	r2, [r5, #20]
 8002e66:	2301      	movs	r3, #1
 8002e68:	2a00      	cmp	r2, #0
 8002e6a:	d010      	beq.n	8002e8e <HAL_RCC_OscConfig+0x296>
      __HAL_RCC_LSI_ENABLE();
 8002e6c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002e72:	f7ff fb73 	bl	800255c <HAL_GetTick>
 8002e76:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e78:	2202      	movs	r2, #2
 8002e7a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002e7c:	4213      	tst	r3, r2
 8002e7e:	d000      	beq.n	8002e82 <HAL_RCC_OscConfig+0x28a>
 8002e80:	e6ff      	b.n	8002c82 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e82:	f7ff fb6b 	bl	800255c <HAL_GetTick>
 8002e86:	1bc0      	subs	r0, r0, r7
 8002e88:	2802      	cmp	r0, #2
 8002e8a:	d9f5      	bls.n	8002e78 <HAL_RCC_OscConfig+0x280>
 8002e8c:	e729      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_LSI_DISABLE();
 8002e8e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002e90:	439a      	bics	r2, r3
 8002e92:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002e94:	f7ff fb62 	bl	800255c <HAL_GetTick>
 8002e98:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002e9e:	4213      	tst	r3, r2
 8002ea0:	d100      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x2ac>
 8002ea2:	e6ee      	b.n	8002c82 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ea4:	f7ff fb5a 	bl	800255c <HAL_GetTick>
 8002ea8:	1bc0      	subs	r0, r0, r7
 8002eaa:	2802      	cmp	r0, #2
 8002eac:	d9f5      	bls.n	8002e9a <HAL_RCC_OscConfig+0x2a2>
 8002eae:	e718      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb0:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002eb2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002eb6:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8002eb8:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eba:	421a      	tst	r2, r3
 8002ebc:	d104      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	4f10      	ldr	r7, [pc, #64]	; (8002f0c <HAL_RCC_OscConfig+0x314>)
 8002ecc:	0052      	lsls	r2, r2, #1
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	4213      	tst	r3, r2
 8002ed2:	d01d      	beq.n	8002f10 <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ed4:	2280      	movs	r2, #128	; 0x80
 8002ed6:	68ab      	ldr	r3, [r5, #8]
 8002ed8:	0052      	lsls	r2, r2, #1
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d12e      	bne.n	8002f3c <HAL_RCC_OscConfig+0x344>
 8002ede:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	6523      	str	r3, [r4, #80]	; 0x50
 8002ee4:	e04f      	b.n	8002f86 <HAL_RCC_OscConfig+0x38e>
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	ffff1fff 	.word	0xffff1fff
 8002ef0:	08005645 	.word	0x08005645
 8002ef4:	20000090 	.word	0x20000090
 8002ef8:	20000098 	.word	0x20000098
 8002efc:	fffeffff 	.word	0xfffeffff
 8002f00:	fffbffff 	.word	0xfffbffff
 8002f04:	ffffe0ff 	.word	0xffffe0ff
 8002f08:	fffffeff 	.word	0xfffffeff
 8002f0c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f10:	2280      	movs	r2, #128	; 0x80
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	0052      	lsls	r2, r2, #1
 8002f16:	4313      	orrs	r3, r2
 8002f18:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002f1a:	f7ff fb1f 	bl	800255c <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1e:	2380      	movs	r3, #128	; 0x80
 8002f20:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8002f22:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f24:	9303      	str	r3, [sp, #12]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	9a03      	ldr	r2, [sp, #12]
 8002f2a:	4213      	tst	r3, r2
 8002f2c:	d1d2      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2e:	f7ff fb15 	bl	800255c <HAL_GetTick>
 8002f32:	9b02      	ldr	r3, [sp, #8]
 8002f34:	1ac0      	subs	r0, r0, r3
 8002f36:	2864      	cmp	r0, #100	; 0x64
 8002f38:	d9f5      	bls.n	8002f26 <HAL_RCC_OscConfig+0x32e>
 8002f3a:	e6d2      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d116      	bne.n	8002f6e <HAL_RCC_OscConfig+0x376>
 8002f40:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002f42:	4a6b      	ldr	r2, [pc, #428]	; (80030f0 <HAL_RCC_OscConfig+0x4f8>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	6523      	str	r3, [r4, #80]	; 0x50
 8002f48:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002f4a:	4a6a      	ldr	r2, [pc, #424]	; (80030f4 <HAL_RCC_OscConfig+0x4fc>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002f50:	f7ff fb04 	bl	800255c <HAL_GetTick>
 8002f54:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f56:	2280      	movs	r2, #128	; 0x80
 8002f58:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002f5a:	0092      	lsls	r2, r2, #2
 8002f5c:	4213      	tst	r3, r2
 8002f5e:	d01a      	beq.n	8002f96 <HAL_RCC_OscConfig+0x39e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f60:	f7ff fafc 	bl	800255c <HAL_GetTick>
 8002f64:	4b64      	ldr	r3, [pc, #400]	; (80030f8 <HAL_RCC_OscConfig+0x500>)
 8002f66:	1bc0      	subs	r0, r0, r7
 8002f68:	4298      	cmp	r0, r3
 8002f6a:	d9f4      	bls.n	8002f56 <HAL_RCC_OscConfig+0x35e>
 8002f6c:	e6b9      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f6e:	21a0      	movs	r1, #160	; 0xa0
 8002f70:	00c9      	lsls	r1, r1, #3
 8002f72:	428b      	cmp	r3, r1
 8002f74:	d118      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x3b0>
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6523      	str	r3, [r4, #80]	; 0x50
 8002f80:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002f82:	431a      	orrs	r2, r3
 8002f84:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002f86:	f7ff fae9 	bl	800255c <HAL_GetTick>
 8002f8a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f8c:	2280      	movs	r2, #128	; 0x80
 8002f8e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002f90:	0092      	lsls	r2, r2, #2
 8002f92:	4213      	tst	r3, r2
 8002f94:	d010      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 8002f96:	9b01      	ldr	r3, [sp, #4]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d000      	beq.n	8002f9e <HAL_RCC_OscConfig+0x3a6>
 8002f9c:	e675      	b.n	8002c8a <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002fa0:	4a56      	ldr	r2, [pc, #344]	; (80030fc <HAL_RCC_OscConfig+0x504>)
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	63a3      	str	r3, [r4, #56]	; 0x38
 8002fa6:	e670      	b.n	8002c8a <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002faa:	4a51      	ldr	r2, [pc, #324]	; (80030f0 <HAL_RCC_OscConfig+0x4f8>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	6523      	str	r3, [r4, #80]	; 0x50
 8002fb0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002fb2:	4a50      	ldr	r2, [pc, #320]	; (80030f4 <HAL_RCC_OscConfig+0x4fc>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	e794      	b.n	8002ee2 <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb8:	f7ff fad0 	bl	800255c <HAL_GetTick>
 8002fbc:	4b4e      	ldr	r3, [pc, #312]	; (80030f8 <HAL_RCC_OscConfig+0x500>)
 8002fbe:	1bc0      	subs	r0, r0, r7
 8002fc0:	4298      	cmp	r0, r3
 8002fc2:	d9e3      	bls.n	8002f8c <HAL_RCC_OscConfig+0x394>
 8002fc4:	e68d      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fc6:	69a9      	ldr	r1, [r5, #24]
 8002fc8:	2301      	movs	r3, #1
 8002fca:	4a4d      	ldr	r2, [pc, #308]	; (8003100 <HAL_RCC_OscConfig+0x508>)
 8002fcc:	2900      	cmp	r1, #0
 8002fce:	d018      	beq.n	8003002 <HAL_RCC_OscConfig+0x40a>
        __HAL_RCC_HSI48_ENABLE();
 8002fd0:	68a1      	ldr	r1, [r4, #8]
 8002fd2:	4319      	orrs	r1, r3
 8002fd4:	60a1      	str	r1, [r4, #8]
 8002fd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fd8:	430b      	orrs	r3, r1
 8002fda:	6363      	str	r3, [r4, #52]	; 0x34
 8002fdc:	2380      	movs	r3, #128	; 0x80
 8002fde:	6a11      	ldr	r1, [r2, #32]
 8002fe0:	019b      	lsls	r3, r3, #6
 8002fe2:	430b      	orrs	r3, r1
 8002fe4:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8002fe6:	f7ff fab9 	bl	800255c <HAL_GetTick>
 8002fea:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002fec:	2202      	movs	r2, #2
 8002fee:	68a3      	ldr	r3, [r4, #8]
 8002ff0:	4213      	tst	r3, r2
 8002ff2:	d000      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x3fe>
 8002ff4:	e64d      	b.n	8002c92 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ff6:	f7ff fab1 	bl	800255c <HAL_GetTick>
 8002ffa:	1bc0      	subs	r0, r0, r7
 8002ffc:	2802      	cmp	r0, #2
 8002ffe:	d9f5      	bls.n	8002fec <HAL_RCC_OscConfig+0x3f4>
 8003000:	e66f      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI48_DISABLE();
 8003002:	68a1      	ldr	r1, [r4, #8]
 8003004:	4399      	bics	r1, r3
 8003006:	60a1      	str	r1, [r4, #8]
 8003008:	6a13      	ldr	r3, [r2, #32]
 800300a:	493e      	ldr	r1, [pc, #248]	; (8003104 <HAL_RCC_OscConfig+0x50c>)
 800300c:	400b      	ands	r3, r1
 800300e:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003010:	f7ff faa4 	bl	800255c <HAL_GetTick>
 8003014:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003016:	2202      	movs	r2, #2
 8003018:	68a3      	ldr	r3, [r4, #8]
 800301a:	4213      	tst	r3, r2
 800301c:	d100      	bne.n	8003020 <HAL_RCC_OscConfig+0x428>
 800301e:	e638      	b.n	8002c92 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003020:	f7ff fa9c 	bl	800255c <HAL_GetTick>
 8003024:	1bc0      	subs	r0, r0, r7
 8003026:	2802      	cmp	r0, #2
 8003028:	d9f5      	bls.n	8003016 <HAL_RCC_OscConfig+0x41e>
 800302a:	e65a      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800302c:	2e0c      	cmp	r6, #12
 800302e:	d043      	beq.n	80030b8 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003030:	4a35      	ldr	r2, [pc, #212]	; (8003108 <HAL_RCC_OscConfig+0x510>)
 8003032:	2b02      	cmp	r3, #2
 8003034:	d12e      	bne.n	8003094 <HAL_RCC_OscConfig+0x49c>
        __HAL_RCC_PLL_DISABLE();
 8003036:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003038:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800303a:	4013      	ands	r3, r2
 800303c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800303e:	f7ff fa8d 	bl	800255c <HAL_GetTick>
 8003042:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003044:	04bf      	lsls	r7, r7, #18
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	423b      	tst	r3, r7
 800304a:	d11d      	bne.n	8003088 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800304c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800304e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003050:	68e2      	ldr	r2, [r4, #12]
 8003052:	430b      	orrs	r3, r1
 8003054:	492d      	ldr	r1, [pc, #180]	; (800310c <HAL_RCC_OscConfig+0x514>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003056:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003058:	400a      	ands	r2, r1
 800305a:	4313      	orrs	r3, r2
 800305c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800305e:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003060:	4313      	orrs	r3, r2
 8003062:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003064:	2380      	movs	r3, #128	; 0x80
 8003066:	6822      	ldr	r2, [r4, #0]
 8003068:	045b      	lsls	r3, r3, #17
 800306a:	4313      	orrs	r3, r2
 800306c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800306e:	f7ff fa75 	bl	800255c <HAL_GetTick>
 8003072:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	4233      	tst	r3, r6
 8003078:	d000      	beq.n	800307c <HAL_RCC_OscConfig+0x484>
 800307a:	e60e      	b.n	8002c9a <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800307c:	f7ff fa6e 	bl	800255c <HAL_GetTick>
 8003080:	1b40      	subs	r0, r0, r5
 8003082:	2802      	cmp	r0, #2
 8003084:	d9f6      	bls.n	8003074 <HAL_RCC_OscConfig+0x47c>
 8003086:	e62c      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003088:	f7ff fa68 	bl	800255c <HAL_GetTick>
 800308c:	1b80      	subs	r0, r0, r6
 800308e:	2802      	cmp	r0, #2
 8003090:	d9d9      	bls.n	8003046 <HAL_RCC_OscConfig+0x44e>
 8003092:	e626      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_PLL_DISABLE();
 8003094:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003096:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003098:	4013      	ands	r3, r2
 800309a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800309c:	f7ff fa5e 	bl	800255c <HAL_GetTick>
 80030a0:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80030a2:	04b6      	lsls	r6, r6, #18
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	4233      	tst	r3, r6
 80030a8:	d100      	bne.n	80030ac <HAL_RCC_OscConfig+0x4b4>
 80030aa:	e5f6      	b.n	8002c9a <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ac:	f7ff fa56 	bl	800255c <HAL_GetTick>
 80030b0:	1b40      	subs	r0, r0, r5
 80030b2:	2802      	cmp	r0, #2
 80030b4:	d9f6      	bls.n	80030a4 <HAL_RCC_OscConfig+0x4ac>
 80030b6:	e614      	b.n	8002ce2 <HAL_RCC_OscConfig+0xea>
        return HAL_ERROR;
 80030b8:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d100      	bne.n	80030c0 <HAL_RCC_OscConfig+0x4c8>
 80030be:	e611      	b.n	8002ce4 <HAL_RCC_OscConfig+0xec>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c0:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80030c2:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c4:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80030c6:	0252      	lsls	r2, r2, #9
 80030c8:	401a      	ands	r2, r3
 80030ca:	428a      	cmp	r2, r1
 80030cc:	d000      	beq.n	80030d0 <HAL_RCC_OscConfig+0x4d8>
 80030ce:	e5f2      	b.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80030d0:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d2:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80030d4:	0392      	lsls	r2, r2, #14
 80030d6:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d8:	428a      	cmp	r2, r1
 80030da:	d000      	beq.n	80030de <HAL_RCC_OscConfig+0x4e6>
 80030dc:	e5eb      	b.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80030de:	22c0      	movs	r2, #192	; 0xc0
 80030e0:	0412      	lsls	r2, r2, #16
 80030e2:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80030e4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d100      	bne.n	80030ec <HAL_RCC_OscConfig+0x4f4>
 80030ea:	e5d6      	b.n	8002c9a <HAL_RCC_OscConfig+0xa2>
 80030ec:	e5e3      	b.n	8002cb6 <HAL_RCC_OscConfig+0xbe>
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	fffffeff 	.word	0xfffffeff
 80030f4:	fffffbff 	.word	0xfffffbff
 80030f8:	00001388 	.word	0x00001388
 80030fc:	efffffff 	.word	0xefffffff
 8003100:	40010000 	.word	0x40010000
 8003104:	ffffdfff 	.word	0xffffdfff
 8003108:	feffffff 	.word	0xfeffffff
 800310c:	ff02ffff 	.word	0xff02ffff

08003110 <HAL_RCC_ClockConfig>:
{
 8003110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003112:	1e04      	subs	r4, r0, #0
 8003114:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8003116:	d101      	bne.n	800311c <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8003118:	2001      	movs	r0, #1
}
 800311a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800311c:	2601      	movs	r6, #1
 800311e:	4d5b      	ldr	r5, [pc, #364]	; (800328c <HAL_RCC_ClockConfig+0x17c>)
 8003120:	9a01      	ldr	r2, [sp, #4]
 8003122:	682b      	ldr	r3, [r5, #0]
 8003124:	4033      	ands	r3, r6
 8003126:	4293      	cmp	r3, r2
 8003128:	d331      	bcc.n	800318e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800312a:	6822      	ldr	r2, [r4, #0]
 800312c:	0793      	lsls	r3, r2, #30
 800312e:	d443      	bmi.n	80031b8 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003130:	07d3      	lsls	r3, r2, #31
 8003132:	d449      	bmi.n	80031c8 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003134:	2601      	movs	r6, #1
 8003136:	682b      	ldr	r3, [r5, #0]
 8003138:	9a01      	ldr	r2, [sp, #4]
 800313a:	4033      	ands	r3, r6
 800313c:	4293      	cmp	r3, r2
 800313e:	d909      	bls.n	8003154 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003140:	682b      	ldr	r3, [r5, #0]
 8003142:	43b3      	bics	r3, r6
 8003144:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003146:	f7ff fa09 	bl	800255c <HAL_GetTick>
 800314a:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800314c:	682b      	ldr	r3, [r5, #0]
 800314e:	4233      	tst	r3, r6
 8003150:	d000      	beq.n	8003154 <HAL_RCC_ClockConfig+0x44>
 8003152:	e08c      	b.n	800326e <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003154:	6822      	ldr	r2, [r4, #0]
 8003156:	4d4e      	ldr	r5, [pc, #312]	; (8003290 <HAL_RCC_ClockConfig+0x180>)
 8003158:	0753      	lsls	r3, r2, #29
 800315a:	d500      	bpl.n	800315e <HAL_RCC_ClockConfig+0x4e>
 800315c:	e08f      	b.n	800327e <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800315e:	0713      	lsls	r3, r2, #28
 8003160:	d506      	bpl.n	8003170 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003162:	68ea      	ldr	r2, [r5, #12]
 8003164:	6923      	ldr	r3, [r4, #16]
 8003166:	494b      	ldr	r1, [pc, #300]	; (8003294 <HAL_RCC_ClockConfig+0x184>)
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	400a      	ands	r2, r1
 800316c:	4313      	orrs	r3, r2
 800316e:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003170:	f7ff fcfa 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8003174:	68eb      	ldr	r3, [r5, #12]
 8003176:	4a48      	ldr	r2, [pc, #288]	; (8003298 <HAL_RCC_ClockConfig+0x188>)
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	0f1b      	lsrs	r3, r3, #28
 800317c:	5cd3      	ldrb	r3, [r2, r3]
 800317e:	40d8      	lsrs	r0, r3
 8003180:	4b46      	ldr	r3, [pc, #280]	; (800329c <HAL_RCC_ClockConfig+0x18c>)
 8003182:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003184:	4b46      	ldr	r3, [pc, #280]	; (80032a0 <HAL_RCC_ClockConfig+0x190>)
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	f7ff f9a4 	bl	80024d4 <HAL_InitTick>
  if(status != HAL_OK)
 800318c:	e7c5      	b.n	800311a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318e:	682b      	ldr	r3, [r5, #0]
 8003190:	9a01      	ldr	r2, [sp, #4]
 8003192:	43b3      	bics	r3, r6
 8003194:	4313      	orrs	r3, r2
 8003196:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003198:	f7ff f9e0 	bl	800255c <HAL_GetTick>
 800319c:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319e:	682b      	ldr	r3, [r5, #0]
 80031a0:	9a01      	ldr	r2, [sp, #4]
 80031a2:	4033      	ands	r3, r6
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d0c0      	beq.n	800312a <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a8:	f7ff f9d8 	bl	800255c <HAL_GetTick>
 80031ac:	4b3d      	ldr	r3, [pc, #244]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 80031ae:	1bc0      	subs	r0, r0, r7
 80031b0:	4298      	cmp	r0, r3
 80031b2:	d9f4      	bls.n	800319e <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80031b4:	2003      	movs	r0, #3
 80031b6:	e7b0      	b.n	800311a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b8:	20f0      	movs	r0, #240	; 0xf0
 80031ba:	4935      	ldr	r1, [pc, #212]	; (8003290 <HAL_RCC_ClockConfig+0x180>)
 80031bc:	68cb      	ldr	r3, [r1, #12]
 80031be:	4383      	bics	r3, r0
 80031c0:	68a0      	ldr	r0, [r4, #8]
 80031c2:	4303      	orrs	r3, r0
 80031c4:	60cb      	str	r3, [r1, #12]
 80031c6:	e7b3      	b.n	8003130 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c8:	4e31      	ldr	r6, [pc, #196]	; (8003290 <HAL_RCC_ClockConfig+0x180>)
 80031ca:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031cc:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ce:	2a02      	cmp	r2, #2
 80031d0:	d118      	bne.n	8003204 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031d2:	039b      	lsls	r3, r3, #14
 80031d4:	d5a0      	bpl.n	8003118 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031d6:	2103      	movs	r1, #3
 80031d8:	68f3      	ldr	r3, [r6, #12]
 80031da:	438b      	bics	r3, r1
 80031dc:	4313      	orrs	r3, r2
 80031de:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 80031e0:	f7ff f9bc 	bl	800255c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e4:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80031e6:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d118      	bne.n	800321e <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80031ec:	220c      	movs	r2, #12
 80031ee:	68f3      	ldr	r3, [r6, #12]
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d09e      	beq.n	8003134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f6:	f7ff f9b1 	bl	800255c <HAL_GetTick>
 80031fa:	4b2a      	ldr	r3, [pc, #168]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 80031fc:	1bc0      	subs	r0, r0, r7
 80031fe:	4298      	cmp	r0, r3
 8003200:	d9f4      	bls.n	80031ec <HAL_RCC_ClockConfig+0xdc>
 8003202:	e7d7      	b.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003204:	2a03      	cmp	r2, #3
 8003206:	d102      	bne.n	800320e <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003208:	019b      	lsls	r3, r3, #6
 800320a:	d4e4      	bmi.n	80031d6 <HAL_RCC_ClockConfig+0xc6>
 800320c:	e784      	b.n	8003118 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800320e:	2a01      	cmp	r2, #1
 8003210:	d102      	bne.n	8003218 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003212:	075b      	lsls	r3, r3, #29
 8003214:	d4df      	bmi.n	80031d6 <HAL_RCC_ClockConfig+0xc6>
 8003216:	e77f      	b.n	8003118 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003218:	059b      	lsls	r3, r3, #22
 800321a:	d4dc      	bmi.n	80031d6 <HAL_RCC_ClockConfig+0xc6>
 800321c:	e77c      	b.n	8003118 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800321e:	2b03      	cmp	r3, #3
 8003220:	d10b      	bne.n	800323a <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003222:	220c      	movs	r2, #12
 8003224:	68f3      	ldr	r3, [r6, #12]
 8003226:	4013      	ands	r3, r2
 8003228:	4293      	cmp	r3, r2
 800322a:	d083      	beq.n	8003134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800322c:	f7ff f996 	bl	800255c <HAL_GetTick>
 8003230:	4b1c      	ldr	r3, [pc, #112]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 8003232:	1bc0      	subs	r0, r0, r7
 8003234:	4298      	cmp	r0, r3
 8003236:	d9f4      	bls.n	8003222 <HAL_RCC_ClockConfig+0x112>
 8003238:	e7bc      	b.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800323a:	2b01      	cmp	r3, #1
 800323c:	d011      	beq.n	8003262 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800323e:	220c      	movs	r2, #12
 8003240:	68f3      	ldr	r3, [r6, #12]
 8003242:	4213      	tst	r3, r2
 8003244:	d100      	bne.n	8003248 <HAL_RCC_ClockConfig+0x138>
 8003246:	e775      	b.n	8003134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003248:	f7ff f988 	bl	800255c <HAL_GetTick>
 800324c:	4b15      	ldr	r3, [pc, #84]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 800324e:	1bc0      	subs	r0, r0, r7
 8003250:	4298      	cmp	r0, r3
 8003252:	d9f4      	bls.n	800323e <HAL_RCC_ClockConfig+0x12e>
 8003254:	e7ae      	b.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003256:	f7ff f981 	bl	800255c <HAL_GetTick>
 800325a:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 800325c:	1bc0      	subs	r0, r0, r7
 800325e:	4298      	cmp	r0, r3
 8003260:	d8a8      	bhi.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003262:	220c      	movs	r2, #12
 8003264:	68f3      	ldr	r3, [r6, #12]
 8003266:	4013      	ands	r3, r2
 8003268:	2b04      	cmp	r3, #4
 800326a:	d1f4      	bne.n	8003256 <HAL_RCC_ClockConfig+0x146>
 800326c:	e762      	b.n	8003134 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326e:	f7ff f975 	bl	800255c <HAL_GetTick>
 8003272:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <HAL_RCC_ClockConfig+0x194>)
 8003274:	1bc0      	subs	r0, r0, r7
 8003276:	4298      	cmp	r0, r3
 8003278:	d800      	bhi.n	800327c <HAL_RCC_ClockConfig+0x16c>
 800327a:	e767      	b.n	800314c <HAL_RCC_ClockConfig+0x3c>
 800327c:	e79a      	b.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800327e:	68eb      	ldr	r3, [r5, #12]
 8003280:	4909      	ldr	r1, [pc, #36]	; (80032a8 <HAL_RCC_ClockConfig+0x198>)
 8003282:	400b      	ands	r3, r1
 8003284:	68e1      	ldr	r1, [r4, #12]
 8003286:	430b      	orrs	r3, r1
 8003288:	60eb      	str	r3, [r5, #12]
 800328a:	e768      	b.n	800315e <HAL_RCC_ClockConfig+0x4e>
 800328c:	40022000 	.word	0x40022000
 8003290:	40021000 	.word	0x40021000
 8003294:	ffffc7ff 	.word	0xffffc7ff
 8003298:	08005645 	.word	0x08005645
 800329c:	20000090 	.word	0x20000090
 80032a0:	20000098 	.word	0x20000098
 80032a4:	00001388 	.word	0x00001388
 80032a8:	fffff8ff 	.word	0xfffff8ff

080032ac <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80032ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ae:	001d      	movs	r5, r3
 80032b0:	0017      	movs	r7, r2
 80032b2:	b085      	sub	sp, #20
 80032b4:	000e      	movs	r6, r1
 80032b6:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032b8:	f7ff f950 	bl	800255c <HAL_GetTick>
 80032bc:	19ed      	adds	r5, r5, r7
 80032be:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80032c0:	f7ff f94c 	bl	800255c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032c4:	4b25      	ldr	r3, [pc, #148]	; (800335c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 80032c6:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	015b      	lsls	r3, r3, #5
 80032cc:	0d1b      	lsrs	r3, r3, #20
 80032ce:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032d0:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80032d2:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032d4:	6893      	ldr	r3, [r2, #8]
 80032d6:	4033      	ands	r3, r6
 80032d8:	429e      	cmp	r6, r3
 80032da:	d001      	beq.n	80032e0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80032dc:	2000      	movs	r0, #0
 80032de:	e032      	b.n	8003346 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 80032e0:	1c7b      	adds	r3, r7, #1
 80032e2:	d0f7      	beq.n	80032d4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032e4:	f7ff f93a 	bl	800255c <HAL_GetTick>
 80032e8:	9b01      	ldr	r3, [sp, #4]
 80032ea:	1ac0      	subs	r0, r0, r3
 80032ec:	42a8      	cmp	r0, r5
 80032ee:	d32c      	bcc.n	800334a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f0:	21e0      	movs	r1, #224	; 0xe0
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	438a      	bics	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032fa:	2282      	movs	r2, #130	; 0x82
 80032fc:	6861      	ldr	r1, [r4, #4]
 80032fe:	0052      	lsls	r2, r2, #1
 8003300:	4291      	cmp	r1, r2
 8003302:	d10c      	bne.n	800331e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 8003304:	2180      	movs	r1, #128	; 0x80
 8003306:	68a2      	ldr	r2, [r4, #8]
 8003308:	0209      	lsls	r1, r1, #8
 800330a:	428a      	cmp	r2, r1
 800330c:	d003      	beq.n	8003316 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800330e:	2180      	movs	r1, #128	; 0x80
 8003310:	00c9      	lsls	r1, r1, #3
 8003312:	428a      	cmp	r2, r1
 8003314:	d103      	bne.n	800331e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 8003316:	2140      	movs	r1, #64	; 0x40
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	438a      	bics	r2, r1
 800331c:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800331e:	2180      	movs	r1, #128	; 0x80
 8003320:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003322:	0189      	lsls	r1, r1, #6
 8003324:	428a      	cmp	r2, r1
 8003326:	d106      	bne.n	8003336 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	480d      	ldr	r0, [pc, #52]	; (8003360 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 800332c:	4001      	ands	r1, r0
 800332e:	6019      	str	r1, [r3, #0]
 8003330:	6819      	ldr	r1, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003336:	0023      	movs	r3, r4
 8003338:	2201      	movs	r2, #1
 800333a:	3351      	adds	r3, #81	; 0x51
 800333c:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 800333e:	2300      	movs	r3, #0
 8003340:	2003      	movs	r0, #3
 8003342:	3450      	adds	r4, #80	; 0x50
 8003344:	7023      	strb	r3, [r4, #0]
}
 8003346:	b005      	add	sp, #20
 8003348:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(count == 0U)
 800334a:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 800334c:	1e5a      	subs	r2, r3, #1
 800334e:	4193      	sbcs	r3, r2
 8003350:	425b      	negs	r3, r3
 8003352:	401d      	ands	r5, r3
      count--;
 8003354:	9b03      	ldr	r3, [sp, #12]
 8003356:	3b01      	subs	r3, #1
 8003358:	e7ba      	b.n	80032d0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	20000090 	.word	0x20000090
 8003360:	ffffdfff 	.word	0xffffdfff

08003364 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003366:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003368:	2282      	movs	r2, #130	; 0x82
{
 800336a:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800336c:	6840      	ldr	r0, [r0, #4]
 800336e:	0052      	lsls	r2, r2, #1
 8003370:	4290      	cmp	r0, r2
 8003372:	d11e      	bne.n	80033b2 <SPI_EndRxTransaction+0x4e>
 8003374:	2080      	movs	r0, #128	; 0x80
 8003376:	2580      	movs	r5, #128	; 0x80
 8003378:	68a2      	ldr	r2, [r4, #8]
 800337a:	0200      	lsls	r0, r0, #8
 800337c:	00ed      	lsls	r5, r5, #3
 800337e:	4282      	cmp	r2, r0
 8003380:	d001      	beq.n	8003386 <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003382:	42aa      	cmp	r2, r5
 8003384:	d106      	bne.n	8003394 <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003386:	2740      	movs	r7, #64	; 0x40
 8003388:	6826      	ldr	r6, [r4, #0]
 800338a:	6830      	ldr	r0, [r6, #0]
 800338c:	43b8      	bics	r0, r7
 800338e:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003390:	42aa      	cmp	r2, r5
 8003392:	d00e      	beq.n	80033b2 <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003394:	000a      	movs	r2, r1
 8003396:	2180      	movs	r1, #128	; 0x80
 8003398:	0020      	movs	r0, r4
 800339a:	f7ff ff87 	bl	80032ac <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800339e:	2800      	cmp	r0, #0
 80033a0:	d101      	bne.n	80033a6 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80033a2:	2000      	movs	r0, #0
}
 80033a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033a6:	2320      	movs	r3, #32
 80033a8:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80033aa:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ac:	4313      	orrs	r3, r2
 80033ae:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80033b0:	e7f8      	b.n	80033a4 <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80033b2:	000a      	movs	r2, r1
 80033b4:	2101      	movs	r1, #1
 80033b6:	e7ef      	b.n	8003398 <SPI_EndRxTransaction+0x34>

080033b8 <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80033b8:	4b16      	ldr	r3, [pc, #88]	; (8003414 <SPI_EndRxTxTransaction+0x5c>)
{
 80033ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80033bc:	0004      	movs	r4, r0
 80033be:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80033c0:	6818      	ldr	r0, [r3, #0]
 80033c2:	4915      	ldr	r1, [pc, #84]	; (8003418 <SPI_EndRxTxTransaction+0x60>)
{
 80033c4:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80033c6:	f7fc fe9f 	bl	8000108 <__udivsi3>
 80033ca:	23fa      	movs	r3, #250	; 0xfa
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4343      	muls	r3, r0
 80033d0:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033d2:	2382      	movs	r3, #130	; 0x82
 80033d4:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80033d6:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4299      	cmp	r1, r3
 80033dc:	d10d      	bne.n	80033fa <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033de:	0033      	movs	r3, r6
 80033e0:	002a      	movs	r2, r5
 80033e2:	2180      	movs	r1, #128	; 0x80
 80033e4:	0020      	movs	r0, r4
 80033e6:	f7ff ff61 	bl	80032ac <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80033ea:	2800      	cmp	r0, #0
 80033ec:	d00f      	beq.n	800340e <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ee:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 80033f0:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80033f4:	4313      	orrs	r3, r2
 80033f6:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 80033f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 80033fa:	9b01      	ldr	r3, [sp, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d006      	beq.n	800340e <SPI_EndRxTxTransaction+0x56>
      count--;
 8003400:	9b01      	ldr	r3, [sp, #4]
 8003402:	3b01      	subs	r3, #1
 8003404:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	4213      	tst	r3, r2
 800340c:	d1f5      	bne.n	80033fa <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 800340e:	2000      	movs	r0, #0
 8003410:	e7f2      	b.n	80033f8 <SPI_EndRxTxTransaction+0x40>
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	20000090 	.word	0x20000090
 8003418:	016e3600 	.word	0x016e3600

0800341c <HAL_SPI_Init>:
{
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003420:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003422:	2c00      	cmp	r4, #0
 8003424:	d054      	beq.n	80034d0 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003426:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	d152      	bne.n	80034d2 <HAL_SPI_Init+0xb6>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800342c:	2282      	movs	r2, #130	; 0x82
 800342e:	6861      	ldr	r1, [r4, #4]
 8003430:	0052      	lsls	r2, r2, #1
 8003432:	4291      	cmp	r1, r2
 8003434:	d000      	beq.n	8003438 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003436:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003438:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800343a:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800343c:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800343e:	3551      	adds	r5, #81	; 0x51
 8003440:	782b      	ldrb	r3, [r5, #0]
 8003442:	b2da      	uxtb	r2, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d105      	bne.n	8003454 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8003448:	0023      	movs	r3, r4
 800344a:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 800344c:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800344e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8003450:	f7fe fe90 	bl	8002174 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003454:	2002      	movs	r0, #2
  __HAL_SPI_DISABLE(hspi);
 8003456:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8003458:	7028      	strb	r0, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 800345a:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800345c:	6866      	ldr	r6, [r4, #4]
  __HAL_SPI_DISABLE(hspi);
 800345e:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003460:	68a7      	ldr	r7, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8003462:	4393      	bics	r3, r2
 8003464:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003466:	2382      	movs	r3, #130	; 0x82
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	4033      	ands	r3, r6
 800346c:	2684      	movs	r6, #132	; 0x84
 800346e:	0236      	lsls	r6, r6, #8
 8003470:	403e      	ands	r6, r7
 8003472:	4333      	orrs	r3, r6
 8003474:	2680      	movs	r6, #128	; 0x80
 8003476:	68e7      	ldr	r7, [r4, #12]
 8003478:	0136      	lsls	r6, r6, #4
 800347a:	403e      	ands	r6, r7
 800347c:	4333      	orrs	r3, r6
 800347e:	6926      	ldr	r6, [r4, #16]
 8003480:	69a2      	ldr	r2, [r4, #24]
 8003482:	4030      	ands	r0, r6
 8003484:	2601      	movs	r6, #1
 8003486:	4303      	orrs	r3, r0
 8003488:	6960      	ldr	r0, [r4, #20]
 800348a:	69e7      	ldr	r7, [r4, #28]
 800348c:	4030      	ands	r0, r6
 800348e:	4303      	orrs	r3, r0
 8003490:	2080      	movs	r0, #128	; 0x80
 8003492:	0080      	lsls	r0, r0, #2
 8003494:	4010      	ands	r0, r2
 8003496:	4303      	orrs	r3, r0
 8003498:	2038      	movs	r0, #56	; 0x38
 800349a:	4038      	ands	r0, r7
 800349c:	4303      	orrs	r3, r0
 800349e:	2080      	movs	r0, #128	; 0x80
 80034a0:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034a2:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034a4:	4038      	ands	r0, r7
 80034a6:	4303      	orrs	r3, r0
 80034a8:	2080      	movs	r0, #128	; 0x80
 80034aa:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80034ac:	0180      	lsls	r0, r0, #6
 80034ae:	4038      	ands	r0, r7
 80034b0:	4303      	orrs	r3, r0
 80034b2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034b4:	2304      	movs	r3, #4
 80034b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80034b8:	401a      	ands	r2, r3
 80034ba:	330c      	adds	r3, #12
 80034bc:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034be:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034c0:	431a      	orrs	r2, r3
 80034c2:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034c4:	69cb      	ldr	r3, [r1, #28]
 80034c6:	4a05      	ldr	r2, [pc, #20]	; (80034dc <HAL_SPI_Init+0xc0>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034cc:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034ce:	702e      	strb	r6, [r5, #0]
}
 80034d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034d2:	2300      	movs	r3, #0
 80034d4:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034d6:	6163      	str	r3, [r4, #20]
 80034d8:	e7ae      	b.n	8003438 <HAL_SPI_Init+0x1c>
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	fffff7ff 	.word	0xfffff7ff

080034e0 <HAL_SPI_TransmitReceive>:
{
 80034e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034e2:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 80034e4:	0003      	movs	r3, r0
 80034e6:	3350      	adds	r3, #80	; 0x50
{
 80034e8:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 80034ea:	781a      	ldrb	r2, [r3, #0]
{
 80034ec:	0004      	movs	r4, r0
 80034ee:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 80034f0:	2002      	movs	r0, #2
{
 80034f2:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 80034f4:	2a01      	cmp	r2, #1
 80034f6:	d100      	bne.n	80034fa <HAL_SPI_TransmitReceive+0x1a>
 80034f8:	e092      	b.n	8003620 <HAL_SPI_TransmitReceive+0x140>
 80034fa:	2201      	movs	r2, #1
 80034fc:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80034fe:	f7ff f82d 	bl	800255c <HAL_GetTick>
  tmp_state           = hspi->State;
 8003502:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8003504:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8003506:	3351      	adds	r3, #81	; 0x51
 8003508:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800350a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800350c:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800350e:	2b01      	cmp	r3, #1
 8003510:	d00a      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x48>
 8003512:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8003514:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	4299      	cmp	r1, r3
 800351a:	d000      	beq.n	800351e <HAL_SPI_TransmitReceive+0x3e>
 800351c:	e079      	b.n	8003612 <HAL_SPI_TransmitReceive+0x132>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800351e:	68a3      	ldr	r3, [r4, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d176      	bne.n	8003612 <HAL_SPI_TransmitReceive+0x132>
 8003524:	2a04      	cmp	r2, #4
 8003526:	d174      	bne.n	8003612 <HAL_SPI_TransmitReceive+0x132>
    errorcode = HAL_ERROR;
 8003528:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800352a:	2d00      	cmp	r5, #0
 800352c:	d071      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x132>
 800352e:	2f00      	cmp	r7, #0
 8003530:	d06f      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x132>
 8003532:	2e00      	cmp	r6, #0
 8003534:	d06d      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x132>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003536:	0023      	movs	r3, r4
 8003538:	3351      	adds	r3, #81	; 0x51
 800353a:	781a      	ldrb	r2, [r3, #0]
 800353c:	2a04      	cmp	r2, #4
 800353e:	d001      	beq.n	8003544 <HAL_SPI_TransmitReceive+0x64>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003540:	2205      	movs	r2, #5
 8003542:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003544:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003546:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003548:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800354a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800354c:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800354e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8003550:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003552:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003554:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003556:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003558:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800355a:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800355c:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800355e:	4210      	tst	r0, r2
 8003560:	d102      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x88>
    __HAL_SPI_ENABLE(hspi);
 8003562:	6818      	ldr	r0, [r3, #0]
 8003564:	4302      	orrs	r2, r0
 8003566:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003568:	2280      	movs	r2, #128	; 0x80
 800356a:	68e0      	ldr	r0, [r4, #12]
 800356c:	0112      	lsls	r2, r2, #4
 800356e:	4290      	cmp	r0, r2
 8003570:	d158      	bne.n	8003624 <HAL_SPI_TransmitReceive+0x144>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003572:	2900      	cmp	r1, #0
 8003574:	d001      	beq.n	800357a <HAL_SPI_TransmitReceive+0x9a>
 8003576:	2e01      	cmp	r6, #1
 8003578:	d107      	bne.n	800358a <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800357a:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800357c:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800357e:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003580:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003582:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003584:	3b01      	subs	r3, #1
 8003586:	b29b      	uxth	r3, r3
 8003588:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800358a:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800358c:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800358e:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003590:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10e      	bne.n	80035b4 <HAL_SPI_TransmitReceive+0xd4>
 8003596:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10b      	bne.n	80035b4 <HAL_SPI_TransmitReceive+0xd4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800359c:	0020      	movs	r0, r4
 800359e:	9a01      	ldr	r2, [sp, #4]
 80035a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80035a2:	f7ff ff09 	bl	80033b8 <SPI_EndRxTxTransaction>
 80035a6:	2800      	cmp	r0, #0
 80035a8:	d100      	bne.n	80035ac <HAL_SPI_TransmitReceive+0xcc>
 80035aa:	e083      	b.n	80036b4 <HAL_SPI_TransmitReceive+0x1d4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035ac:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 80035ae:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035b0:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 80035b2:	e02e      	b.n	8003612 <HAL_SPI_TransmitReceive+0x132>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035b4:	6821      	ldr	r1, [r4, #0]
 80035b6:	688b      	ldr	r3, [r1, #8]
 80035b8:	423b      	tst	r3, r7
 80035ba:	d00e      	beq.n	80035da <HAL_SPI_TransmitReceive+0xfa>
 80035bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_SPI_TransmitReceive+0xfa>
 80035c2:	2d01      	cmp	r5, #1
 80035c4:	d109      	bne.n	80035da <HAL_SPI_TransmitReceive+0xfa>
        txallowed = 0U;
 80035c6:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80035ca:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035cc:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035ce:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035d0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80035d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035da:	688b      	ldr	r3, [r1, #8]
 80035dc:	001a      	movs	r2, r3
 80035de:	4032      	ands	r2, r6
 80035e0:	4233      	tst	r3, r6
 80035e2:	d00c      	beq.n	80035fe <HAL_SPI_TransmitReceive+0x11e>
 80035e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d009      	beq.n	80035fe <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 80035ea:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035ec:	68c9      	ldr	r1, [r1, #12]
 80035ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80035f0:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035f2:	3302      	adds	r3, #2
 80035f4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80035f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035fe:	f7fe ffad 	bl	800255c <HAL_GetTick>
 8003602:	9b01      	ldr	r3, [sp, #4]
 8003604:	1ac0      	subs	r0, r0, r3
 8003606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003608:	4298      	cmp	r0, r3
 800360a:	d3c1      	bcc.n	8003590 <HAL_SPI_TransmitReceive+0xb0>
 800360c:	3301      	adds	r3, #1
 800360e:	d0bf      	beq.n	8003590 <HAL_SPI_TransmitReceive+0xb0>
        errorcode = HAL_TIMEOUT;
 8003610:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003612:	0023      	movs	r3, r4
 8003614:	2201      	movs	r2, #1
 8003616:	3351      	adds	r3, #81	; 0x51
 8003618:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800361a:	2300      	movs	r3, #0
 800361c:	3450      	adds	r4, #80	; 0x50
 800361e:	7023      	strb	r3, [r4, #0]
}
 8003620:	b005      	add	sp, #20
 8003622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003624:	2900      	cmp	r1, #0
 8003626:	d001      	beq.n	800362c <HAL_SPI_TransmitReceive+0x14c>
 8003628:	2e01      	cmp	r6, #1
 800362a:	d108      	bne.n	800363e <HAL_SPI_TransmitReceive+0x15e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800362c:	782a      	ldrb	r2, [r5, #0]
 800362e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003630:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003632:	3301      	adds	r3, #1
 8003634:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003636:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003638:	3b01      	subs	r3, #1
 800363a:	b29b      	uxth	r3, r3
 800363c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800363e:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003640:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003642:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003644:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <HAL_SPI_TransmitReceive+0x170>
 800364a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0a5      	beq.n	800359c <HAL_SPI_TransmitReceive+0xbc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	423a      	tst	r2, r7
 8003656:	d00f      	beq.n	8003678 <HAL_SPI_TransmitReceive+0x198>
 8003658:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800365a:	2a00      	cmp	r2, #0
 800365c:	d00c      	beq.n	8003678 <HAL_SPI_TransmitReceive+0x198>
 800365e:	2d01      	cmp	r5, #1
 8003660:	d10a      	bne.n	8003678 <HAL_SPI_TransmitReceive+0x198>
        txallowed = 0U;
 8003662:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003664:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003666:	7812      	ldrb	r2, [r2, #0]
 8003668:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800366a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800366c:	3301      	adds	r3, #1
 800366e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003670:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003672:	3b01      	subs	r3, #1
 8003674:	b29b      	uxth	r3, r3
 8003676:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	6899      	ldr	r1, [r3, #8]
 800367c:	000a      	movs	r2, r1
 800367e:	4032      	ands	r2, r6
 8003680:	4231      	tst	r1, r6
 8003682:	d00d      	beq.n	80036a0 <HAL_SPI_TransmitReceive+0x1c0>
 8003684:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8003686:	2900      	cmp	r1, #0
 8003688:	d00a      	beq.n	80036a0 <HAL_SPI_TransmitReceive+0x1c0>
        txallowed = 1U;
 800368a:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003690:	700b      	strb	r3, [r1, #0]
        hspi->pRxBuffPtr++;
 8003692:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003694:	3301      	adds	r3, #1
 8003696:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003698:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800369a:	3b01      	subs	r3, #1
 800369c:	b29b      	uxth	r3, r3
 800369e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036a0:	f7fe ff5c 	bl	800255c <HAL_GetTick>
 80036a4:	9b01      	ldr	r3, [sp, #4]
 80036a6:	1ac0      	subs	r0, r0, r3
 80036a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036aa:	4298      	cmp	r0, r3
 80036ac:	d3ca      	bcc.n	8003644 <HAL_SPI_TransmitReceive+0x164>
 80036ae:	3301      	adds	r3, #1
 80036b0:	d0c8      	beq.n	8003644 <HAL_SPI_TransmitReceive+0x164>
 80036b2:	e7ad      	b.n	8003610 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036b4:	68a3      	ldr	r3, [r4, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1ab      	bne.n	8003612 <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036ba:	6823      	ldr	r3, [r4, #0]
 80036bc:	9003      	str	r0, [sp, #12]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	9203      	str	r2, [sp, #12]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	9303      	str	r3, [sp, #12]
 80036c6:	9b03      	ldr	r3, [sp, #12]
 80036c8:	e7a3      	b.n	8003612 <HAL_SPI_TransmitReceive+0x132>
	...

080036cc <HAL_SPI_TransmitReceive_DMA>:
{
 80036cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 80036ce:	0006      	movs	r6, r0
 80036d0:	3650      	adds	r6, #80	; 0x50
 80036d2:	7835      	ldrb	r5, [r6, #0]
{
 80036d4:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 80036d6:	2002      	movs	r0, #2
 80036d8:	2d01      	cmp	r5, #1
 80036da:	d048      	beq.n	800376e <HAL_SPI_TransmitReceive_DMA+0xa2>
  tmp_state           = hspi->State;
 80036dc:	0025      	movs	r5, r4
  __HAL_LOCK(hspi);
 80036de:	3801      	subs	r0, #1
 80036e0:	7030      	strb	r0, [r6, #0]
  tmp_state           = hspi->State;
 80036e2:	3551      	adds	r5, #81	; 0x51
 80036e4:	7828      	ldrb	r0, [r5, #0]
 80036e6:	b2c7      	uxtb	r7, r0
 80036e8:	9701      	str	r7, [sp, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80036ea:	2801      	cmp	r0, #1
 80036ec:	d00d      	beq.n	800370a <HAL_SPI_TransmitReceive_DMA+0x3e>
 80036ee:	2082      	movs	r0, #130	; 0x82
 80036f0:	0040      	lsls	r0, r0, #1
 80036f2:	4684      	mov	ip, r0
 80036f4:	6867      	ldr	r7, [r4, #4]
    errorcode = HAL_BUSY;
 80036f6:	3803      	subs	r0, #3
 80036f8:	38ff      	subs	r0, #255	; 0xff
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80036fa:	4567      	cmp	r7, ip
 80036fc:	d135      	bne.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80036fe:	68a7      	ldr	r7, [r4, #8]
 8003700:	2f00      	cmp	r7, #0
 8003702:	d132      	bne.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003704:	9f01      	ldr	r7, [sp, #4]
 8003706:	2f04      	cmp	r7, #4
 8003708:	d12f      	bne.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
    errorcode = HAL_ERROR;
 800370a:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800370c:	2900      	cmp	r1, #0
 800370e:	d02c      	beq.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003710:	2a00      	cmp	r2, #0
 8003712:	d02a      	beq.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003714:	2b00      	cmp	r3, #0
 8003716:	d028      	beq.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003718:	7828      	ldrb	r0, [r5, #0]
 800371a:	2804      	cmp	r0, #4
 800371c:	d001      	beq.n	8003722 <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800371e:	2005      	movs	r0, #5
 8003720:	7028      	strb	r0, [r5, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003722:	2000      	movs	r0, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003724:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003726:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8003728:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800372a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 800372c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->TxXferSize  = Size;
 800372e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003730:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003732:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003734:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003736:	782b      	ldrb	r3, [r5, #0]
 8003738:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800373a:	2b04      	cmp	r3, #4
 800373c:	d118      	bne.n	8003770 <HAL_SPI_TransmitReceive_DMA+0xa4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <HAL_SPI_TransmitReceive_DMA+0x100>)
 8003740:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003742:	4b23      	ldr	r3, [pc, #140]	; (80037d0 <HAL_SPI_TransmitReceive_DMA+0x104>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003744:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003746:	4b23      	ldr	r3, [pc, #140]	; (80037d4 <HAL_SPI_TransmitReceive_DMA+0x108>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003748:	6821      	ldr	r1, [r4, #0]
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800374a:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800374c:	2300      	movs	r3, #0
 800374e:	6383      	str	r3, [r0, #56]	; 0x38
                                 hspi->RxXferCount))
 8003750:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003752:	310c      	adds	r1, #12
                                 hspi->RxXferCount))
 8003754:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003756:	f7fe ffad 	bl	80026b4 <HAL_DMA_Start_IT>
 800375a:	1e03      	subs	r3, r0, #0
 800375c:	d00c      	beq.n	8003778 <HAL_SPI_TransmitReceive_DMA+0xac>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800375e:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 8003760:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003762:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003764:	4313      	orrs	r3, r2
 8003766:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003768:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 800376a:	2300      	movs	r3, #0
 800376c:	7033      	strb	r3, [r6, #0]
}
 800376e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <HAL_SPI_TransmitReceive_DMA+0x10c>)
 8003772:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003774:	4b19      	ldr	r3, [pc, #100]	; (80037dc <HAL_SPI_TransmitReceive_DMA+0x110>)
 8003776:	e7e5      	b.n	8003744 <HAL_SPI_TransmitReceive_DMA+0x78>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003778:	2701      	movs	r7, #1
 800377a:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800377c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800377e:	6851      	ldr	r1, [r2, #4]
 8003780:	4339      	orrs	r1, r7
 8003782:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003784:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003786:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003788:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800378a:	6383      	str	r3, [r0, #56]	; 0x38
                                 hspi->TxXferCount))
 800378c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800378e:	6b21      	ldr	r1, [r4, #48]	; 0x30
                                 hspi->TxXferCount))
 8003790:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003792:	320c      	adds	r2, #12
 8003794:	f7fe ff8e 	bl	80026b4 <HAL_DMA_Start_IT>
 8003798:	2800      	cmp	r0, #0
 800379a:	d006      	beq.n	80037aa <HAL_SPI_TransmitReceive_DMA+0xde>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800379c:	2310      	movs	r3, #16
 800379e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80037a0:	0038      	movs	r0, r7
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80037a2:	4313      	orrs	r3, r2
 80037a4:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80037a6:	702f      	strb	r7, [r5, #0]
    goto error;
 80037a8:	e7df      	b.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037aa:	2240      	movs	r2, #64	; 0x40
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	6819      	ldr	r1, [r3, #0]
 80037b0:	4211      	tst	r1, r2
 80037b2:	d102      	bne.n	80037ba <HAL_SPI_TransmitReceive_DMA+0xee>
    __HAL_SPI_ENABLE(hspi);
 80037b4:	6819      	ldr	r1, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80037ba:	2220      	movs	r2, #32
 80037bc:	6859      	ldr	r1, [r3, #4]
 80037be:	430a      	orrs	r2, r1
 80037c0:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80037c2:	2202      	movs	r2, #2
 80037c4:	6859      	ldr	r1, [r3, #4]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	e7ce      	b.n	800376a <HAL_SPI_TransmitReceive_DMA+0x9e>
 80037cc:	080038d5 	.word	0x080038d5
 80037d0:	08003911 	.word	0x08003911
 80037d4:	080038ed 	.word	0x080038ed
 80037d8:	080038e1 	.word	0x080038e1
 80037dc:	0800397f 	.word	0x0800397f

080037e0 <HAL_SPI_Receive_DMA>:
{
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	0004      	movs	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80037e4:	6880      	ldr	r0, [r0, #8]
{
 80037e6:	0013      	movs	r3, r2
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80037e8:	2800      	cmp	r0, #0
 80037ea:	d10f      	bne.n	800380c <HAL_SPI_Receive_DMA+0x2c>
 80037ec:	2282      	movs	r2, #130	; 0x82
 80037ee:	6865      	ldr	r5, [r4, #4]
 80037f0:	0052      	lsls	r2, r2, #1
 80037f2:	4295      	cmp	r5, r2
 80037f4:	d10a      	bne.n	800380c <HAL_SPI_Receive_DMA+0x2c>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80037f6:	0022      	movs	r2, r4
 80037f8:	3004      	adds	r0, #4
 80037fa:	3251      	adds	r2, #81	; 0x51
 80037fc:	7010      	strb	r0, [r2, #0]
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80037fe:	000a      	movs	r2, r1
 8003800:	0020      	movs	r0, r4
 8003802:	f7ff ff63 	bl	80036cc <HAL_SPI_TransmitReceive_DMA>
 8003806:	0005      	movs	r5, r0
}
 8003808:	0028      	movs	r0, r5
 800380a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 800380c:	0026      	movs	r6, r4
 800380e:	3650      	adds	r6, #80	; 0x50
 8003810:	7832      	ldrb	r2, [r6, #0]
 8003812:	2502      	movs	r5, #2
 8003814:	2a01      	cmp	r2, #1
 8003816:	d0f7      	beq.n	8003808 <HAL_SPI_Receive_DMA+0x28>
 8003818:	2201      	movs	r2, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 800381a:	0027      	movs	r7, r4
  __HAL_LOCK(hspi);
 800381c:	7032      	strb	r2, [r6, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 800381e:	3751      	adds	r7, #81	; 0x51
 8003820:	783a      	ldrb	r2, [r7, #0]
 8003822:	b2d5      	uxtb	r5, r2
 8003824:	2a01      	cmp	r2, #1
 8003826:	d149      	bne.n	80038bc <HAL_SPI_Receive_DMA+0xdc>
  if ((pData == NULL) || (Size == 0U))
 8003828:	2900      	cmp	r1, #0
 800382a:	d032      	beq.n	8003892 <HAL_SPI_Receive_DMA+0xb2>
 800382c:	2b00      	cmp	r3, #0
 800382e:	d030      	beq.n	8003892 <HAL_SPI_Receive_DMA+0xb2>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003830:	3203      	adds	r2, #3
 8003832:	703a      	strb	r2, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003834:	2200      	movs	r2, #0
  hspi->RxXferSize  = Size;
 8003836:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003838:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800383a:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800383c:	2380      	movs	r3, #128	; 0x80
  hspi->RxISR       = NULL;
 800383e:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003840:	6462      	str	r2, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8003842:	86a2      	strh	r2, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003844:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003846:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003848:	6822      	ldr	r2, [r4, #0]
 800384a:	021b      	lsls	r3, r3, #8
 800384c:	4298      	cmp	r0, r3
 800384e:	d107      	bne.n	8003860 <HAL_SPI_Receive_DMA+0x80>
    __HAL_SPI_DISABLE(hspi);
 8003850:	2040      	movs	r0, #64	; 0x40
 8003852:	6813      	ldr	r3, [r2, #0]
 8003854:	4383      	bics	r3, r0
 8003856:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8003858:	6813      	ldr	r3, [r2, #0]
 800385a:	4819      	ldr	r0, [pc, #100]	; (80038c0 <HAL_SPI_Receive_DMA+0xe0>)
 800385c:	4003      	ands	r3, r0
 800385e:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003860:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003862:	4b18      	ldr	r3, [pc, #96]	; (80038c4 <HAL_SPI_Receive_DMA+0xe4>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003864:	320c      	adds	r2, #12
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003866:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8003868:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <HAL_SPI_Receive_DMA+0xe8>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800386a:	4694      	mov	ip, r2
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800386c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800386e:	4b17      	ldr	r3, [pc, #92]	; (80038cc <HAL_SPI_Receive_DMA+0xec>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003870:	000a      	movs	r2, r1
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003872:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	6383      	str	r3, [r0, #56]	; 0x38
                                 hspi->RxXferCount))
 8003878:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800387a:	4661      	mov	r1, ip
                                 hspi->RxXferCount))
 800387c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800387e:	f7fe ff19 	bl	80026b4 <HAL_DMA_Start_IT>
 8003882:	2800      	cmp	r0, #0
 8003884:	d008      	beq.n	8003898 <HAL_SPI_Receive_DMA+0xb8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003886:	2310      	movs	r3, #16
 8003888:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800388a:	4313      	orrs	r3, r2
 800388c:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800388e:	2301      	movs	r3, #1
 8003890:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8003892:	2300      	movs	r3, #0
 8003894:	7033      	strb	r3, [r6, #0]
  return errorcode;
 8003896:	e7b7      	b.n	8003808 <HAL_SPI_Receive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003898:	2240      	movs	r2, #64	; 0x40
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	6819      	ldr	r1, [r3, #0]
 800389e:	4211      	tst	r1, r2
 80038a0:	d102      	bne.n	80038a8 <HAL_SPI_Receive_DMA+0xc8>
    __HAL_SPI_ENABLE(hspi);
 80038a2:	6819      	ldr	r1, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80038a8:	2220      	movs	r2, #32
 80038aa:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ac:	2500      	movs	r5, #0
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80038b2:	2201      	movs	r2, #1
 80038b4:	6859      	ldr	r1, [r3, #4]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	e7ea      	b.n	8003892 <HAL_SPI_Receive_DMA+0xb2>
    errorcode = HAL_BUSY;
 80038bc:	2502      	movs	r5, #2
 80038be:	e7e8      	b.n	8003892 <HAL_SPI_Receive_DMA+0xb2>
 80038c0:	ffffbfff 	.word	0xffffbfff
 80038c4:	080038d5 	.word	0x080038d5
 80038c8:	08003911 	.word	0x08003911
 80038cc:	080038ed 	.word	0x080038ed

080038d0 <HAL_SPI_TxRxCpltCallback>:
 80038d0:	4770      	bx	lr

080038d2 <HAL_SPI_RxHalfCpltCallback>:
 80038d2:	4770      	bx	lr

080038d4 <SPI_DMAHalfReceiveCplt>:
{
 80038d4:	b510      	push	{r4, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 80038d6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80038d8:	f7ff fffb 	bl	80038d2 <HAL_SPI_RxHalfCpltCallback>
}
 80038dc:	bd10      	pop	{r4, pc}

080038de <HAL_SPI_TxRxHalfCpltCallback>:
 80038de:	4770      	bx	lr

080038e0 <SPI_DMAHalfTransmitReceiveCplt>:
{
 80038e0:	b510      	push	{r4, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80038e2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80038e4:	f7ff fffb 	bl	80038de <HAL_SPI_TxRxHalfCpltCallback>
}
 80038e8:	bd10      	pop	{r4, pc}

080038ea <HAL_SPI_ErrorCallback>:
 80038ea:	4770      	bx	lr

080038ec <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80038ec:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038ee:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80038f0:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80038f2:	6802      	ldr	r2, [r0, #0]
 80038f4:	6853      	ldr	r3, [r2, #4]
 80038f6:	438b      	bics	r3, r1
 80038f8:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80038fa:	2310      	movs	r3, #16
 80038fc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80038fe:	4313      	orrs	r3, r2
 8003900:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003902:	0003      	movs	r3, r0
 8003904:	2201      	movs	r2, #1
 8003906:	3351      	adds	r3, #81	; 0x51
 8003908:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 800390a:	f7ff ffee 	bl	80038ea <HAL_SPI_ErrorCallback>
}
 800390e:	bd10      	pop	{r4, pc}

08003910 <SPI_DMAReceiveCplt>:
{
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003914:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8003916:	f7fe fe21 	bl	800255c <HAL_GetTick>
 800391a:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800391c:	2020      	movs	r0, #32
 800391e:	682b      	ldr	r3, [r5, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4203      	tst	r3, r0
 8003924:	d127      	bne.n	8003976 <SPI_DMAReceiveCplt+0x66>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	4381      	bics	r1, r0
 800392c:	6059      	str	r1, [r3, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800392e:	68a1      	ldr	r1, [r4, #8]
 8003930:	2900      	cmp	r1, #0
 8003932:	d11d      	bne.n	8003970 <SPI_DMAReceiveCplt+0x60>
 8003934:	3105      	adds	r1, #5
 8003936:	6860      	ldr	r0, [r4, #4]
 8003938:	31ff      	adds	r1, #255	; 0xff
 800393a:	4288      	cmp	r0, r1
 800393c:	d118      	bne.n	8003970 <SPI_DMAReceiveCplt+0x60>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800393e:	2003      	movs	r0, #3
 8003940:	6859      	ldr	r1, [r3, #4]
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003942:	4381      	bics	r1, r0
 8003944:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003946:	0020      	movs	r0, r4
 8003948:	2164      	movs	r1, #100	; 0x64
 800394a:	f7ff fd0b 	bl	8003364 <SPI_EndRxTransaction>
 800394e:	2800      	cmp	r0, #0
 8003950:	d001      	beq.n	8003956 <SPI_DMAReceiveCplt+0x46>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003952:	2320      	movs	r3, #32
 8003954:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800395a:	0023      	movs	r3, r4
 800395c:	2201      	movs	r2, #1
 800395e:	3351      	adds	r3, #81	; 0x51
 8003960:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003962:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <SPI_DMAReceiveCplt+0x66>
      HAL_SPI_ErrorCallback(hspi);
 8003968:	0020      	movs	r0, r4
 800396a:	f7ff ffbe 	bl	80038ea <HAL_SPI_ErrorCallback>
}
 800396e:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003970:	2001      	movs	r0, #1
 8003972:	6859      	ldr	r1, [r3, #4]
 8003974:	e7e5      	b.n	8003942 <SPI_DMAReceiveCplt+0x32>
  HAL_SPI_RxCpltCallback(hspi);
 8003976:	0020      	movs	r0, r4
 8003978:	f000 ff2c 	bl	80047d4 <HAL_SPI_RxCpltCallback>
 800397c:	e7f7      	b.n	800396e <SPI_DMAReceiveCplt+0x5e>

0800397e <SPI_DMATransmitReceiveCplt>:
{
 800397e:	b570      	push	{r4, r5, r6, lr}
 8003980:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003982:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8003984:	f7fe fdea 	bl	800255c <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003988:	682b      	ldr	r3, [r5, #0]
 800398a:	2520      	movs	r5, #32
 800398c:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 800398e:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003990:	422b      	tst	r3, r5
 8003992:	d11f      	bne.n	80039d4 <SPI_DMATransmitReceiveCplt+0x56>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003994:	6821      	ldr	r1, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003996:	0020      	movs	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003998:	684b      	ldr	r3, [r1, #4]
 800399a:	43ab      	bics	r3, r5
 800399c:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800399e:	2164      	movs	r1, #100	; 0x64
 80039a0:	f7ff fd0a 	bl	80033b8 <SPI_EndRxTxTransaction>
 80039a4:	2800      	cmp	r0, #0
 80039a6:	d002      	beq.n	80039ae <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039a8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039aa:	431d      	orrs	r5, r3
 80039ac:	6565      	str	r5, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80039ae:	2103      	movs	r1, #3
 80039b0:	6822      	ldr	r2, [r4, #0]
 80039b2:	6853      	ldr	r3, [r2, #4]
 80039b4:	438b      	bics	r3, r1
 80039b6:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80039bc:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80039be:	0023      	movs	r3, r4
 80039c0:	2201      	movs	r2, #1
 80039c2:	3351      	adds	r3, #81	; 0x51
 80039c4:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <SPI_DMATransmitReceiveCplt+0x56>
      HAL_SPI_ErrorCallback(hspi);
 80039cc:	0020      	movs	r0, r4
 80039ce:	f7ff ff8c 	bl	80038ea <HAL_SPI_ErrorCallback>
}
 80039d2:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 80039d4:	0020      	movs	r0, r4
 80039d6:	f7ff ff7b 	bl	80038d0 <HAL_SPI_TxRxCpltCallback>
 80039da:	e7fa      	b.n	80039d2 <SPI_DMATransmitReceiveCplt+0x54>

080039dc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039dc:	2280      	movs	r2, #128	; 0x80
  tmpcr1 = TIMx->CR1;
 80039de:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e0:	05d2      	lsls	r2, r2, #23
 80039e2:	4290      	cmp	r0, r2
 80039e4:	d008      	beq.n	80039f8 <TIM_Base_SetConfig+0x1c>
 80039e6:	4a15      	ldr	r2, [pc, #84]	; (8003a3c <TIM_Base_SetConfig+0x60>)
 80039e8:	4290      	cmp	r0, r2
 80039ea:	d005      	beq.n	80039f8 <TIM_Base_SetConfig+0x1c>
 80039ec:	4a14      	ldr	r2, [pc, #80]	; (8003a40 <TIM_Base_SetConfig+0x64>)
 80039ee:	4290      	cmp	r0, r2
 80039f0:	d002      	beq.n	80039f8 <TIM_Base_SetConfig+0x1c>
 80039f2:	4a14      	ldr	r2, [pc, #80]	; (8003a44 <TIM_Base_SetConfig+0x68>)
 80039f4:	4290      	cmp	r0, r2
 80039f6:	d114      	bne.n	8003a22 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039f8:	2270      	movs	r2, #112	; 0x70
 80039fa:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80039fc:	684a      	ldr	r2, [r1, #4]
 80039fe:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	05d2      	lsls	r2, r2, #23
 8003a04:	4290      	cmp	r0, r2
 8003a06:	d008      	beq.n	8003a1a <TIM_Base_SetConfig+0x3e>
 8003a08:	4a0c      	ldr	r2, [pc, #48]	; (8003a3c <TIM_Base_SetConfig+0x60>)
 8003a0a:	4290      	cmp	r0, r2
 8003a0c:	d005      	beq.n	8003a1a <TIM_Base_SetConfig+0x3e>
 8003a0e:	4a0c      	ldr	r2, [pc, #48]	; (8003a40 <TIM_Base_SetConfig+0x64>)
 8003a10:	4290      	cmp	r0, r2
 8003a12:	d002      	beq.n	8003a1a <TIM_Base_SetConfig+0x3e>
 8003a14:	4a0b      	ldr	r2, [pc, #44]	; (8003a44 <TIM_Base_SetConfig+0x68>)
 8003a16:	4290      	cmp	r0, r2
 8003a18:	d103      	bne.n	8003a22 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a1a:	4a0b      	ldr	r2, [pc, #44]	; (8003a48 <TIM_Base_SetConfig+0x6c>)
 8003a1c:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a1e:	68ca      	ldr	r2, [r1, #12]
 8003a20:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a22:	2280      	movs	r2, #128	; 0x80
 8003a24:	4393      	bics	r3, r2
 8003a26:	690a      	ldr	r2, [r1, #16]
 8003a28:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003a2a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a2c:	688b      	ldr	r3, [r1, #8]
 8003a2e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a30:	680b      	ldr	r3, [r1, #0]
 8003a32:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a34:	2301      	movs	r3, #1
 8003a36:	6143      	str	r3, [r0, #20]
}
 8003a38:	4770      	bx	lr
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	40000400 	.word	0x40000400
 8003a40:	40010800 	.word	0x40010800
 8003a44:	40011400 	.word	0x40011400
 8003a48:	fffffcff 	.word	0xfffffcff

08003a4c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a4c:	2201      	movs	r2, #1
{
 8003a4e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a50:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a52:	6a03      	ldr	r3, [r0, #32]
 8003a54:	4393      	bics	r3, r2
 8003a56:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003a58:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003a5a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003a5c:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a5e:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a60:	680d      	ldr	r5, [r1, #0]
 8003a62:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a64:	2502      	movs	r5, #2
 8003a66:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a68:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a6c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a6e:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8003a70:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8003a72:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a74:	6203      	str	r3, [r0, #32]
}
 8003a76:	bd30      	pop	{r4, r5, pc}

08003a78 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a78:	2210      	movs	r2, #16
 8003a7a:	6a03      	ldr	r3, [r0, #32]
{
 8003a7c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a7e:	4393      	bics	r3, r2
 8003a80:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a82:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a84:	4c09      	ldr	r4, [pc, #36]	; (8003aac <TIM_OC2_SetConfig+0x34>)
  tmpcr2 =  TIMx->CR2;
 8003a86:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003a88:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a8a:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a8c:	680a      	ldr	r2, [r1, #0]
 8003a8e:	0212      	lsls	r2, r2, #8
 8003a90:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a92:	2420      	movs	r4, #32
 8003a94:	43a3      	bics	r3, r4
 8003a96:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a98:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9a:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a9c:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a9e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003aa0:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003aa2:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 8003aa4:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa6:	6203      	str	r3, [r0, #32]
}
 8003aa8:	bd30      	pop	{r4, r5, pc}
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	ffff8cff 	.word	0xffff8cff

08003ab0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ab0:	231f      	movs	r3, #31
{
 8003ab2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ab4:	2401      	movs	r4, #1
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003aba:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003abc:	6a03      	ldr	r3, [r0, #32]
 8003abe:	43a3      	bics	r3, r4
 8003ac0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ac2:	6a03      	ldr	r3, [r0, #32]
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	6202      	str	r2, [r0, #32]
}
 8003ac8:	bd10      	pop	{r4, pc}

08003aca <HAL_TIM_Base_Init>:
{
 8003aca:	b570      	push	{r4, r5, r6, lr}
 8003acc:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003ace:	2001      	movs	r0, #1
  if (htim == NULL)
 8003ad0:	2c00      	cmp	r4, #0
 8003ad2:	d01d      	beq.n	8003b10 <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003ad4:	0025      	movs	r5, r4
 8003ad6:	3539      	adds	r5, #57	; 0x39
 8003ad8:	782b      	ldrb	r3, [r5, #0]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d105      	bne.n	8003aec <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003ae0:	0023      	movs	r3, r4
 8003ae2:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003ae4:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003ae6:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8003ae8:	f7fe fbaa 	bl	8002240 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003aec:	2302      	movs	r3, #2
 8003aee:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003af0:	6820      	ldr	r0, [r4, #0]
 8003af2:	1d21      	adds	r1, r4, #4
 8003af4:	f7ff ff72 	bl	80039dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003af8:	0022      	movs	r2, r4
 8003afa:	2301      	movs	r3, #1
  return HAL_OK;
 8003afc:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afe:	323e      	adds	r2, #62	; 0x3e
 8003b00:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b02:	343d      	adds	r4, #61	; 0x3d
 8003b04:	3a04      	subs	r2, #4
 8003b06:	7013      	strb	r3, [r2, #0]
 8003b08:	7053      	strb	r3, [r2, #1]
 8003b0a:	7093      	strb	r3, [r2, #2]
 8003b0c:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003b0e:	702b      	strb	r3, [r5, #0]
}
 8003b10:	bd70      	pop	{r4, r5, r6, pc}
	...

08003b14 <HAL_TIM_OC_Start_DMA>:
{
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	000e      	movs	r6, r1
 8003b18:	0005      	movs	r5, r0
 8003b1a:	0011      	movs	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003b1c:	0002      	movs	r2, r0
 8003b1e:	2e00      	cmp	r6, #0
 8003b20:	d105      	bne.n	8003b2e <HAL_TIM_OC_Start_DMA+0x1a>
 8003b22:	323a      	adds	r2, #58	; 0x3a
 8003b24:	7814      	ldrb	r4, [r2, #0]
 8003b26:	b2e0      	uxtb	r0, r4
 8003b28:	2c02      	cmp	r4, #2
 8003b2a:	d10a      	bne.n	8003b42 <HAL_TIM_OC_Start_DMA+0x2e>
}
 8003b2c:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003b2e:	2e04      	cmp	r6, #4
 8003b30:	d101      	bne.n	8003b36 <HAL_TIM_OC_Start_DMA+0x22>
 8003b32:	323b      	adds	r2, #59	; 0x3b
 8003b34:	e7f6      	b.n	8003b24 <HAL_TIM_OC_Start_DMA+0x10>
 8003b36:	2e08      	cmp	r6, #8
 8003b38:	d101      	bne.n	8003b3e <HAL_TIM_OC_Start_DMA+0x2a>
 8003b3a:	323c      	adds	r2, #60	; 0x3c
 8003b3c:	e7f2      	b.n	8003b24 <HAL_TIM_OC_Start_DMA+0x10>
 8003b3e:	323d      	adds	r2, #61	; 0x3d
 8003b40:	e7f0      	b.n	8003b24 <HAL_TIM_OC_Start_DMA+0x10>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003b42:	7814      	ldrb	r4, [r2, #0]
 8003b44:	3c01      	subs	r4, #1
 8003b46:	4262      	negs	r2, r4
 8003b48:	4154      	adcs	r4, r2
 8003b4a:	b2e4      	uxtb	r4, r4
 8003b4c:	2c00      	cmp	r4, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_TIM_OC_Start_DMA+0x40>
  switch (Channel)
 8003b50:	2001      	movs	r0, #1
 8003b52:	e7eb      	b.n	8003b2c <HAL_TIM_OC_Start_DMA+0x18>
    if ((pData == NULL) && (Length > 0U))
 8003b54:	2900      	cmp	r1, #0
 8003b56:	d101      	bne.n	8003b5c <HAL_TIM_OC_Start_DMA+0x48>
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1f9      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	0028      	movs	r0, r5
 8003b60:	2e00      	cmp	r6, #0
 8003b62:	d132      	bne.n	8003bca <HAL_TIM_OC_Start_DMA+0xb6>
 8003b64:	303a      	adds	r0, #58	; 0x3a
 8003b66:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b68:	6a28      	ldr	r0, [r5, #32]
 8003b6a:	4a3c      	ldr	r2, [pc, #240]	; (8003c5c <HAL_TIM_OC_Start_DMA+0x148>)
 8003b6c:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b6e:	4a3c      	ldr	r2, [pc, #240]	; (8003c60 <HAL_TIM_OC_Start_DMA+0x14c>)
 8003b70:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003b72:	4a3c      	ldr	r2, [pc, #240]	; (8003c64 <HAL_TIM_OC_Start_DMA+0x150>)
 8003b74:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003b76:	682a      	ldr	r2, [r5, #0]
 8003b78:	3234      	adds	r2, #52	; 0x34
 8003b7a:	f7fe fd9b 	bl	80026b4 <HAL_DMA_Start_IT>
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	d1e6      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003b82:	2380      	movs	r3, #128	; 0x80
 8003b84:	682a      	ldr	r2, [r5, #0]
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	68d1      	ldr	r1, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b8e:	0031      	movs	r1, r6
 8003b90:	2201      	movs	r2, #1
 8003b92:	6828      	ldr	r0, [r5, #0]
 8003b94:	f7ff ff8c 	bl	8003ab0 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b98:	2280      	movs	r2, #128	; 0x80
 8003b9a:	682b      	ldr	r3, [r5, #0]
 8003b9c:	05d2      	lsls	r2, r2, #23
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d008      	beq.n	8003bb4 <HAL_TIM_OC_Start_DMA+0xa0>
 8003ba2:	4a31      	ldr	r2, [pc, #196]	; (8003c68 <HAL_TIM_OC_Start_DMA+0x154>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d005      	beq.n	8003bb4 <HAL_TIM_OC_Start_DMA+0xa0>
 8003ba8:	4a30      	ldr	r2, [pc, #192]	; (8003c6c <HAL_TIM_OC_Start_DMA+0x158>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d002      	beq.n	8003bb4 <HAL_TIM_OC_Start_DMA+0xa0>
 8003bae:	4a30      	ldr	r2, [pc, #192]	; (8003c70 <HAL_TIM_OC_Start_DMA+0x15c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d14c      	bne.n	8003c4e <HAL_TIM_OC_Start_DMA+0x13a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bb4:	2107      	movs	r1, #7
 8003bb6:	689a      	ldr	r2, [r3, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb8:	2000      	movs	r0, #0
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bba:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bbc:	2a06      	cmp	r2, #6
 8003bbe:	d0b5      	beq.n	8003b2c <HAL_TIM_OC_Start_DMA+0x18>
        __HAL_TIM_ENABLE(htim);
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	6819      	ldr	r1, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	e7b0      	b.n	8003b2c <HAL_TIM_OC_Start_DMA+0x18>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bca:	2e04      	cmp	r6, #4
 8003bcc:	d113      	bne.n	8003bf6 <HAL_TIM_OC_Start_DMA+0xe2>
 8003bce:	303b      	adds	r0, #59	; 0x3b
 8003bd0:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003bd2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003bd4:	4a21      	ldr	r2, [pc, #132]	; (8003c5c <HAL_TIM_OC_Start_DMA+0x148>)
 8003bd6:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003bd8:	4a21      	ldr	r2, [pc, #132]	; (8003c60 <HAL_TIM_OC_Start_DMA+0x14c>)
 8003bda:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003bdc:	4a21      	ldr	r2, [pc, #132]	; (8003c64 <HAL_TIM_OC_Start_DMA+0x150>)
 8003bde:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003be0:	682a      	ldr	r2, [r5, #0]
 8003be2:	3238      	adds	r2, #56	; 0x38
 8003be4:	f7fe fd66 	bl	80026b4 <HAL_DMA_Start_IT>
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d1b1      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003bec:	2380      	movs	r3, #128	; 0x80
 8003bee:	682a      	ldr	r2, [r5, #0]
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	68d1      	ldr	r1, [r2, #12]
 8003bf4:	e7c9      	b.n	8003b8a <HAL_TIM_OC_Start_DMA+0x76>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bf6:	2e08      	cmp	r6, #8
 8003bf8:	d113      	bne.n	8003c22 <HAL_TIM_OC_Start_DMA+0x10e>
 8003bfa:	303c      	adds	r0, #60	; 0x3c
 8003bfc:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003bfe:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003c00:	4a16      	ldr	r2, [pc, #88]	; (8003c5c <HAL_TIM_OC_Start_DMA+0x148>)
 8003c02:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003c04:	4a16      	ldr	r2, [pc, #88]	; (8003c60 <HAL_TIM_OC_Start_DMA+0x14c>)
 8003c06:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003c08:	4a16      	ldr	r2, [pc, #88]	; (8003c64 <HAL_TIM_OC_Start_DMA+0x150>)
 8003c0a:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003c0c:	682a      	ldr	r2, [r5, #0]
 8003c0e:	323c      	adds	r2, #60	; 0x3c
 8003c10:	f7fe fd50 	bl	80026b4 <HAL_DMA_Start_IT>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	d19b      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003c18:	2380      	movs	r3, #128	; 0x80
 8003c1a:	682a      	ldr	r2, [r5, #0]
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	68d1      	ldr	r1, [r2, #12]
 8003c20:	e7b3      	b.n	8003b8a <HAL_TIM_OC_Start_DMA+0x76>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c22:	303d      	adds	r0, #61	; 0x3d
 8003c24:	7002      	strb	r2, [r0, #0]
  switch (Channel)
 8003c26:	2e0c      	cmp	r6, #12
 8003c28:	d192      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003c2a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8003c2c:	4a0b      	ldr	r2, [pc, #44]	; (8003c5c <HAL_TIM_OC_Start_DMA+0x148>)
 8003c2e:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003c30:	4a0b      	ldr	r2, [pc, #44]	; (8003c60 <HAL_TIM_OC_Start_DMA+0x14c>)
 8003c32:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003c34:	4a0b      	ldr	r2, [pc, #44]	; (8003c64 <HAL_TIM_OC_Start_DMA+0x150>)
 8003c36:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003c38:	682a      	ldr	r2, [r5, #0]
 8003c3a:	3240      	adds	r2, #64	; 0x40
 8003c3c:	f7fe fd3a 	bl	80026b4 <HAL_DMA_Start_IT>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d185      	bne.n	8003b50 <HAL_TIM_OC_Start_DMA+0x3c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003c44:	2380      	movs	r3, #128	; 0x80
 8003c46:	682a      	ldr	r2, [r5, #0]
 8003c48:	015b      	lsls	r3, r3, #5
 8003c4a:	68d1      	ldr	r1, [r2, #12]
 8003c4c:	e79d      	b.n	8003b8a <HAL_TIM_OC_Start_DMA+0x76>
      __HAL_TIM_ENABLE(htim);
 8003c4e:	2201      	movs	r2, #1
 8003c50:	6819      	ldr	r1, [r3, #0]
 8003c52:	2000      	movs	r0, #0
 8003c54:	430a      	orrs	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	e768      	b.n	8003b2c <HAL_TIM_OC_Start_DMA+0x18>
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	08003f37 	.word	0x08003f37
 8003c60:	08003fa9 	.word	0x08003fa9
 8003c64:	08003fe3 	.word	0x08003fe3
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40010800 	.word	0x40010800
 8003c70:	40011400 	.word	0x40011400

08003c74 <HAL_TIM_PWM_MspInit>:
 8003c74:	4770      	bx	lr

08003c76 <HAL_TIM_PWM_Init>:
{
 8003c76:	b570      	push	{r4, r5, r6, lr}
 8003c78:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003c7a:	2001      	movs	r0, #1
  if (htim == NULL)
 8003c7c:	2c00      	cmp	r4, #0
 8003c7e:	d01d      	beq.n	8003cbc <HAL_TIM_PWM_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003c80:	0025      	movs	r5, r4
 8003c82:	3539      	adds	r5, #57	; 0x39
 8003c84:	782b      	ldrb	r3, [r5, #0]
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d105      	bne.n	8003c98 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003c8c:	0023      	movs	r3, r4
 8003c8e:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003c90:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003c92:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8003c94:	f7ff ffee 	bl	8003c74 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c9c:	6820      	ldr	r0, [r4, #0]
 8003c9e:	1d21      	adds	r1, r4, #4
 8003ca0:	f7ff fe9c 	bl	80039dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ca4:	0022      	movs	r2, r4
 8003ca6:	2301      	movs	r3, #1
  return HAL_OK;
 8003ca8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003caa:	323e      	adds	r2, #62	; 0x3e
 8003cac:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cae:	343d      	adds	r4, #61	; 0x3d
 8003cb0:	3a04      	subs	r2, #4
 8003cb2:	7013      	strb	r3, [r2, #0]
 8003cb4:	7053      	strb	r3, [r2, #1]
 8003cb6:	7093      	strb	r3, [r2, #2]
 8003cb8:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003cba:	702b      	strb	r3, [r5, #0]
}
 8003cbc:	bd70      	pop	{r4, r5, r6, pc}

08003cbe <HAL_TIM_PWM_Start_DMA>:
 8003cbe:	b510      	push	{r4, lr}
 8003cc0:	f7ff ff28 	bl	8003b14 <HAL_TIM_OC_Start_DMA>
 8003cc4:	bd10      	pop	{r4, pc}
	...

08003cc8 <HAL_TIM_PWM_ConfigChannel>:
{
 8003cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003cca:	0005      	movs	r5, r0
 8003ccc:	3538      	adds	r5, #56	; 0x38
 8003cce:	782b      	ldrb	r3, [r5, #0]
{
 8003cd0:	0007      	movs	r7, r0
 8003cd2:	000c      	movs	r4, r1
 8003cd4:	0016      	movs	r6, r2
  __HAL_LOCK(htim);
 8003cd6:	2002      	movs	r0, #2
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d00a      	beq.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8003cdc:	3801      	subs	r0, #1
 8003cde:	7028      	strb	r0, [r5, #0]
  switch (Channel)
 8003ce0:	2a08      	cmp	r2, #8
 8003ce2:	d050      	beq.n	8003d86 <HAL_TIM_PWM_ConfigChannel+0xbe>
 8003ce4:	d806      	bhi.n	8003cf4 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8003ce6:	2a00      	cmp	r2, #0
 8003ce8:	d02a      	beq.n	8003d40 <HAL_TIM_PWM_ConfigChannel+0x78>
 8003cea:	2a04      	cmp	r2, #4
 8003cec:	d03a      	beq.n	8003d64 <HAL_TIM_PWM_ConfigChannel+0x9c>
  __HAL_UNLOCK(htim);
 8003cee:	2300      	movs	r3, #0
 8003cf0:	702b      	strb	r3, [r5, #0]
}
 8003cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8003cf4:	2a0c      	cmp	r2, #12
 8003cf6:	d1fa      	bne.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cf8:	683b      	ldr	r3, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cfa:	4934      	ldr	r1, [pc, #208]	; (8003dcc <HAL_TIM_PWM_ConfigChannel+0x104>)
 8003cfc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cfe:	4834      	ldr	r0, [pc, #208]	; (8003dd0 <HAL_TIM_PWM_ConfigChannel+0x108>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d00:	400a      	ands	r2, r1
 8003d02:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003d04:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003d06:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003d08:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d0a:	4001      	ands	r1, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d0c:	6820      	ldr	r0, [r4, #0]
 8003d0e:	0207      	lsls	r7, r0, #8
  tmpccer &= ~TIM_CCER_CC4P;
 8003d10:	4830      	ldr	r0, [pc, #192]	; (8003dd4 <HAL_TIM_PWM_ConfigChannel+0x10c>)
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d12:	4339      	orrs	r1, r7
  tmpccer &= ~TIM_CCER_CC4P;
 8003d14:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d16:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8003d18:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d1a:	0312      	lsls	r2, r2, #12
  TIMx->CCMR2 = tmpccmrx;
 8003d1c:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003d1e:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d20:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 8003d22:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8003d24:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d26:	2280      	movs	r2, #128	; 0x80
 8003d28:	69d9      	ldr	r1, [r3, #28]
 8003d2a:	0112      	lsls	r2, r2, #4
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	4929      	ldr	r1, [pc, #164]	; (8003dd8 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8003d34:	400a      	ands	r2, r1
 8003d36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d38:	68e2      	ldr	r2, [r4, #12]
 8003d3a:	69d9      	ldr	r1, [r3, #28]
 8003d3c:	0212      	lsls	r2, r2, #8
 8003d3e:	e041      	b.n	8003dc4 <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d40:	6838      	ldr	r0, [r7, #0]
 8003d42:	f7ff fe83 	bl	8003a4c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d46:	2208      	movs	r2, #8
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6999      	ldr	r1, [r3, #24]
 8003d4c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d4e:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d52:	699a      	ldr	r2, [r3, #24]
 8003d54:	438a      	bics	r2, r1
 8003d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d58:	699a      	ldr	r2, [r3, #24]
 8003d5a:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003d60:	2000      	movs	r0, #0
      break;
 8003d62:	e7c4      	b.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d64:	6838      	ldr	r0, [r7, #0]
 8003d66:	f7ff fe87 	bl	8003a78 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d6a:	2280      	movs	r2, #128	; 0x80
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	0112      	lsls	r2, r2, #4
 8003d70:	6999      	ldr	r1, [r3, #24]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d76:	699a      	ldr	r2, [r3, #24]
 8003d78:	4917      	ldr	r1, [pc, #92]	; (8003dd8 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d7e:	68e2      	ldr	r2, [r4, #12]
 8003d80:	6999      	ldr	r1, [r3, #24]
 8003d82:	0212      	lsls	r2, r2, #8
 8003d84:	e7ea      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x94>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d86:	2073      	movs	r0, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d88:	683b      	ldr	r3, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d8a:	4914      	ldr	r1, [pc, #80]	; (8003ddc <HAL_TIM_PWM_ConfigChannel+0x114>)
 8003d8c:	6a1a      	ldr	r2, [r3, #32]
 8003d8e:	400a      	ands	r2, r1
 8003d90:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003d92:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003d94:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003d96:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d98:	4381      	bics	r1, r0
  tmpccmrx |= OC_Config->OCMode;
 8003d9a:	6820      	ldr	r0, [r4, #0]
 8003d9c:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC3P;
 8003d9e:	4810      	ldr	r0, [pc, #64]	; (8003de0 <HAL_TIM_PWM_ConfigChannel+0x118>)
 8003da0:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003da2:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8003da4:	605f      	str	r7, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003da6:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003da8:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003daa:	0212      	lsls	r2, r2, #8
  TIMx->CCR3 = OC_Config->Pulse;
 8003dac:	63d9      	str	r1, [r3, #60]	; 0x3c
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dae:	2104      	movs	r1, #4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003db0:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8003db2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003db4:	69da      	ldr	r2, [r3, #28]
 8003db6:	4316      	orrs	r6, r2
 8003db8:	61de      	str	r6, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	438a      	bics	r2, r1
 8003dbe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	61da      	str	r2, [r3, #28]
 8003dc8:	e7ca      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	ffffefff 	.word	0xffffefff
 8003dd0:	ffff8cff 	.word	0xffff8cff
 8003dd4:	ffffdfff 	.word	0xffffdfff
 8003dd8:	fffffbff 	.word	0xfffffbff
 8003ddc:	fffffeff 	.word	0xfffffeff
 8003de0:	fffffdff 	.word	0xfffffdff

08003de4 <HAL_TIM_ConfigClockSource>:
{
 8003de4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003de6:	0005      	movs	r5, r0
 8003de8:	2202      	movs	r2, #2
 8003dea:	3538      	adds	r5, #56	; 0x38
 8003dec:	782c      	ldrb	r4, [r5, #0]
{
 8003dee:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003df0:	0010      	movs	r0, r2
 8003df2:	2c01      	cmp	r4, #1
 8003df4:	d01d      	beq.n	8003e32 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003df6:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8003df8:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003dfa:	3639      	adds	r6, #57	; 0x39
  __HAL_LOCK(htim);
 8003dfc:	702c      	strb	r4, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003dfe:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003e00:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e02:	4849      	ldr	r0, [pc, #292]	; (8003f28 <HAL_TIM_ConfigClockSource+0x144>)
  tmpsmcr = htim->Instance->SMCR;
 8003e04:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e06:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8003e08:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003e0a:	680a      	ldr	r2, [r1, #0]
 8003e0c:	2a60      	cmp	r2, #96	; 0x60
 8003e0e:	d05d      	beq.n	8003ecc <HAL_TIM_ConfigClockSource+0xe8>
 8003e10:	d830      	bhi.n	8003e74 <HAL_TIM_ConfigClockSource+0x90>
 8003e12:	2a40      	cmp	r2, #64	; 0x40
 8003e14:	d100      	bne.n	8003e18 <HAL_TIM_ConfigClockSource+0x34>
 8003e16:	e071      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x118>
 8003e18:	d814      	bhi.n	8003e44 <HAL_TIM_ConfigClockSource+0x60>
 8003e1a:	2a20      	cmp	r2, #32
 8003e1c:	d00c      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x54>
 8003e1e:	d809      	bhi.n	8003e34 <HAL_TIM_ConfigClockSource+0x50>
 8003e20:	2110      	movs	r1, #16
 8003e22:	0010      	movs	r0, r2
 8003e24:	4388      	bics	r0, r1
 8003e26:	d007      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x54>
 8003e28:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_READY;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8003e2e:	2300      	movs	r3, #0
 8003e30:	702b      	strb	r3, [r5, #0]
}
 8003e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003e34:	2a30      	cmp	r2, #48	; 0x30
 8003e36:	d1f7      	bne.n	8003e28 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e38:	2070      	movs	r0, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003e3a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e3c:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	2107      	movs	r1, #7
 8003e42:	e030      	b.n	8003ea6 <HAL_TIM_ConfigClockSource+0xc2>
  switch (sClockSourceConfig->ClockSource)
 8003e44:	2a50      	cmp	r2, #80	; 0x50
 8003e46:	d1ef      	bne.n	8003e28 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e48:	6848      	ldr	r0, [r1, #4]
 8003e4a:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003e4c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e4e:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e50:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e52:	43a7      	bics	r7, r4
 8003e54:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e56:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003e58:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e5a:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e5c:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e5e:	240a      	movs	r4, #10
 8003e60:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8003e62:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003e64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e66:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e68:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003e6a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e6c:	438a      	bics	r2, r1
 8003e6e:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e70:	2257      	movs	r2, #87	; 0x57
 8003e72:	e018      	b.n	8003ea6 <HAL_TIM_ConfigClockSource+0xc2>
  switch (sClockSourceConfig->ClockSource)
 8003e74:	2780      	movs	r7, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8003e76:	2000      	movs	r0, #0
  switch (sClockSourceConfig->ClockSource)
 8003e78:	017f      	lsls	r7, r7, #5
 8003e7a:	42ba      	cmp	r2, r7
 8003e7c:	d0d5      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x46>
 8003e7e:	2080      	movs	r0, #128	; 0x80
 8003e80:	0180      	lsls	r0, r0, #6
 8003e82:	4282      	cmp	r2, r0
 8003e84:	d013      	beq.n	8003eae <HAL_TIM_ConfigClockSource+0xca>
 8003e86:	0020      	movs	r0, r4
 8003e88:	2a70      	cmp	r2, #112	; 0x70
 8003e8a:	d1ce      	bne.n	8003e2a <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8003e8c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8e:	4827      	ldr	r0, [pc, #156]	; (8003f2c <HAL_TIM_ConfigClockSource+0x148>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e90:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e92:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e94:	688a      	ldr	r2, [r1, #8]
 8003e96:	68c9      	ldr	r1, [r1, #12]
 8003e98:	4322      	orrs	r2, r4
 8003e9a:	0209      	lsls	r1, r1, #8
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8003ea0:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ea2:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003ea4:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ea6:	430a      	orrs	r2, r1
  HAL_StatusTypeDef status = HAL_OK;
 8003ea8:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	e7bd      	b.n	8003e2a <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8003eae:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb0:	481e      	ldr	r0, [pc, #120]	; (8003f2c <HAL_TIM_ConfigClockSource+0x148>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003eb2:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb4:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003eb6:	688a      	ldr	r2, [r1, #8]
 8003eb8:	68c9      	ldr	r1, [r1, #12]
 8003eba:	4322      	orrs	r2, r4
 8003ebc:	0209      	lsls	r1, r1, #8
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8003ec2:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ec4:	2280      	movs	r2, #128	; 0x80
 8003ec6:	6899      	ldr	r1, [r3, #8]
 8003ec8:	01d2      	lsls	r2, r2, #7
 8003eca:	e7ec      	b.n	8003ea6 <HAL_TIM_ConfigClockSource+0xc2>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ecc:	2410      	movs	r4, #16
 8003ece:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed2:	43a0      	bics	r0, r4
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed4:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed6:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ed8:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eda:	4f15      	ldr	r7, [pc, #84]	; (8003f30 <HAL_TIM_ConfigClockSource+0x14c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003edc:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ede:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ee0:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee2:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8003ee4:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8003ee6:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ee8:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003eea:	43a0      	bics	r0, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eec:	0112      	lsls	r2, r2, #4
 8003eee:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8003ef0:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8003ef2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ef4:	438a      	bics	r2, r1
 8003ef6:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ef8:	2267      	movs	r2, #103	; 0x67
 8003efa:	e7d4      	b.n	8003ea6 <HAL_TIM_ConfigClockSource+0xc2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efc:	6848      	ldr	r0, [r1, #4]
 8003efe:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003f00:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f02:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f04:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f06:	43a7      	bics	r7, r4
 8003f08:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f0a:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003f0c:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f0e:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f10:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f12:	240a      	movs	r4, #10
 8003f14:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8003f16:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003f18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f1a:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f1c:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003f1e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f20:	438a      	bics	r2, r1
 8003f22:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f24:	2247      	movs	r2, #71	; 0x47
 8003f26:	e7be      	b.n	8003ea6 <HAL_TIM_ConfigClockSource+0xc2>
 8003f28:	ffff0088 	.word	0xffff0088
 8003f2c:	ffff00ff 	.word	0xffff00ff
 8003f30:	ffff0fff 	.word	0xffff0fff

08003f34 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003f34:	4770      	bx	lr

08003f36 <TIM_DMADelayPulseCplt>:
{
 8003f36:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f38:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f3a:	6a22      	ldr	r2, [r4, #32]
 8003f3c:	4282      	cmp	r2, r0
 8003f3e:	d10d      	bne.n	8003f5c <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f40:	2301      	movs	r3, #1
 8003f42:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003f44:	69d2      	ldr	r2, [r2, #28]
 8003f46:	2a00      	cmp	r2, #0
 8003f48:	d102      	bne.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f4a:	0022      	movs	r2, r4
 8003f4c:	323a      	adds	r2, #58	; 0x3a
 8003f4e:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f50:	0020      	movs	r0, r4
 8003f52:	f7ff ffef 	bl	8003f34 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f56:	2300      	movs	r3, #0
 8003f58:	7623      	strb	r3, [r4, #24]
}
 8003f5a:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f5e:	4283      	cmp	r3, r0
 8003f60:	d109      	bne.n	8003f76 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f62:	2202      	movs	r2, #2
 8003f64:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1f1      	bne.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f6c:	0023      	movs	r3, r4
 8003f6e:	3a01      	subs	r2, #1
 8003f70:	333b      	adds	r3, #59	; 0x3b
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f72:	701a      	strb	r2, [r3, #0]
 8003f74:	e7ec      	b.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003f78:	4283      	cmp	r3, r0
 8003f7a:	d108      	bne.n	8003f8e <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1e4      	bne.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f86:	0023      	movs	r3, r4
 8003f88:	3a03      	subs	r2, #3
 8003f8a:	333c      	adds	r3, #60	; 0x3c
 8003f8c:	e7f1      	b.n	8003f72 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003f8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003f90:	4283      	cmp	r3, r0
 8003f92:	d1dd      	bne.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f94:	2208      	movs	r2, #8
 8003f96:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1d8      	bne.n	8003f50 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f9e:	0023      	movs	r3, r4
 8003fa0:	3a07      	subs	r2, #7
 8003fa2:	333d      	adds	r3, #61	; 0x3d
 8003fa4:	e7e5      	b.n	8003f72 <TIM_DMADelayPulseCplt+0x3c>

08003fa6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 8003fa6:	4770      	bx	lr

08003fa8 <TIM_DMADelayPulseHalfCplt>:
{
 8003fa8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003faa:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003fac:	6a23      	ldr	r3, [r4, #32]
 8003fae:	4283      	cmp	r3, r0
 8003fb0:	d107      	bne.n	8003fc2 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb2:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fb4:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003fb6:	0020      	movs	r0, r4
 8003fb8:	f7ff fff5 	bl	8003fa6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	7623      	strb	r3, [r4, #24]
}
 8003fc0:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003fc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fc4:	4283      	cmp	r3, r0
 8003fc6:	d101      	bne.n	8003fcc <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fc8:	2302      	movs	r3, #2
 8003fca:	e7f3      	b.n	8003fb4 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003fcc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003fce:	4283      	cmp	r3, r0
 8003fd0:	d101      	bne.n	8003fd6 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	e7ee      	b.n	8003fb4 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003fd6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003fd8:	4283      	cmp	r3, r0
 8003fda:	d1ec      	bne.n	8003fb6 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fdc:	2308      	movs	r3, #8
 8003fde:	e7e9      	b.n	8003fb4 <TIM_DMADelayPulseHalfCplt+0xc>

08003fe0 <HAL_TIM_ErrorCallback>:
 8003fe0:	4770      	bx	lr

08003fe2 <TIM_DMAError>:
{
 8003fe2:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fe4:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003fe6:	6a23      	ldr	r3, [r4, #32]
 8003fe8:	4283      	cmp	r3, r0
 8003fea:	d105      	bne.n	8003ff8 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fec:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fee:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ff0:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ff2:	323a      	adds	r2, #58	; 0x3a
    htim->State = HAL_TIM_STATE_READY;
 8003ff4:	7013      	strb	r3, [r2, #0]
 8003ff6:	e008      	b.n	800400a <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ffa:	4283      	cmp	r3, r0
 8003ffc:	d10b      	bne.n	8004016 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ffe:	2302      	movs	r3, #2
 8004000:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004002:	0023      	movs	r3, r4
 8004004:	2201      	movs	r2, #1
 8004006:	333b      	adds	r3, #59	; 0x3b
 8004008:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 800400a:	0020      	movs	r0, r4
 800400c:	f7ff ffe8 	bl	8003fe0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004010:	2300      	movs	r3, #0
 8004012:	7623      	strb	r3, [r4, #24]
}
 8004014:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004016:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004018:	2301      	movs	r3, #1
 800401a:	4282      	cmp	r2, r0
 800401c:	d104      	bne.n	8004028 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800401e:	2204      	movs	r2, #4
 8004020:	7622      	strb	r2, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004022:	0022      	movs	r2, r4
 8004024:	323c      	adds	r2, #60	; 0x3c
 8004026:	e7e5      	b.n	8003ff4 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004028:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800402a:	4282      	cmp	r2, r0
 800402c:	d104      	bne.n	8004038 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800402e:	2208      	movs	r2, #8
 8004030:	7622      	strb	r2, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004032:	0022      	movs	r2, r4
 8004034:	323d      	adds	r2, #61	; 0x3d
 8004036:	e7dd      	b.n	8003ff4 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8004038:	0022      	movs	r2, r4
 800403a:	3239      	adds	r2, #57	; 0x39
 800403c:	e7da      	b.n	8003ff4 <TIM_DMAError+0x12>
	...

08004040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004040:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004042:	0004      	movs	r4, r0
 8004044:	2202      	movs	r2, #2
 8004046:	3438      	adds	r4, #56	; 0x38
 8004048:	7825      	ldrb	r5, [r4, #0]
{
 800404a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800404c:	0010      	movs	r0, r2
 800404e:	2d01      	cmp	r5, #1
 8004050:	d020      	beq.n	8004094 <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004052:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004054:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004056:	3539      	adds	r5, #57	; 0x39
 8004058:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800405e:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004060:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004062:	680e      	ldr	r6, [r1, #0]
 8004064:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004066:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004068:	2080      	movs	r0, #128	; 0x80
 800406a:	05c0      	lsls	r0, r0, #23
 800406c:	4283      	cmp	r3, r0
 800406e:	d008      	beq.n	8004082 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8004070:	4809      	ldr	r0, [pc, #36]	; (8004098 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8004072:	4283      	cmp	r3, r0
 8004074:	d005      	beq.n	8004082 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8004076:	4809      	ldr	r0, [pc, #36]	; (800409c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8004078:	4283      	cmp	r3, r0
 800407a:	d002      	beq.n	8004082 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800407c:	4808      	ldr	r0, [pc, #32]	; (80040a0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800407e:	4283      	cmp	r3, r0
 8004080:	d104      	bne.n	800408c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004082:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004084:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004086:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004088:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800408a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800408c:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800408e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004090:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004092:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004094:	bd70      	pop	{r4, r5, r6, pc}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	40000400 	.word	0x40000400
 800409c:	40010800 	.word	0x40010800
 80040a0:	40011400 	.word	0x40011400

080040a4 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80040a4:	287f      	cmp	r0, #127	; 0x7f
 80040a6:	d907      	bls.n	80040b8 <ff_convert+0x14>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 80040a8:	2900      	cmp	r1, #0
 80040aa:	d006      	beq.n	80040ba <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80040ac:	28ff      	cmp	r0, #255	; 0xff
 80040ae:	d810      	bhi.n	80040d2 <ff_convert+0x2e>
 80040b0:	4b09      	ldr	r3, [pc, #36]	; (80040d8 <ff_convert+0x34>)
 80040b2:	3880      	subs	r0, #128	; 0x80
 80040b4:	0040      	lsls	r0, r0, #1
 80040b6:	5ac0      	ldrh	r0, [r0, r3]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 80040b8:	4770      	bx	lr
 80040ba:	4b07      	ldr	r3, [pc, #28]	; (80040d8 <ff_convert+0x34>)
				if (chr == Tbl[c]) break;
 80040bc:	881a      	ldrh	r2, [r3, #0]
 80040be:	4282      	cmp	r2, r0
 80040c0:	d004      	beq.n	80040cc <ff_convert+0x28>
			for (c = 0; c < 0x80; c++) {
 80040c2:	3101      	adds	r1, #1
 80040c4:	b289      	uxth	r1, r1
 80040c6:	3302      	adds	r3, #2
 80040c8:	2980      	cmp	r1, #128	; 0x80
 80040ca:	d1f7      	bne.n	80040bc <ff_convert+0x18>
			c = (c + 0x80) & 0xFF;
 80040cc:	3180      	adds	r1, #128	; 0x80
 80040ce:	b2c8      	uxtb	r0, r1
 80040d0:	e7f2      	b.n	80040b8 <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80040d2:	2000      	movs	r0, #0
 80040d4:	e7f0      	b.n	80040b8 <ff_convert+0x14>
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	0800565e 	.word	0x0800565e

080040dc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted */
)
{
 80040dc:	b5f0      	push	{r4, r5, r6, r7, lr}
									0xFF21,0xFF22,0xFF23,0xFF24,0xFF25,0xFF26,0xFF27,0xFF28,0xFF29,0xFF2A,0xFF2B,0xFF2C,0xFF2D,0xFF2E,0xFF2F,0xFF30,0xFF31,0xFF32,0xFF33,0xFF34,0xFF35,0xFF36,0xFF37,0xFF38,0xFF39,0xFF3A
	};
	UINT i, n, hi, li;


	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 80040de:	287f      	cmp	r0, #127	; 0x7f
 80040e0:	d806      	bhi.n	80040f0 <ff_wtoupper+0x14>
		if (chr >= 0x61 && chr <= 0x7A) chr -= 0x20;
 80040e2:	0003      	movs	r3, r0
 80040e4:	3b61      	subs	r3, #97	; 0x61
 80040e6:	2b19      	cmp	r3, #25
 80040e8:	d801      	bhi.n	80040ee <ff_wtoupper+0x12>
 80040ea:	3820      	subs	r0, #32
 80040ec:	b280      	uxth	r0, r0
		} while (--n);
		if (n) chr = upper[i];
	}

	return chr;
}
 80040ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 80040f0:	25f7      	movs	r5, #247	; 0xf7
 80040f2:	220c      	movs	r2, #12
 80040f4:	2100      	movs	r1, #0
			if (chr == lower[i]) break;
 80040f6:	4e0a      	ldr	r6, [pc, #40]	; (8004120 <ff_wtoupper+0x44>)
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 80040f8:	006d      	lsls	r5, r5, #1
			i = li + (hi - li) / 2;
 80040fa:	1a6b      	subs	r3, r5, r1
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	185b      	adds	r3, r3, r1
			if (chr == lower[i]) break;
 8004100:	005c      	lsls	r4, r3, #1
 8004102:	5ba7      	ldrh	r7, [r4, r6]
 8004104:	4287      	cmp	r7, r0
 8004106:	d007      	beq.n	8004118 <ff_wtoupper+0x3c>
			if (chr > lower[i]) li = i; else hi = i;
 8004108:	d304      	bcc.n	8004114 <ff_wtoupper+0x38>
			i = li + (hi - li) / 2;
 800410a:	001d      	movs	r5, r3
		} while (--n);
 800410c:	3a01      	subs	r2, #1
 800410e:	2a00      	cmp	r2, #0
 8004110:	d1f3      	bne.n	80040fa <ff_wtoupper+0x1e>
 8004112:	e7ec      	b.n	80040ee <ff_wtoupper+0x12>
			i = li + (hi - li) / 2;
 8004114:	0019      	movs	r1, r3
 8004116:	e7f9      	b.n	800410c <ff_wtoupper+0x30>
		if (n) chr = upper[i];
 8004118:	4b02      	ldr	r3, [pc, #8]	; (8004124 <ff_wtoupper+0x48>)
 800411a:	5ae0      	ldrh	r0, [r4, r3]
	return chr;
 800411c:	e7e7      	b.n	80040ee <ff_wtoupper+0x12>
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	0800575e 	.word	0x0800575e
 8004124:	08005b3a 	.word	0x08005b3a

08004128 <disk_status>:

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
	if (SD_ff_hw.initialized)
 8004128:	4b02      	ldr	r3, [pc, #8]	; (8004134 <disk_status+0xc>)
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	4243      	negs	r3, r0
 800412e:	4158      	adcs	r0, r3
 8004130:	b2c0      	uxtb	r0, r0
		return 0;

	return STA_NOINIT;
}
 8004132:	4770      	bx	lr
 8004134:	200012e4 	.word	0x200012e4

08004138 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004138:	b510      	push	{r4, lr}
	if (hwif_init(&SD_ff_hw) == 0)
 800413a:	4803      	ldr	r0, [pc, #12]	; (8004148 <disk_initialize+0x10>)
 800413c:	f000 fa7e 	bl	800463c <hwif_init>
 8004140:	1e43      	subs	r3, r0, #1
 8004142:	4198      	sbcs	r0, r3
		return 0;

	return STA_NOINIT;
}
 8004144:	b2c0      	uxtb	r0, r0
 8004146:	bd10      	pop	{r4, pc}
 8004148:	200012e4 	.word	0x200012e4

0800414c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	0014      	movs	r4, r2
 8004150:	000d      	movs	r5, r1
 8004152:	189e      	adds	r6, r3, r2
	int i;

	for (i=0; i<count; i++)
 8004154:	42b4      	cmp	r4, r6
 8004156:	d101      	bne.n	800415c <disk_read+0x10>
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
			return RES_ERROR;

	return RES_OK;
 8004158:	2000      	movs	r0, #0
}
 800415a:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
 800415c:	002a      	movs	r2, r5
 800415e:	0021      	movs	r1, r4
 8004160:	4805      	ldr	r0, [pc, #20]	; (8004178 <disk_read+0x2c>)
 8004162:	f000 fb15 	bl	8004790 <sd_read>
 8004166:	2380      	movs	r3, #128	; 0x80
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	3401      	adds	r4, #1
 800416c:	18ed      	adds	r5, r5, r3
 800416e:	2800      	cmp	r0, #0
 8004170:	d0f0      	beq.n	8004154 <disk_read+0x8>
			return RES_ERROR;
 8004172:	2001      	movs	r0, #1
 8004174:	e7f1      	b.n	800415a <disk_read+0xe>
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	200012e4 	.word	0x200012e4

0800417c <crc7_one>:
	int i;
	const uint8_t g = 0x89;
	t ^= data;
	for (i=0; i<8; i++) {
		if (t & 0x80)
			t ^= g;
 800417c:	2277      	movs	r2, #119	; 0x77
	t ^= data;
 800417e:	2308      	movs	r3, #8
 8004180:	4048      	eors	r0, r1
			t ^= g;
 8004182:	4252      	negs	r2, r2
		if (t & 0x80)
 8004184:	b241      	sxtb	r1, r0
 8004186:	2900      	cmp	r1, #0
 8004188:	da01      	bge.n	800418e <crc7_one+0x12>
			t ^= g;
 800418a:	4050      	eors	r0, r2
 800418c:	b2c0      	uxtb	r0, r0
		t <<= 1;
 800418e:	0040      	lsls	r0, r0, #1
 8004190:	3b01      	subs	r3, #1
 8004192:	b2c0      	uxtb	r0, r0
	for (i=0; i<8; i++) {
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f5      	bne.n	8004184 <crc7_one+0x8>
	}
	return t;
}
 8004198:	4770      	bx	lr
	...

0800419c <spi_txrx>:
{
 800419c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t out = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	466a      	mov	r2, sp
{
 80041a2:	210f      	movs	r1, #15
	uint8_t out = 0;
 80041a4:	75d3      	strb	r3, [r2, #23]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 80041a6:	2217      	movs	r2, #23
{
 80041a8:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 80041aa:	3b01      	subs	r3, #1
{
 80041ac:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 80041ae:	446a      	add	r2, sp
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	4804      	ldr	r0, [pc, #16]	; (80041c4 <spi_txrx+0x28>)
 80041b4:	3302      	adds	r3, #2
 80041b6:	f7ff f993 	bl	80034e0 <HAL_SPI_TransmitReceive>
	return out;
 80041ba:	466b      	mov	r3, sp
 80041bc:	7dd8      	ldrb	r0, [r3, #23]
}
 80041be:	b007      	add	sp, #28
 80041c0:	bd00      	pop	{pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	200001a0 	.word	0x200001a0

080041c8 <sd_cmd>:


/*** sd functions - on top of spi code ***/

static void sd_cmd(uint8_t cmd, uint32_t arg)
{
 80041c8:	b570      	push	{r4, r5, r6, lr}
	uint8_t crc = 0;
	spi_txrx(0x40 | cmd);
 80041ca:	2540      	movs	r5, #64	; 0x40
 80041cc:	4305      	orrs	r5, r0
 80041ce:	0028      	movs	r0, r5
{
 80041d0:	000c      	movs	r4, r1
	spi_txrx(0x40 | cmd);
 80041d2:	f7ff ffe3 	bl	800419c <spi_txrx>
	crc = crc7_one(crc, 0x40 | cmd);
 80041d6:	0029      	movs	r1, r5
 80041d8:	2000      	movs	r0, #0
 80041da:	f7ff ffcf 	bl	800417c <crc7_one>
 80041de:	0005      	movs	r5, r0
	spi_txrx(arg >> 24);
 80041e0:	0e26      	lsrs	r6, r4, #24
 80041e2:	0030      	movs	r0, r6
 80041e4:	f7ff ffda 	bl	800419c <spi_txrx>
	crc = crc7_one(crc, arg >> 24);
 80041e8:	0031      	movs	r1, r6
 80041ea:	0028      	movs	r0, r5
 80041ec:	f7ff ffc6 	bl	800417c <crc7_one>
 80041f0:	0006      	movs	r6, r0
	spi_txrx(arg >> 16);
 80041f2:	0c25      	lsrs	r5, r4, #16
 80041f4:	b2ed      	uxtb	r5, r5
 80041f6:	0028      	movs	r0, r5
 80041f8:	f7ff ffd0 	bl	800419c <spi_txrx>
	crc = crc7_one(crc, arg >> 16);
 80041fc:	0029      	movs	r1, r5
 80041fe:	0030      	movs	r0, r6
 8004200:	f7ff ffbc 	bl	800417c <crc7_one>
 8004204:	0006      	movs	r6, r0
	spi_txrx(arg >> 8);
 8004206:	0a25      	lsrs	r5, r4, #8
 8004208:	b2ed      	uxtb	r5, r5
 800420a:	0028      	movs	r0, r5
 800420c:	f7ff ffc6 	bl	800419c <spi_txrx>
	crc = crc7_one(crc, arg >> 8);
 8004210:	0029      	movs	r1, r5
 8004212:	0030      	movs	r0, r6
 8004214:	f7ff ffb2 	bl	800417c <crc7_one>
 8004218:	0005      	movs	r5, r0
	spi_txrx(arg);
 800421a:	b2e4      	uxtb	r4, r4
 800421c:	0020      	movs	r0, r4
 800421e:	f7ff ffbd 	bl	800419c <spi_txrx>
	crc = crc7_one(crc, arg);
 8004222:	0021      	movs	r1, r4
 8004224:	0028      	movs	r0, r5
 8004226:	f7ff ffa9 	bl	800417c <crc7_one>
	//spi_txrx(0x95);
	spi_txrx(crc | 0x1);	/* crc7, for cmd0 */
 800422a:	2301      	movs	r3, #1
 800422c:	4318      	orrs	r0, r3
 800422e:	b2c0      	uxtb	r0, r0
 8004230:	f7ff ffb4 	bl	800419c <spi_txrx>
}
 8004234:	bd70      	pop	{r4, r5, r6, pc}
	...

08004238 <sd_get_r1>:

static uint8_t sd_get_r1()
{
 8004238:	b510      	push	{r4, lr}
	int tries = 1000;
	uint8_t r;

	while (tries--) {
 800423a:	4c05      	ldr	r4, [pc, #20]	; (8004250 <sd_get_r1+0x18>)
 800423c:	3c01      	subs	r4, #1
		r = spi_txrx(0xff);
 800423e:	20ff      	movs	r0, #255	; 0xff
	while (tries--) {
 8004240:	2c00      	cmp	r4, #0
 8004242:	d003      	beq.n	800424c <sd_get_r1+0x14>
		r = spi_txrx(0xff);
 8004244:	f7ff ffaa 	bl	800419c <spi_txrx>
		if ((r & 0x80) == 0)
 8004248:	0603      	lsls	r3, r0, #24
 800424a:	d4f7      	bmi.n	800423c <sd_get_r1+0x4>
			return r;
	}
	return 0xff;
}
 800424c:	bd10      	pop	{r4, pc}
 800424e:	46c0      	nop			; (mov r8, r8)
 8004250:	000003e9 	.word	0x000003e9

08004254 <sd_nec>:


/* Nec (=Ncr? which is limited to [0,8]) dummy bytes before lowering CS,
 * as described in sandisk doc, 5.4. */
static void sd_nec()
{
 8004254:	b510      	push	{r4, lr}
 8004256:	2408      	movs	r4, #8
	int i;
	for (i=0; i<8; i++)
		spi_txrx(0xff);
 8004258:	20ff      	movs	r0, #255	; 0xff
 800425a:	3c01      	subs	r4, #1
 800425c:	f7ff ff9e 	bl	800419c <spi_txrx>
	for (i=0; i<8; i++)
 8004260:	2c00      	cmp	r4, #0
 8004262:	d1f9      	bne.n	8004258 <sd_nec+0x4>
}
 8004264:	bd10      	pop	{r4, pc}

08004266 <sd_get_r7>:
{
 8004266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004268:	0006      	movs	r6, r0
	r = sd_get_r1();
 800426a:	f7ff ffe5 	bl	8004238 <sd_get_r1>
 800426e:	0005      	movs	r5, r0
	if (r != 0x01)
 8004270:	2801      	cmp	r0, #1
 8004272:	d113      	bne.n	800429c <sd_get_r7+0x36>
	r = spi_txrx(0xff) << 24;
 8004274:	20ff      	movs	r0, #255	; 0xff
 8004276:	f7ff ff91 	bl	800419c <spi_txrx>
 800427a:	0604      	lsls	r4, r0, #24
	r |= spi_txrx(0xff) << 16;
 800427c:	20ff      	movs	r0, #255	; 0xff
 800427e:	f7ff ff8d 	bl	800419c <spi_txrx>
 8004282:	0407      	lsls	r7, r0, #16
	r |= spi_txrx(0xff) << 8;
 8004284:	20ff      	movs	r0, #255	; 0xff
 8004286:	f7ff ff89 	bl	800419c <spi_txrx>
	r |= spi_txrx(0xff) << 16;
 800428a:	4327      	orrs	r7, r4
	r |= spi_txrx(0xff) << 8;
 800428c:	0004      	movs	r4, r0
	r |= spi_txrx(0xff);
 800428e:	20ff      	movs	r0, #255	; 0xff
 8004290:	f7ff ff84 	bl	800419c <spi_txrx>
	r |= spi_txrx(0xff) << 8;
 8004294:	0224      	lsls	r4, r4, #8
 8004296:	4307      	orrs	r7, r0
	r |= spi_txrx(0xff);
 8004298:	433c      	orrs	r4, r7
	*r7 = r;
 800429a:	6034      	str	r4, [r6, #0]
}
 800429c:	0028      	movs	r0, r5
 800429e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042a0 <sd_read_status.isra.0>:

static int sd_read_status(hwif *hw)
{
	uint16_t r2;

	spi_cs_low();
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	20a0      	movs	r0, #160	; 0xa0
static int sd_read_status(hwif *hw)
 80042a4:	b570      	push	{r4, r5, r6, lr}
	spi_cs_low();
 80042a6:	2200      	movs	r2, #0
 80042a8:	0209      	lsls	r1, r1, #8
 80042aa:	05c0      	lsls	r0, r0, #23
 80042ac:	f7fe fb50 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(13, 0);
 80042b0:	2100      	movs	r1, #0
 80042b2:	200d      	movs	r0, #13
 80042b4:	f7ff ff88 	bl	80041c8 <sd_cmd>
	while (tries--) {
 80042b8:	4d0b      	ldr	r5, [pc, #44]	; (80042e8 <sd_read_status.isra.0+0x48>)
 80042ba:	3d01      	subs	r5, #1
 80042bc:	2d00      	cmp	r5, #0
 80042be:	d10a      	bne.n	80042d6 <sd_read_status.isra.0+0x36>
	r2 = sd_get_r2();
	sd_nec();
 80042c0:	f7ff ffc8 	bl	8004254 <sd_nec>
	spi_cs_high();
 80042c4:	2180      	movs	r1, #128	; 0x80
 80042c6:	20a0      	movs	r0, #160	; 0xa0
 80042c8:	2201      	movs	r2, #1
 80042ca:	0209      	lsls	r1, r1, #8
 80042cc:	05c0      	lsls	r0, r0, #23
 80042ce:	f7fe fb3f 	bl	8002950 <HAL_GPIO_WritePin>
	if (r2 & 0x8000)
		return -1;
	if (r2)

	return 0;
}
 80042d2:	2000      	movs	r0, #0
 80042d4:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 80042d6:	20ff      	movs	r0, #255	; 0xff
 80042d8:	f7ff ff60 	bl	800419c <spi_txrx>
		if ((r & 0x80) == 0)
 80042dc:	0603      	lsls	r3, r0, #24
 80042de:	d4ec      	bmi.n	80042ba <sd_read_status.isra.0+0x1a>
	r = r<<8 | spi_txrx(0xff);
 80042e0:	20ff      	movs	r0, #255	; 0xff
 80042e2:	f7ff ff5b 	bl	800419c <spi_txrx>
	return r;
 80042e6:	e7eb      	b.n	80042c0 <sd_read_status.isra.0+0x20>
 80042e8:	000003e9 	.word	0x000003e9

080042ec <sd_get_data.isra.0>:

/* 0xfe marks data start, then len bytes of data and crc16 */
static int sd_get_data(hwif *hw, uint8_t *buf, int len)
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	0005      	movs	r5, r0
 80042f0:	000c      	movs	r4, r1
 80042f2:	4e0c      	ldr	r6, [pc, #48]	; (8004324 <sd_get_data.isra.0+0x38>)
	uint8_t r;
	uint16_t _crc16;
	uint16_t calc_crc;
	int i;

	while (tries--) {
 80042f4:	3e01      	subs	r6, #1
 80042f6:	2e00      	cmp	r6, #0
 80042f8:	d102      	bne.n	8004300 <sd_get_data.isra.0+0x14>
		r = spi_txrx(0xff);
		if (r == 0xfe)
			break;
	}
	if (tries < 0)
		return -1;
 80042fa:	2001      	movs	r0, #1
 80042fc:	4240      	negs	r0, r0
	//if (_crc16 != calc_crc) {
	//	return -1;
	//}

	return 0;
}
 80042fe:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8004300:	20ff      	movs	r0, #255	; 0xff
 8004302:	f7ff ff4b 	bl	800419c <spi_txrx>
		if (r == 0xfe)
 8004306:	28fe      	cmp	r0, #254	; 0xfe
 8004308:	d1f4      	bne.n	80042f4 <sd_get_data.isra.0+0x8>
	dma_complete = 0;
 800430a:	2300      	movs	r3, #0
 800430c:	4e06      	ldr	r6, [pc, #24]	; (8004328 <sd_get_data.isra.0+0x3c>)
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 800430e:	0029      	movs	r1, r5
 8004310:	4806      	ldr	r0, [pc, #24]	; (800432c <sd_get_data.isra.0+0x40>)
 8004312:	b2a2      	uxth	r2, r4
	dma_complete = 0;
 8004314:	7033      	strb	r3, [r6, #0]
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8004316:	f7ff fa63 	bl	80037e0 <HAL_SPI_Receive_DMA>
	while (dma_complete == 0);
 800431a:	7833      	ldrb	r3, [r6, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0fc      	beq.n	800431a <sd_get_data.isra.0+0x2e>
 8004320:	2000      	movs	r0, #0
 8004322:	e7ec      	b.n	80042fe <sd_get_data.isra.0+0x12>
 8004324:	00004e21 	.word	0x00004e21
 8004328:	200010c8 	.word	0x200010c8
 800432c:	200001a0 	.word	0x200001a0

08004330 <sd_readsector.isra.0>:

	return 0;
}


static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 8004330:	b570      	push	{r4, r5, r6, lr}
 8004332:	0005      	movs	r5, r0
 8004334:	000c      	movs	r4, r1
{
	int r;

	spi_cs_low();
 8004336:	20a0      	movs	r0, #160	; 0xa0
 8004338:	2180      	movs	r1, #128	; 0x80
static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 800433a:	0016      	movs	r6, r2
	spi_cs_low();
 800433c:	0209      	lsls	r1, r1, #8
 800433e:	2200      	movs	r2, #0
 8004340:	05c0      	lsls	r0, r0, #23
 8004342:	f7fe fb05 	bl	8002950 <HAL_GPIO_WritePin>
	if (hw->capabilities & CAP_SDHC)
 8004346:	682b      	ldr	r3, [r5, #0]
		sd_cmd(17, address); /* read single block */
 8004348:	0021      	movs	r1, r4
	if (hw->capabilities & CAP_SDHC)
 800434a:	079b      	lsls	r3, r3, #30
 800434c:	d400      	bmi.n	8004350 <sd_readsector.isra.0+0x20>
	else
		sd_cmd(17, address*512); /* read single block */
 800434e:	0261      	lsls	r1, r4, #9
 8004350:	2011      	movs	r0, #17
 8004352:	f7ff ff39 	bl	80041c8 <sd_cmd>

	r = sd_get_r1();
 8004356:	f7ff ff6f 	bl	8004238 <sd_get_r1>
	if (r == 0xff) {
 800435a:	28ff      	cmp	r0, #255	; 0xff
 800435c:	d109      	bne.n	8004372 <sd_readsector.isra.0+0x42>
		spi_cs_high();
 800435e:	2180      	movs	r1, #128	; 0x80
 8004360:	20a0      	movs	r0, #160	; 0xa0
 8004362:	2201      	movs	r2, #1
 8004364:	05c0      	lsls	r0, r0, #23
 8004366:	0209      	lsls	r1, r1, #8
 8004368:	f7fe faf2 	bl	8002950 <HAL_GPIO_WritePin>
		r = -1;
 800436c:	2001      	movs	r0, #1

	r = sd_get_data(hw, buf, 512);
	sd_nec();
	spi_cs_high();
	if (r == -1) {
		r = -3;
 800436e:	4240      	negs	r0, r0
	}

	return 0;
 fail:
	return r;
}
 8004370:	bd70      	pop	{r4, r5, r6, pc}
	if (r & 0xfe) {
 8004372:	2501      	movs	r5, #1
 8004374:	43a8      	bics	r0, r5
 8004376:	b2c4      	uxtb	r4, r0
 8004378:	2c00      	cmp	r4, #0
 800437a:	d008      	beq.n	800438e <sd_readsector.isra.0+0x5e>
		spi_cs_high();
 800437c:	2180      	movs	r1, #128	; 0x80
 800437e:	20a0      	movs	r0, #160	; 0xa0
 8004380:	002a      	movs	r2, r5
 8004382:	05c0      	lsls	r0, r0, #23
 8004384:	0209      	lsls	r1, r1, #8
 8004386:	f7fe fae3 	bl	8002950 <HAL_GPIO_WritePin>
		r = -2;
 800438a:	2002      	movs	r0, #2
 800438c:	e7ef      	b.n	800436e <sd_readsector.isra.0+0x3e>
	r = sd_get_data(hw, buf, 512);
 800438e:	2180      	movs	r1, #128	; 0x80
 8004390:	0030      	movs	r0, r6
 8004392:	0089      	lsls	r1, r1, #2
 8004394:	f7ff ffaa 	bl	80042ec <sd_get_data.isra.0>
 8004398:	0006      	movs	r6, r0
	sd_nec();
 800439a:	f7ff ff5b 	bl	8004254 <sd_nec>
	spi_cs_high();
 800439e:	2180      	movs	r1, #128	; 0x80
 80043a0:	20a0      	movs	r0, #160	; 0xa0
 80043a2:	002a      	movs	r2, r5
 80043a4:	05c0      	lsls	r0, r0, #23
 80043a6:	0209      	lsls	r1, r1, #8
 80043a8:	f7fe fad2 	bl	8002950 <HAL_GPIO_WritePin>
	return 0;
 80043ac:	0020      	movs	r0, r4
	if (r == -1) {
 80043ae:	1c73      	adds	r3, r6, #1
 80043b0:	d1de      	bne.n	8004370 <sd_readsector.isra.0+0x40>
		r = -3;
 80043b2:	2003      	movs	r0, #3
 80043b4:	e7db      	b.n	800436e <sd_readsector.isra.0+0x3e>
	...

080043b8 <sd_init.isra.0>:
	hw->capabilities = 0;
 80043b8:	2300      	movs	r3, #0
static int sd_init(hwif *hw)
 80043ba:	b5f0      	push	{r4, r5, r6, r7, lr}
	hw->capabilities = 0;
 80043bc:	6003      	str	r3, [r0, #0]
static int sd_init(hwif *hw)
 80043be:	0004      	movs	r4, r0
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80043c0:	489c      	ldr	r0, [pc, #624]	; (8004634 <sd_init.isra.0+0x27c>)
 80043c2:	3318      	adds	r3, #24
static int sd_init(hwif *hw)
 80043c4:	b085      	sub	sp, #20
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80043c6:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 80043c8:	f7ff f828 	bl	800341c <HAL_SPI_Init>
	spi_cs_high();
 80043cc:	2180      	movs	r1, #128	; 0x80
 80043ce:	20a0      	movs	r0, #160	; 0xa0
 80043d0:	2201      	movs	r2, #1
 80043d2:	0209      	lsls	r1, r1, #8
 80043d4:	05c0      	lsls	r0, r0, #23
 80043d6:	f7fe fabb 	bl	8002950 <HAL_GPIO_WritePin>
 80043da:	260a      	movs	r6, #10
		spi_txrx(0xff);
 80043dc:	20ff      	movs	r0, #255	; 0xff
 80043de:	3e01      	subs	r6, #1
 80043e0:	f7ff fedc 	bl	800419c <spi_txrx>
	for (i=0; i<10; i++)
 80043e4:	2e00      	cmp	r6, #0
 80043e6:	d1f9      	bne.n	80043dc <sd_init.isra.0+0x24>
	spi_cs_low();
 80043e8:	2180      	movs	r1, #128	; 0x80
 80043ea:	20a0      	movs	r0, #160	; 0xa0
 80043ec:	0032      	movs	r2, r6
 80043ee:	0209      	lsls	r1, r1, #8
 80043f0:	05c0      	lsls	r0, r0, #23
 80043f2:	f7fe faad 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(0, 0);
 80043f6:	0031      	movs	r1, r6
 80043f8:	0030      	movs	r0, r6
 80043fa:	f7ff fee5 	bl	80041c8 <sd_cmd>
	r = sd_get_r1();
 80043fe:	f7ff ff1b 	bl	8004238 <sd_get_r1>
 8004402:	0005      	movs	r5, r0
	sd_nec();
 8004404:	f7ff ff26 	bl	8004254 <sd_nec>
	spi_cs_high();
 8004408:	2180      	movs	r1, #128	; 0x80
 800440a:	20a0      	movs	r0, #160	; 0xa0
 800440c:	2201      	movs	r2, #1
 800440e:	0209      	lsls	r1, r1, #8
 8004410:	05c0      	lsls	r0, r0, #23
 8004412:	f7fe fa9d 	bl	8002950 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8004416:	2dff      	cmp	r5, #255	; 0xff
 8004418:	d104      	bne.n	8004424 <sd_init.isra.0+0x6c>
	return -1;
 800441a:	2501      	movs	r5, #1
	return -2;
 800441c:	426d      	negs	r5, r5
}
 800441e:	0028      	movs	r0, r5
 8004420:	b005      	add	sp, #20
 8004422:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (r != 0x01) {
 8004424:	2d01      	cmp	r5, #1
 8004426:	d001      	beq.n	800442c <sd_init.isra.0+0x74>
	return -2;
 8004428:	2502      	movs	r5, #2
 800442a:	e7f7      	b.n	800441c <sd_init.isra.0+0x64>
	spi_cs_low();
 800442c:	2180      	movs	r1, #128	; 0x80
 800442e:	20a0      	movs	r0, #160	; 0xa0
 8004430:	0032      	movs	r2, r6
 8004432:	0209      	lsls	r1, r1, #8
 8004434:	05c0      	lsls	r0, r0, #23
 8004436:	f7fe fa8b 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(8, 0x1aa /* VHS = 1 */);
 800443a:	21d5      	movs	r1, #213	; 0xd5
 800443c:	2008      	movs	r0, #8
 800443e:	0049      	lsls	r1, r1, #1
 8004440:	f7ff fec2 	bl	80041c8 <sd_cmd>
	r = sd_get_r7(&r7);
 8004444:	a802      	add	r0, sp, #8
 8004446:	f7ff ff0e 	bl	8004266 <sd_get_r7>
 800444a:	0007      	movs	r7, r0
	sd_nec();
 800444c:	f7ff ff02 	bl	8004254 <sd_nec>
	spi_cs_high();
 8004450:	2180      	movs	r1, #128	; 0x80
 8004452:	20a0      	movs	r0, #160	; 0xa0
 8004454:	002a      	movs	r2, r5
 8004456:	0209      	lsls	r1, r1, #8
 8004458:	05c0      	lsls	r0, r0, #23
 800445a:	f7fe fa79 	bl	8002950 <HAL_GPIO_WritePin>
	hw->capabilities |= CAP_VER2_00;
 800445e:	002a      	movs	r2, r5
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	431a      	orrs	r2, r3
 8004464:	6022      	str	r2, [r4, #0]
	if (r == 0xff)
 8004466:	2fff      	cmp	r7, #255	; 0xff
 8004468:	d0d7      	beq.n	800441a <sd_init.isra.0+0x62>
	if (r == 0x01)
 800446a:	2f01      	cmp	r7, #1
 800446c:	d003      	beq.n	8004476 <sd_init.isra.0+0xbe>
	else if (r & 0x4) {
 800446e:	077a      	lsls	r2, r7, #29
 8004470:	d5da      	bpl.n	8004428 <sd_init.isra.0+0x70>
		hw->capabilities &= ~CAP_VER2_00;
 8004472:	43ab      	bics	r3, r5
 8004474:	6023      	str	r3, [r4, #0]
	spi_cs_low();
 8004476:	2180      	movs	r1, #128	; 0x80
 8004478:	20a0      	movs	r0, #160	; 0xa0
 800447a:	2200      	movs	r2, #0
 800447c:	0209      	lsls	r1, r1, #8
 800447e:	05c0      	lsls	r0, r0, #23
 8004480:	f7fe fa66 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(58, 0);
 8004484:	2100      	movs	r1, #0
 8004486:	203a      	movs	r0, #58	; 0x3a
 8004488:	f7ff fe9e 	bl	80041c8 <sd_cmd>
	r = sd_get_r3(&r3);
 800448c:	a803      	add	r0, sp, #12
 800448e:	f7ff feea 	bl	8004266 <sd_get_r7>
 8004492:	0005      	movs	r5, r0
	sd_nec();
 8004494:	f7ff fede 	bl	8004254 <sd_nec>
	spi_cs_high();
 8004498:	2180      	movs	r1, #128	; 0x80
 800449a:	20a0      	movs	r0, #160	; 0xa0
 800449c:	2201      	movs	r2, #1
 800449e:	0209      	lsls	r1, r1, #8
 80044a0:	05c0      	lsls	r0, r0, #23
 80044a2:	f7fe fa55 	bl	8002950 <HAL_GPIO_WritePin>
	if (r == 0xff)
 80044a6:	2dff      	cmp	r5, #255	; 0xff
 80044a8:	d0b7      	beq.n	800441a <sd_init.isra.0+0x62>
	if (r != 0x01 && !(r & 0x4)) { /* allow it to not be implemented - old cards */
 80044aa:	2d01      	cmp	r5, #1
 80044ac:	d001      	beq.n	80044b2 <sd_init.isra.0+0xfa>
 80044ae:	076b      	lsls	r3, r5, #29
 80044b0:	d5ba      	bpl.n	8004428 <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00)
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	07db      	lsls	r3, r3, #31
 80044b6:	d501      	bpl.n	80044bc <sd_init.isra.0+0x104>
		hcs = 1<<30;
 80044b8:	2680      	movs	r6, #128	; 0x80
 80044ba:	05f6      	lsls	r6, r6, #23
 80044bc:	4b5e      	ldr	r3, [pc, #376]	; (8004638 <sd_init.isra.0+0x280>)
 80044be:	9301      	str	r3, [sp, #4]
		spi_cs_low();
 80044c0:	2180      	movs	r1, #128	; 0x80
 80044c2:	20a0      	movs	r0, #160	; 0xa0
 80044c4:	2200      	movs	r2, #0
 80044c6:	0209      	lsls	r1, r1, #8
 80044c8:	05c0      	lsls	r0, r0, #23
 80044ca:	f7fe fa41 	bl	8002950 <HAL_GPIO_WritePin>
		sd_cmd(55, 0);
 80044ce:	2100      	movs	r1, #0
 80044d0:	2037      	movs	r0, #55	; 0x37
 80044d2:	f7ff fe79 	bl	80041c8 <sd_cmd>
		r = sd_get_r1();
 80044d6:	f7ff feaf 	bl	8004238 <sd_get_r1>
 80044da:	0005      	movs	r5, r0
		sd_nec();
 80044dc:	f7ff feba 	bl	8004254 <sd_nec>
		spi_cs_high();
 80044e0:	2180      	movs	r1, #128	; 0x80
 80044e2:	20a0      	movs	r0, #160	; 0xa0
 80044e4:	2201      	movs	r2, #1
 80044e6:	0209      	lsls	r1, r1, #8
 80044e8:	05c0      	lsls	r0, r0, #23
 80044ea:	f7fe fa31 	bl	8002950 <HAL_GPIO_WritePin>
		if (r == 0xff)
 80044ee:	2dff      	cmp	r5, #255	; 0xff
 80044f0:	d100      	bne.n	80044f4 <sd_init.isra.0+0x13c>
 80044f2:	e792      	b.n	800441a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 80044f4:	2701      	movs	r7, #1
 80044f6:	43bd      	bics	r5, r7
 80044f8:	b2ea      	uxtb	r2, r5
 80044fa:	2a00      	cmp	r2, #0
 80044fc:	d194      	bne.n	8004428 <sd_init.isra.0+0x70>
		spi_cs_low();
 80044fe:	2180      	movs	r1, #128	; 0x80
 8004500:	20a0      	movs	r0, #160	; 0xa0
 8004502:	0209      	lsls	r1, r1, #8
 8004504:	05c0      	lsls	r0, r0, #23
 8004506:	f7fe fa23 	bl	8002950 <HAL_GPIO_WritePin>
		sd_cmd(41, hcs);
 800450a:	0031      	movs	r1, r6
 800450c:	2029      	movs	r0, #41	; 0x29
 800450e:	f7ff fe5b 	bl	80041c8 <sd_cmd>
		r = sd_get_r1();
 8004512:	f7ff fe91 	bl	8004238 <sd_get_r1>
 8004516:	0005      	movs	r5, r0
		sd_nec();
 8004518:	f7ff fe9c 	bl	8004254 <sd_nec>
		spi_cs_high();
 800451c:	2180      	movs	r1, #128	; 0x80
 800451e:	20a0      	movs	r0, #160	; 0xa0
 8004520:	003a      	movs	r2, r7
 8004522:	0209      	lsls	r1, r1, #8
 8004524:	05c0      	lsls	r0, r0, #23
 8004526:	f7fe fa13 	bl	8002950 <HAL_GPIO_WritePin>
		if (r == 0xff)
 800452a:	2dff      	cmp	r5, #255	; 0xff
 800452c:	d100      	bne.n	8004530 <sd_init.isra.0+0x178>
 800452e:	e774      	b.n	800441a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8004530:	002b      	movs	r3, r5
 8004532:	43bb      	bics	r3, r7
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d000      	beq.n	800453c <sd_init.isra.0+0x184>
 800453a:	e775      	b.n	8004428 <sd_init.isra.0+0x70>
	} while (r != 0 && tries--);
 800453c:	2d00      	cmp	r5, #0
 800453e:	d023      	beq.n	8004588 <sd_init.isra.0+0x1d0>
 8004540:	9b01      	ldr	r3, [sp, #4]
 8004542:	3b01      	subs	r3, #1
 8004544:	9301      	str	r3, [sp, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1ba      	bne.n	80044c0 <sd_init.isra.0+0x108>
 800454a:	e76d      	b.n	8004428 <sd_init.isra.0+0x70>
		spi_cs_low();
 800454c:	2180      	movs	r1, #128	; 0x80
 800454e:	20a0      	movs	r0, #160	; 0xa0
 8004550:	0209      	lsls	r1, r1, #8
 8004552:	05c0      	lsls	r0, r0, #23
 8004554:	f7fe f9fc 	bl	8002950 <HAL_GPIO_WritePin>
		sd_cmd(16, 512);
 8004558:	2180      	movs	r1, #128	; 0x80
 800455a:	2010      	movs	r0, #16
 800455c:	0089      	lsls	r1, r1, #2
 800455e:	f7ff fe33 	bl	80041c8 <sd_cmd>
		r = sd_get_r1();
 8004562:	f7ff fe69 	bl	8004238 <sd_get_r1>
 8004566:	0004      	movs	r4, r0
		sd_nec();
 8004568:	f7ff fe74 	bl	8004254 <sd_nec>
		spi_cs_high();
 800456c:	2180      	movs	r1, #128	; 0x80
 800456e:	20a0      	movs	r0, #160	; 0xa0
 8004570:	2201      	movs	r2, #1
 8004572:	0209      	lsls	r1, r1, #8
 8004574:	05c0      	lsls	r0, r0, #23
 8004576:	f7fe f9eb 	bl	8002950 <HAL_GPIO_WritePin>
		if (r == 0xff)
 800457a:	2cff      	cmp	r4, #255	; 0xff
 800457c:	d100      	bne.n	8004580 <sd_init.isra.0+0x1c8>
 800457e:	e74c      	b.n	800441a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8004580:	23fe      	movs	r3, #254	; 0xfe
 8004582:	421c      	tst	r4, r3
 8004584:	d031      	beq.n	80045ea <sd_init.isra.0+0x232>
 8004586:	e74f      	b.n	8004428 <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00) {
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	423b      	tst	r3, r7
 800458c:	d027      	beq.n	80045de <sd_init.isra.0+0x226>
		spi_cs_low();
 800458e:	2180      	movs	r1, #128	; 0x80
 8004590:	20a0      	movs	r0, #160	; 0xa0
 8004592:	002a      	movs	r2, r5
 8004594:	0209      	lsls	r1, r1, #8
 8004596:	05c0      	lsls	r0, r0, #23
 8004598:	f7fe f9da 	bl	8002950 <HAL_GPIO_WritePin>
		sd_cmd(58, 0);
 800459c:	0029      	movs	r1, r5
 800459e:	203a      	movs	r0, #58	; 0x3a
 80045a0:	f7ff fe12 	bl	80041c8 <sd_cmd>
		r = sd_get_r3(&r3);
 80045a4:	a803      	add	r0, sp, #12
 80045a6:	f7ff fe5e 	bl	8004266 <sd_get_r7>
 80045aa:	0006      	movs	r6, r0
		sd_nec();
 80045ac:	f7ff fe52 	bl	8004254 <sd_nec>
		spi_cs_high();
 80045b0:	2180      	movs	r1, #128	; 0x80
 80045b2:	20a0      	movs	r0, #160	; 0xa0
 80045b4:	003a      	movs	r2, r7
 80045b6:	0209      	lsls	r1, r1, #8
 80045b8:	05c0      	lsls	r0, r0, #23
 80045ba:	f7fe f9c9 	bl	8002950 <HAL_GPIO_WritePin>
		if (r == 0xff)
 80045be:	2eff      	cmp	r6, #255	; 0xff
 80045c0:	d100      	bne.n	80045c4 <sd_init.isra.0+0x20c>
 80045c2:	e72a      	b.n	800441a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 80045c4:	43be      	bics	r6, r7
 80045c6:	b2f6      	uxtb	r6, r6
 80045c8:	2e00      	cmp	r6, #0
 80045ca:	d000      	beq.n	80045ce <sd_init.isra.0+0x216>
 80045cc:	e72c      	b.n	8004428 <sd_init.isra.0+0x70>
			if (r3>>30 & 1) {
 80045ce:	9b03      	ldr	r3, [sp, #12]
 80045d0:	0f9b      	lsrs	r3, r3, #30
 80045d2:	423b      	tst	r3, r7
 80045d4:	d003      	beq.n	80045de <sd_init.isra.0+0x226>
				hw->capabilities |= CAP_SDHC;
 80045d6:	2302      	movs	r3, #2
 80045d8:	6822      	ldr	r2, [r4, #0]
 80045da:	4313      	orrs	r3, r2
 80045dc:	6023      	str	r3, [r4, #0]
	if ((hw->capabilities & CAP_SDHC) == 0) {
 80045de:	6821      	ldr	r1, [r4, #0]
 80045e0:	2302      	movs	r3, #2
 80045e2:	000a      	movs	r2, r1
 80045e4:	401a      	ands	r2, r3
 80045e6:	4219      	tst	r1, r3
 80045e8:	d0b0      	beq.n	800454c <sd_init.isra.0+0x194>
	spi_cs_low();
 80045ea:	2180      	movs	r1, #128	; 0x80
 80045ec:	20a0      	movs	r0, #160	; 0xa0
 80045ee:	2200      	movs	r2, #0
 80045f0:	0209      	lsls	r1, r1, #8
 80045f2:	05c0      	lsls	r0, r0, #23
 80045f4:	f7fe f9ac 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(59, 0);
 80045f8:	2100      	movs	r1, #0
 80045fa:	203b      	movs	r0, #59	; 0x3b
 80045fc:	f7ff fde4 	bl	80041c8 <sd_cmd>
	r = sd_get_r1();
 8004600:	f7ff fe1a 	bl	8004238 <sd_get_r1>
 8004604:	0004      	movs	r4, r0
	sd_nec();
 8004606:	f7ff fe25 	bl	8004254 <sd_nec>
	spi_cs_high();
 800460a:	2180      	movs	r1, #128	; 0x80
 800460c:	20a0      	movs	r0, #160	; 0xa0
 800460e:	2201      	movs	r2, #1
 8004610:	0209      	lsls	r1, r1, #8
 8004612:	05c0      	lsls	r0, r0, #23
 8004614:	f7fe f99c 	bl	8002950 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8004618:	2cff      	cmp	r4, #255	; 0xff
 800461a:	d100      	bne.n	800461e <sd_init.isra.0+0x266>
 800461c:	e6fd      	b.n	800441a <sd_init.isra.0+0x62>
	if (r & 0xfe) {
 800461e:	23fe      	movs	r3, #254	; 0xfe
 8004620:	0022      	movs	r2, r4
 8004622:	401a      	ands	r2, r3
 8004624:	421c      	tst	r4, r3
 8004626:	d000      	beq.n	800462a <sd_init.isra.0+0x272>
 8004628:	e6fe      	b.n	8004428 <sd_init.isra.0+0x70>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800462a:	4802      	ldr	r0, [pc, #8]	; (8004634 <sd_init.isra.0+0x27c>)
 800462c:	61c2      	str	r2, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 800462e:	f7fe fef5 	bl	800341c <HAL_SPI_Init>
}
 8004632:	e6f4      	b.n	800441e <sd_init.isra.0+0x66>
 8004634:	200001a0 	.word	0x200001a0
 8004638:	000003e9 	.word	0x000003e9

0800463c <hwif_init>:


/*** public API - on top of sd/spi code ***/

int hwif_init(hwif* hw)
{
 800463c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int tries = 10;

	if (hw->initialized)
		return 0;
 800463e:	2500      	movs	r5, #0
	if (hw->initialized)
 8004640:	6803      	ldr	r3, [r0, #0]
{
 8004642:	0004      	movs	r4, r0
	if (hw->initialized)
 8004644:	42ab      	cmp	r3, r5
 8004646:	d10a      	bne.n	800465e <hwif_init+0x22>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8004648:	2318      	movs	r3, #24
 800464a:	4850      	ldr	r0, [pc, #320]	; (800478c <hwif_init+0x150>)
}
 800464c:	260b      	movs	r6, #11
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800464e:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8004650:	f7fe fee4 	bl	800341c <HAL_SPI_Init>

	spi_init();

	while (tries--) {
 8004654:	3e01      	subs	r6, #1
 8004656:	2e00      	cmp	r6, #0
 8004658:	d104      	bne.n	8004664 <hwif_init+0x28>
	/* read status register */
	sd_read_status(hw);

	sd_read_cid(hw);
	if (sd_read_csd(hw) != 0)
		return -1;
 800465a:	2501      	movs	r5, #1
 800465c:	426d      	negs	r5, r5

	hw->initialized = 1;
	return 0;
}
 800465e:	0028      	movs	r0, r5
 8004660:	b004      	add	sp, #16
 8004662:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_init(hw) == 0)
 8004664:	0020      	movs	r0, r4
 8004666:	300c      	adds	r0, #12
 8004668:	f7ff fea6 	bl	80043b8 <sd_init.isra.0>
 800466c:	1e05      	subs	r5, r0, #0
 800466e:	d1f1      	bne.n	8004654 <hwif_init+0x18>
	sd_read_status(hw);
 8004670:	f7ff fe16 	bl	80042a0 <sd_read_status.isra.0>
	spi_cs_low();
 8004674:	2180      	movs	r1, #128	; 0x80
 8004676:	20a0      	movs	r0, #160	; 0xa0
 8004678:	002a      	movs	r2, r5
 800467a:	0209      	lsls	r1, r1, #8
 800467c:	05c0      	lsls	r0, r0, #23
 800467e:	f7fe f967 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(10, 0);
 8004682:	0029      	movs	r1, r5
 8004684:	200a      	movs	r0, #10
 8004686:	f7ff fd9f 	bl	80041c8 <sd_cmd>
	r = sd_get_r1();
 800468a:	f7ff fdd5 	bl	8004238 <sd_get_r1>
	if (r == 0xff) {
 800468e:	28ff      	cmp	r0, #255	; 0xff
 8004690:	d11d      	bne.n	80046ce <hwif_init+0x92>
		spi_cs_high();
 8004692:	2201      	movs	r2, #1
	spi_cs_high();
 8004694:	2180      	movs	r1, #128	; 0x80
 8004696:	20a0      	movs	r0, #160	; 0xa0
 8004698:	0209      	lsls	r1, r1, #8
 800469a:	05c0      	lsls	r0, r0, #23
 800469c:	f7fe f958 	bl	8002950 <HAL_GPIO_WritePin>
	spi_cs_low();
 80046a0:	2180      	movs	r1, #128	; 0x80
 80046a2:	20a0      	movs	r0, #160	; 0xa0
 80046a4:	2200      	movs	r2, #0
 80046a6:	0209      	lsls	r1, r1, #8
 80046a8:	05c0      	lsls	r0, r0, #23
 80046aa:	f7fe f951 	bl	8002950 <HAL_GPIO_WritePin>
	sd_cmd(9, 0);
 80046ae:	2100      	movs	r1, #0
 80046b0:	2009      	movs	r0, #9
 80046b2:	f7ff fd89 	bl	80041c8 <sd_cmd>
	r = sd_get_r1();
 80046b6:	f7ff fdbf 	bl	8004238 <sd_get_r1>
	if (r == 0xff) {
 80046ba:	28ff      	cmp	r0, #255	; 0xff
 80046bc:	d114      	bne.n	80046e8 <hwif_init+0xac>
		spi_cs_high();
 80046be:	2180      	movs	r1, #128	; 0x80
 80046c0:	20a0      	movs	r0, #160	; 0xa0
 80046c2:	2201      	movs	r2, #1
 80046c4:	0209      	lsls	r1, r1, #8
 80046c6:	05c0      	lsls	r0, r0, #23
 80046c8:	f7fe f942 	bl	8002950 <HAL_GPIO_WritePin>
 80046cc:	e7c5      	b.n	800465a <hwif_init+0x1e>
	if (r & 0xfe) {
 80046ce:	2501      	movs	r5, #1
 80046d0:	43a8      	bics	r0, r5
 80046d2:	b2c0      	uxtb	r0, r0
 80046d4:	2800      	cmp	r0, #0
 80046d6:	d1dc      	bne.n	8004692 <hwif_init+0x56>
	r = sd_get_data(hw, buf, 16);
 80046d8:	2110      	movs	r1, #16
 80046da:	4668      	mov	r0, sp
 80046dc:	f7ff fe06 	bl	80042ec <sd_get_data.isra.0>
	sd_nec();
 80046e0:	f7ff fdb8 	bl	8004254 <sd_nec>
	spi_cs_high();
 80046e4:	002a      	movs	r2, r5
 80046e6:	e7d5      	b.n	8004694 <hwif_init+0x58>
	if (r & 0xfe) {
 80046e8:	2601      	movs	r6, #1
 80046ea:	43b0      	bics	r0, r6
 80046ec:	b2c0      	uxtb	r0, r0
 80046ee:	2800      	cmp	r0, #0
 80046f0:	d1e5      	bne.n	80046be <hwif_init+0x82>
	r = sd_get_data(hw, buf, 16);
 80046f2:	2110      	movs	r1, #16
 80046f4:	4668      	mov	r0, sp
 80046f6:	f7ff fdf9 	bl	80042ec <sd_get_data.isra.0>
 80046fa:	0005      	movs	r5, r0
	sd_nec();
 80046fc:	f7ff fdaa 	bl	8004254 <sd_nec>
	spi_cs_high();
 8004700:	2180      	movs	r1, #128	; 0x80
 8004702:	20a0      	movs	r0, #160	; 0xa0
 8004704:	0032      	movs	r2, r6
 8004706:	0209      	lsls	r1, r1, #8
 8004708:	05c0      	lsls	r0, r0, #23
 800470a:	f7fe f921 	bl	8002950 <HAL_GPIO_WritePin>
	if (r == -1) {
 800470e:	1c6b      	adds	r3, r5, #1
 8004710:	d0a5      	beq.n	800465e <hwif_init+0x22>
	if ((buf[0] >> 6) + 1 == 1) {
 8004712:	466b      	mov	r3, sp
 8004714:	7a99      	ldrb	r1, [r3, #10]
 8004716:	79da      	ldrb	r2, [r3, #7]
 8004718:	7a1d      	ldrb	r5, [r3, #8]
 800471a:	7a58      	ldrb	r0, [r3, #9]
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	099b      	lsrs	r3, r3, #6
 8004720:	d12a      	bne.n	8004778 <hwif_init+0x13c>
	capacity = (((buf[6]&0x3)<<10 | buf[7]<<2 | buf[8]>>6)+1) << (2+(((buf[9]&3) << 1) | buf[10]>>7)) << ((buf[5] & 0xf) - 9);
 8004722:	466b      	mov	r3, sp
 8004724:	26c0      	movs	r6, #192	; 0xc0
 8004726:	799b      	ldrb	r3, [r3, #6]
 8004728:	0136      	lsls	r6, r6, #4
 800472a:	029b      	lsls	r3, r3, #10
 800472c:	0092      	lsls	r2, r2, #2
 800472e:	09ad      	lsrs	r5, r5, #6
 8004730:	432a      	orrs	r2, r5
 8004732:	4033      	ands	r3, r6
 8004734:	4313      	orrs	r3, r2
 8004736:	2206      	movs	r2, #6
 8004738:	0040      	lsls	r0, r0, #1
 800473a:	4010      	ands	r0, r2
 800473c:	09ca      	lsrs	r2, r1, #7
 800473e:	4310      	orrs	r0, r2
 8004740:	466a      	mov	r2, sp
 8004742:	3002      	adds	r0, #2
 8004744:	3301      	adds	r3, #1
 8004746:	4083      	lsls	r3, r0
 8004748:	200f      	movs	r0, #15
 800474a:	7952      	ldrb	r2, [r2, #5]
 800474c:	4002      	ands	r2, r0
 800474e:	3a09      	subs	r2, #9
 8004750:	4093      	lsls	r3, r2
	hw->sectors = capacity;
 8004752:	6063      	str	r3, [r4, #4]
	hw->erase_sectors = 1;
 8004754:	2301      	movs	r3, #1
	if (((buf[10]>>6)&1) == 0)
 8004756:	098a      	lsrs	r2, r1, #6
	hw->erase_sectors = 1;
 8004758:	60a3      	str	r3, [r4, #8]
	if (((buf[10]>>6)&1) == 0)
 800475a:	421a      	tst	r2, r3
 800475c:	d108      	bne.n	8004770 <hwif_init+0x134>
		hw->erase_sectors = ((buf[10]&0x3f)<<1 | buf[11]>>7) + 1;
 800475e:	4099      	lsls	r1, r3
 8004760:	337d      	adds	r3, #125	; 0x7d
 8004762:	4019      	ands	r1, r3
 8004764:	466b      	mov	r3, sp
 8004766:	7adb      	ldrb	r3, [r3, #11]
 8004768:	09db      	lsrs	r3, r3, #7
 800476a:	4319      	orrs	r1, r3
 800476c:	3101      	adds	r1, #1
 800476e:	60a1      	str	r1, [r4, #8]
	hw->initialized = 1;
 8004770:	2301      	movs	r3, #1
	return 0;
 8004772:	2500      	movs	r5, #0
	hw->initialized = 1;
 8004774:	6023      	str	r3, [r4, #0]
	return 0;
 8004776:	e772      	b.n	800465e <hwif_init+0x22>
		hw->capabilities |= CAP_SDHC;
 8004778:	2302      	movs	r3, #2
 800477a:	68e6      	ldr	r6, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 800477c:	0412      	lsls	r2, r2, #16
		hw->capabilities |= CAP_SDHC;
 800477e:	4333      	orrs	r3, r6
 8004780:	60e3      	str	r3, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 8004782:	022b      	lsls	r3, r5, #8
 8004784:	4313      	orrs	r3, r2
 8004786:	4303      	orrs	r3, r0
	capacity *= 1024; /* in 512 B sectors */
 8004788:	029b      	lsls	r3, r3, #10
 800478a:	e7e2      	b.n	8004752 <hwif_init+0x116>
 800478c:	200001a0 	.word	0x200001a0

08004790 <sd_read>:

int sd_read(hwif* hw, uint32_t address, uint8_t *buf)
{
 8004790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004792:	300c      	adds	r0, #12
 8004794:	000e      	movs	r6, r1
 8004796:	0017      	movs	r7, r2
 8004798:	0005      	movs	r5, r0
	int r;
	int tries = 10;

	r = sd_readsector(hw, address, buf);
 800479a:	f7ff fdc9 	bl	8004330 <sd_readsector.isra.0>

	while (r < 0 && tries--) {
 800479e:	230b      	movs	r3, #11
	r = sd_readsector(hw, address, buf);
 80047a0:	0004      	movs	r4, r0
	while (r < 0 && tries--) {
 80047a2:	9301      	str	r3, [sp, #4]
 80047a4:	2c00      	cmp	r4, #0
 80047a6:	da04      	bge.n	80047b2 <sd_read+0x22>
 80047a8:	9b01      	ldr	r3, [sp, #4]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	9301      	str	r3, [sp, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <sd_read+0x26>
		r = sd_readsector(hw, address, buf);
	}
	if (tries == -1)

	return r;
}
 80047b2:	0020      	movs	r0, r4
 80047b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (sd_init(hw) != 0)
 80047b6:	0028      	movs	r0, r5
 80047b8:	f7ff fdfe 	bl	80043b8 <sd_init.isra.0>
 80047bc:	2800      	cmp	r0, #0
 80047be:	d1f1      	bne.n	80047a4 <sd_read+0x14>
		sd_read_status(hw);
 80047c0:	f7ff fd6e 	bl	80042a0 <sd_read_status.isra.0>
		r = sd_readsector(hw, address, buf);
 80047c4:	003a      	movs	r2, r7
 80047c6:	0031      	movs	r1, r6
 80047c8:	0028      	movs	r0, r5
 80047ca:	f7ff fdb1 	bl	8004330 <sd_readsector.isra.0>
 80047ce:	0004      	movs	r4, r0
 80047d0:	e7e8      	b.n	80047a4 <sd_read+0x14>
	...

080047d4 <HAL_SPI_RxCpltCallback>:

	return r;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi) {
    dma_complete = 1;
 80047d4:	2201      	movs	r2, #1
 80047d6:	4b01      	ldr	r3, [pc, #4]	; (80047dc <HAL_SPI_RxCpltCallback+0x8>)
 80047d8:	701a      	strb	r2, [r3, #0]
	return;
}
 80047da:	4770      	bx	lr
 80047dc:	200010c8 	.word	0x200010c8

080047e0 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80047e0:	6802      	ldr	r2, [r0, #0]
 80047e2:	1e13      	subs	r3, r2, #0
 80047e4:	d103      	bne.n	80047ee <get_ldnumber+0xe>
	int vol = -1;
 80047e6:	2001      	movs	r0, #1
 80047e8:	4240      	negs	r0, r0
 80047ea:	e00e      	b.n	800480a <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80047ec:	3301      	adds	r3, #1
 80047ee:	7819      	ldrb	r1, [r3, #0]
 80047f0:	291f      	cmp	r1, #31
 80047f2:	d909      	bls.n	8004808 <get_ldnumber+0x28>
 80047f4:	293a      	cmp	r1, #58	; 0x3a
 80047f6:	d1f9      	bne.n	80047ec <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 80047f8:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80047fa:	428b      	cmp	r3, r1
 80047fc:	d1f3      	bne.n	80047e6 <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80047fe:	7812      	ldrb	r2, [r2, #0]
 8004800:	2a30      	cmp	r2, #48	; 0x30
 8004802:	d1f0      	bne.n	80047e6 <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8004804:	3301      	adds	r3, #1
 8004806:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8004808:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800480a:	4770      	bx	lr

0800480c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800480c:	b510      	push	{r4, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800480e:	2800      	cmp	r0, #0
 8004810:	d011      	beq.n	8004836 <validate+0x2a>
 8004812:	6803      	ldr	r3, [r0, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00e      	beq.n	8004836 <validate+0x2a>
 8004818:	781a      	ldrb	r2, [r3, #0]
 800481a:	2a00      	cmp	r2, #0
 800481c:	d00b      	beq.n	8004836 <validate+0x2a>
 800481e:	88d9      	ldrh	r1, [r3, #6]
 8004820:	8882      	ldrh	r2, [r0, #4]
 8004822:	4291      	cmp	r1, r2
 8004824:	d107      	bne.n	8004836 <validate+0x2a>
 8004826:	7858      	ldrb	r0, [r3, #1]
 8004828:	f7ff fc7e 	bl	8004128 <disk_status>
 800482c:	2201      	movs	r2, #1
 800482e:	0003      	movs	r3, r0
 8004830:	4013      	ands	r3, r2
 8004832:	4210      	tst	r0, r2
 8004834:	d000      	beq.n	8004838 <validate+0x2c>
		return FR_INVALID_OBJECT;
 8004836:	2309      	movs	r3, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 8004838:	0018      	movs	r0, r3
 800483a:	bd10      	pop	{r4, pc}

0800483c <move_window>:
{
 800483c:	b570      	push	{r4, r5, r6, lr}
 800483e:	0004      	movs	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004840:	6a63      	ldr	r3, [r4, #36]	; 0x24
{
 8004842:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 8004844:	2000      	movs	r0, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004846:	428b      	cmp	r3, r1
 8004848:	d00c      	beq.n	8004864 <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800484a:	000a      	movs	r2, r1
 800484c:	0021      	movs	r1, r4
 800484e:	2301      	movs	r3, #1
 8004850:	7860      	ldrb	r0, [r4, #1]
 8004852:	3128      	adds	r1, #40	; 0x28
 8004854:	f7ff fc7a 	bl	800414c <disk_read>
 8004858:	2800      	cmp	r0, #0
 800485a:	d002      	beq.n	8004862 <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800485c:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 800485e:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004860:	426d      	negs	r5, r5
			fs->winsect = sector;
 8004862:	6265      	str	r5, [r4, #36]	; 0x24
}
 8004864:	bd70      	pop	{r4, r5, r6, pc}
	...

08004868 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004868:	2300      	movs	r3, #0
{
 800486a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800486c:	7103      	strb	r3, [r0, #4]
 800486e:	3b01      	subs	r3, #1
 8004870:	6243      	str	r3, [r0, #36]	; 0x24
{
 8004872:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8004874:	f7ff ffe2 	bl	800483c <move_window>
 8004878:	2800      	cmp	r0, #0
 800487a:	d121      	bne.n	80048c0 <check_fs+0x58>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800487c:	4b12      	ldr	r3, [pc, #72]	; (80048c8 <check_fs+0x60>)
 800487e:	5ce2      	ldrb	r2, [r4, r3]
 8004880:	4b12      	ldr	r3, [pc, #72]	; (80048cc <check_fs+0x64>)
 8004882:	0212      	lsls	r2, r2, #8
 8004884:	5ce3      	ldrb	r3, [r4, r3]
 8004886:	4313      	orrs	r3, r2
 8004888:	4a11      	ldr	r2, [pc, #68]	; (80048d0 <check_fs+0x68>)
 800488a:	b21b      	sxth	r3, r3
 800488c:	4293      	cmp	r3, r2
 800488e:	d119      	bne.n	80048c4 <check_fs+0x5c>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8004890:	0022      	movs	r2, r4
 8004892:	325e      	adds	r2, #94	; 0x5e
 8004894:	8853      	ldrh	r3, [r2, #2]
 8004896:	8811      	ldrh	r1, [r2, #0]
 8004898:	041b      	lsls	r3, r3, #16
 800489a:	430b      	orrs	r3, r1
 800489c:	4a0d      	ldr	r2, [pc, #52]	; (80048d4 <check_fs+0x6c>)
 800489e:	021b      	lsls	r3, r3, #8
 80048a0:	0a1b      	lsrs	r3, r3, #8
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00b      	beq.n	80048be <check_fs+0x56>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80048a6:	347a      	adds	r4, #122	; 0x7a
 80048a8:	8860      	ldrh	r0, [r4, #2]
 80048aa:	8823      	ldrh	r3, [r4, #0]
 80048ac:	0400      	lsls	r0, r0, #16
 80048ae:	4318      	orrs	r0, r3
 80048b0:	0200      	lsls	r0, r0, #8
 80048b2:	4b09      	ldr	r3, [pc, #36]	; (80048d8 <check_fs+0x70>)
 80048b4:	0a00      	lsrs	r0, r0, #8
 80048b6:	18c0      	adds	r0, r0, r3
 80048b8:	1e43      	subs	r3, r0, #1
 80048ba:	4198      	sbcs	r0, r3
		return 3;
 80048bc:	b2c0      	uxtb	r0, r0
}
 80048be:	bd10      	pop	{r4, pc}
		return 3;
 80048c0:	2003      	movs	r0, #3
 80048c2:	e7fc      	b.n	80048be <check_fs+0x56>
		return 2;
 80048c4:	2002      	movs	r0, #2
 80048c6:	e7fa      	b.n	80048be <check_fs+0x56>
 80048c8:	00000227 	.word	0x00000227
 80048cc:	00000226 	.word	0x00000226
 80048d0:	ffffaa55 	.word	0xffffaa55
 80048d4:	00544146 	.word	0x00544146
 80048d8:	ffabbeba 	.word	0xffabbeba

080048dc <find_volume.isra.0>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 80048dc:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 80048de:	2300      	movs	r3, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 80048e0:	0007      	movs	r7, r0
 80048e2:	b08b      	sub	sp, #44	; 0x2c
 80048e4:	0008      	movs	r0, r1
	*rfs = 0;
 80048e6:	603b      	str	r3, [r7, #0]
	vol = get_ldnumber(path);
 80048e8:	f7ff ff7a 	bl	80047e0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80048ec:	250b      	movs	r5, #11
	vol = get_ldnumber(path);
 80048ee:	1e06      	subs	r6, r0, #0
	if (vol < 0) return FR_INVALID_DRIVE;
 80048f0:	db15      	blt.n	800491e <find_volume.isra.0+0x42>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80048f2:	4b78      	ldr	r3, [pc, #480]	; (8004ad4 <find_volume.isra.0+0x1f8>)
 80048f4:	0082      	lsls	r2, r0, #2
 80048f6:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80048f8:	3501      	adds	r5, #1
 80048fa:	2c00      	cmp	r4, #0
 80048fc:	d00f      	beq.n	800491e <find_volume.isra.0+0x42>
	if (fs->fs_type) {					/* If the volume has been mounted */
 80048fe:	7823      	ldrb	r3, [r4, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 8004900:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10e      	bne.n	8004924 <find_volume.isra.0+0x48>
	fs->fs_type = 0;					/* Clear the file system object */
 8004906:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004908:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800490a:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800490c:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800490e:	f7ff fc13 	bl	8004138 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004912:	2601      	movs	r6, #1
 8004914:	0007      	movs	r7, r0
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004916:	2503      	movs	r5, #3
 8004918:	4037      	ands	r7, r6
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800491a:	4230      	tst	r0, r6
 800491c:	d00b      	beq.n	8004936 <find_volume.isra.0+0x5a>
}
 800491e:	0028      	movs	r0, r5
 8004920:	b00b      	add	sp, #44	; 0x2c
 8004922:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = disk_status(fs->drv);
 8004924:	7860      	ldrb	r0, [r4, #1]
 8004926:	f7ff fbff 	bl	8004128 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800492a:	2301      	movs	r3, #1
 800492c:	0005      	movs	r5, r0
 800492e:	401d      	ands	r5, r3
 8004930:	4218      	tst	r0, r3
 8004932:	d1e8      	bne.n	8004906 <find_volume.isra.0+0x2a>
 8004934:	e7f3      	b.n	800491e <find_volume.isra.0+0x42>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004936:	0039      	movs	r1, r7
 8004938:	0020      	movs	r0, r4
 800493a:	f7ff ff95 	bl	8004868 <check_fs>
 800493e:	0005      	movs	r5, r0
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004940:	2801      	cmp	r0, #1
 8004942:	d12c      	bne.n	800499e <find_volume.isra.0+0xc2>
 8004944:	0023      	movs	r3, r4
 8004946:	4a64      	ldr	r2, [pc, #400]	; (8004ad8 <find_volume.isra.0+0x1fc>)
 8004948:	33e7      	adds	r3, #231	; 0xe7
 800494a:	a906      	add	r1, sp, #24
 800494c:	33ff      	adds	r3, #255	; 0xff
 800494e:	18a0      	adds	r0, r4, r2
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004950:	2200      	movs	r2, #0
 8004952:	791e      	ldrb	r6, [r3, #4]
 8004954:	4296      	cmp	r6, r2
 8004956:	d009      	beq.n	800496c <find_volume.isra.0+0x90>
 8004958:	7a5e      	ldrb	r6, [r3, #9]
 800495a:	7a1a      	ldrb	r2, [r3, #8]
 800495c:	0236      	lsls	r6, r6, #8
 800495e:	4316      	orrs	r6, r2
 8004960:	7a9a      	ldrb	r2, [r3, #10]
 8004962:	0412      	lsls	r2, r2, #16
 8004964:	4316      	orrs	r6, r2
 8004966:	7ada      	ldrb	r2, [r3, #11]
 8004968:	0612      	lsls	r2, r2, #24
 800496a:	4332      	orrs	r2, r6
 800496c:	3310      	adds	r3, #16
 800496e:	c104      	stmia	r1!, {r2}
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004970:	4298      	cmp	r0, r3
 8004972:	d1ed      	bne.n	8004950 <find_volume.isra.0+0x74>
 8004974:	2600      	movs	r6, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004976:	2702      	movs	r7, #2
			bsect = br[i];
 8004978:	00b3      	lsls	r3, r6, #2
 800497a:	aa06      	add	r2, sp, #24
 800497c:	58d3      	ldr	r3, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800497e:	0038      	movs	r0, r7
			bsect = br[i];
 8004980:	9301      	str	r3, [sp, #4]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004982:	2b00      	cmp	r3, #0
 8004984:	d005      	beq.n	8004992 <find_volume.isra.0+0xb6>
 8004986:	0019      	movs	r1, r3
 8004988:	0020      	movs	r0, r4
 800498a:	f7ff ff6d 	bl	8004868 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800498e:	2800      	cmp	r0, #0
 8004990:	d00d      	beq.n	80049ae <find_volume.isra.0+0xd2>
 8004992:	3601      	adds	r6, #1
 8004994:	2e04      	cmp	r6, #4
 8004996:	d1ef      	bne.n	8004978 <find_volume.isra.0+0x9c>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004998:	2803      	cmp	r0, #3
 800499a:	d106      	bne.n	80049aa <find_volume.isra.0+0xce>
 800499c:	e7bf      	b.n	800491e <find_volume.isra.0+0x42>
 800499e:	2803      	cmp	r0, #3
 80049a0:	d100      	bne.n	80049a4 <find_volume.isra.0+0xc8>
 80049a2:	e095      	b.n	8004ad0 <find_volume.isra.0+0x1f4>
	bsect = 0;
 80049a4:	9701      	str	r7, [sp, #4]
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80049a6:	2800      	cmp	r0, #0
 80049a8:	d001      	beq.n	80049ae <find_volume.isra.0+0xd2>
 80049aa:	250d      	movs	r5, #13
 80049ac:	e7b7      	b.n	800491e <find_volume.isra.0+0x42>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80049ae:	0023      	movs	r3, r4
 80049b0:	3334      	adds	r3, #52	; 0x34
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	0212      	lsls	r2, r2, #8
 80049ba:	4313      	orrs	r3, r2
 80049bc:	2280      	movs	r2, #128	; 0x80
 80049be:	b21b      	sxth	r3, r3
 80049c0:	0092      	lsls	r2, r2, #2
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d1f1      	bne.n	80049aa <find_volume.isra.0+0xce>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 80049c6:	0023      	movs	r3, r4
 80049c8:	0022      	movs	r2, r4
 80049ca:	333f      	adds	r3, #63	; 0x3f
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	323e      	adds	r2, #62	; 0x3e
 80049d0:	7817      	ldrb	r7, [r2, #0]
 80049d2:	021b      	lsls	r3, r3, #8
 80049d4:	431f      	orrs	r7, r3
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 80049d6:	d100      	bne.n	80049da <find_volume.isra.0+0xfe>
 80049d8:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80049da:	0023      	movs	r3, r4
	fs->fsize = fasize;
 80049dc:	6127      	str	r7, [r4, #16]
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80049de:	3338      	adds	r3, #56	; 0x38
 80049e0:	781a      	ldrb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80049e2:	1e53      	subs	r3, r2, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80049e4:	70e2      	strb	r2, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d8df      	bhi.n	80049aa <find_volume.isra.0+0xce>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 80049ea:	0023      	movs	r3, r4
 80049ec:	3335      	adds	r3, #53	; 0x35
 80049ee:	781e      	ldrb	r6, [r3, #0]
 80049f0:	70a6      	strb	r6, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80049f2:	2e00      	cmp	r6, #0
 80049f4:	d0d9      	beq.n	80049aa <find_volume.isra.0+0xce>
 80049f6:	1e73      	subs	r3, r6, #1
 80049f8:	421e      	tst	r6, r3
 80049fa:	d1d6      	bne.n	80049aa <find_volume.isra.0+0xce>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80049fc:	0023      	movs	r3, r4
 80049fe:	333a      	adds	r3, #58	; 0x3a
 8004a00:	781d      	ldrb	r5, [r3, #0]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	022d      	lsls	r5, r5, #8
 8004a08:	431d      	orrs	r5, r3
 8004a0a:	8125      	strh	r5, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8004a0c:	072b      	lsls	r3, r5, #28
 8004a0e:	d1cc      	bne.n	80049aa <find_volume.isra.0+0xce>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8004a10:	0023      	movs	r3, r4
 8004a12:	333c      	adds	r3, #60	; 0x3c
 8004a14:	7819      	ldrb	r1, [r3, #0]
 8004a16:	3b01      	subs	r3, #1
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	0209      	lsls	r1, r1, #8
 8004a1c:	430b      	orrs	r3, r1
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 8004a1e:	d100      	bne.n	8004a22 <find_volume.isra.0+0x146>
 8004a20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8004a22:	0021      	movs	r1, r4
 8004a24:	0020      	movs	r0, r4
 8004a26:	3137      	adds	r1, #55	; 0x37
 8004a28:	7809      	ldrb	r1, [r1, #0]
 8004a2a:	3036      	adds	r0, #54	; 0x36
 8004a2c:	7800      	ldrb	r0, [r0, #0]
 8004a2e:	0209      	lsls	r1, r1, #8
 8004a30:	4308      	orrs	r0, r1
 8004a32:	9002      	str	r0, [sp, #8]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004a34:	d0b9      	beq.n	80049aa <find_volume.isra.0+0xce>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8004a36:	437a      	muls	r2, r7
 8004a38:	9204      	str	r2, [sp, #16]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8004a3a:	9904      	ldr	r1, [sp, #16]
 8004a3c:	092a      	lsrs	r2, r5, #4
 8004a3e:	1812      	adds	r2, r2, r0
 8004a40:	1852      	adds	r2, r2, r1
 8004a42:	9203      	str	r2, [sp, #12]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d8b0      	bhi.n	80049aa <find_volume.isra.0+0xce>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004a48:	1a9b      	subs	r3, r3, r2
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	0031      	movs	r1, r6
 8004a4e:	9305      	str	r3, [sp, #20]
 8004a50:	f7fb fb5a 	bl	8000108 <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004a54:	9b05      	ldr	r3, [sp, #20]
 8004a56:	42b3      	cmp	r3, r6
 8004a58:	d3a7      	bcc.n	80049aa <find_volume.isra.0+0xce>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8004a5a:	4a20      	ldr	r2, [pc, #128]	; (8004adc <find_volume.isra.0+0x200>)
	fmt = FS_FAT12;
 8004a5c:	2301      	movs	r3, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8004a5e:	4290      	cmp	r0, r2
 8004a60:	d904      	bls.n	8004a6c <find_volume.isra.0+0x190>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8004a62:	4b1f      	ldr	r3, [pc, #124]	; (8004ae0 <find_volume.isra.0+0x204>)
 8004a64:	4283      	cmp	r3, r0
 8004a66:	419b      	sbcs	r3, r3
 8004a68:	425b      	negs	r3, r3
 8004a6a:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004a6c:	9901      	ldr	r1, [sp, #4]
	fs->volbase = bsect;								/* Volume start sector */
 8004a6e:	9a01      	ldr	r2, [sp, #4]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004a70:	468c      	mov	ip, r1
	fs->volbase = bsect;								/* Volume start sector */
 8004a72:	6162      	str	r2, [r4, #20]
	fs->database = bsect + sysect;						/* Data start sector */
 8004a74:	9903      	ldr	r1, [sp, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004a76:	9a02      	ldr	r2, [sp, #8]
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004a78:	3002      	adds	r0, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004a7a:	4462      	add	r2, ip
	fs->database = bsect + sysect;						/* Data start sector */
 8004a7c:	4461      	add	r1, ip
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004a7e:	60e0      	str	r0, [r4, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004a80:	61a2      	str	r2, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
 8004a82:	6221      	str	r1, [r4, #32]
	if (fmt == FS_FAT32) {
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d112      	bne.n	8004aae <find_volume.isra.0+0x1d2>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8004a88:	2d00      	cmp	r5, #0
 8004a8a:	d18e      	bne.n	80049aa <find_volume.isra.0+0xce>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004a8c:	6d62      	ldr	r2, [r4, #84]	; 0x54
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8004a8e:	0080      	lsls	r0, r0, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004a90:	61e2      	str	r2, [r4, #28]
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004a92:	4a14      	ldr	r2, [pc, #80]	; (8004ae4 <find_volume.isra.0+0x208>)
 8004a94:	1880      	adds	r0, r0, r2
 8004a96:	0a40      	lsrs	r0, r0, #9
 8004a98:	4287      	cmp	r7, r0
 8004a9a:	d386      	bcc.n	80049aa <find_volume.isra.0+0xce>
	fs->id = ++Fsid;	/* File system mount ID */
 8004a9c:	4a12      	ldr	r2, [pc, #72]	; (8004ae8 <find_volume.isra.0+0x20c>)
	fs->fs_type = fmt;	/* FAT sub-type */
 8004a9e:	7023      	strb	r3, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8004aa0:	8813      	ldrh	r3, [r2, #0]
	return FR_OK;
 8004aa2:	2500      	movs	r5, #0
	fs->id = ++Fsid;	/* File system mount ID */
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	8013      	strh	r3, [r2, #0]
 8004aaa:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 8004aac:	e737      	b.n	800491e <find_volume.isra.0+0x42>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004aae:	2d00      	cmp	r5, #0
 8004ab0:	d100      	bne.n	8004ab4 <find_volume.isra.0+0x1d8>
 8004ab2:	e77a      	b.n	80049aa <find_volume.isra.0+0xce>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8004ab4:	9904      	ldr	r1, [sp, #16]
 8004ab6:	188a      	adds	r2, r1, r2
 8004ab8:	61e2      	str	r2, [r4, #28]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d101      	bne.n	8004ac2 <find_volume.isra.0+0x1e6>
 8004abe:	0040      	lsls	r0, r0, #1
 8004ac0:	e7e7      	b.n	8004a92 <find_volume.isra.0+0x1b6>
 8004ac2:	2203      	movs	r2, #3
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	4342      	muls	r2, r0
 8004ac8:	4008      	ands	r0, r1
 8004aca:	0852      	lsrs	r2, r2, #1
 8004acc:	1810      	adds	r0, r2, r0
 8004ace:	e7e0      	b.n	8004a92 <find_volume.isra.0+0x1b6>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004ad0:	0035      	movs	r5, r6
 8004ad2:	e724      	b.n	800491e <find_volume.isra.0+0x42>
 8004ad4:	200010cc 	.word	0x200010cc
 8004ad8:	00000226 	.word	0x00000226
 8004adc:	00000ff5 	.word	0x00000ff5
 8004ae0:	0000fff5 	.word	0x0000fff5
 8004ae4:	000001ff 	.word	0x000001ff
 8004ae8:	200010d0 	.word	0x200010d0

08004aec <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004aec:	68c2      	ldr	r2, [r0, #12]
	clst -= 2;
 8004aee:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004af0:	3a02      	subs	r2, #2
{
 8004af2:	0003      	movs	r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004af4:	2000      	movs	r0, #0
 8004af6:	428a      	cmp	r2, r1
 8004af8:	d903      	bls.n	8004b02 <clust2sect+0x16>
	return clst * fs->csize + fs->database;
 8004afa:	7898      	ldrb	r0, [r3, #2]
 8004afc:	4341      	muls	r1, r0
 8004afe:	6a18      	ldr	r0, [r3, #32]
 8004b00:	1808      	adds	r0, r1, r0
}
 8004b02:	4770      	bx	lr

08004b04 <get_fat>:
{
 8004b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		val = 1;	/* Internal error */
 8004b06:	2501      	movs	r5, #1
{
 8004b08:	0006      	movs	r6, r0
 8004b0a:	000c      	movs	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004b0c:	42a9      	cmp	r1, r5
 8004b0e:	d914      	bls.n	8004b3a <get_fat+0x36>
 8004b10:	68c3      	ldr	r3, [r0, #12]
 8004b12:	428b      	cmp	r3, r1
 8004b14:	d911      	bls.n	8004b3a <get_fat+0x36>
		switch (fs->fs_type) {
 8004b16:	7803      	ldrb	r3, [r0, #0]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d02e      	beq.n	8004b7a <get_fat+0x76>
 8004b1c:	2b03      	cmp	r3, #3
 8004b1e:	d03e      	beq.n	8004b9e <get_fat+0x9a>
 8004b20:	42ab      	cmp	r3, r5
 8004b22:	d10a      	bne.n	8004b3a <get_fat+0x36>
			bc = (UINT)clst; bc += bc / 2;
 8004b24:	084f      	lsrs	r7, r1, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b26:	6983      	ldr	r3, [r0, #24]
			bc = (UINT)clst; bc += bc / 2;
 8004b28:	187f      	adds	r7, r7, r1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b2a:	0a79      	lsrs	r1, r7, #9
 8004b2c:	18c9      	adds	r1, r1, r3
 8004b2e:	f7ff fe85 	bl	800483c <move_window>
 8004b32:	2800      	cmp	r0, #0
 8004b34:	d003      	beq.n	8004b3e <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004b36:	2501      	movs	r5, #1
 8004b38:	426d      	negs	r5, r5
}
 8004b3a:	0028      	movs	r0, r5
 8004b3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004b3e:	1c7b      	adds	r3, r7, #1
 8004b40:	05ff      	lsls	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b42:	0a59      	lsrs	r1, r3, #9
			wc = fs->win[bc++ % SS(fs)];
 8004b44:	9301      	str	r3, [sp, #4]
 8004b46:	0dff      	lsrs	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b48:	69b3      	ldr	r3, [r6, #24]
			wc = fs->win[bc++ % SS(fs)];
 8004b4a:	19f7      	adds	r7, r6, r7
 8004b4c:	3728      	adds	r7, #40	; 0x28
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b4e:	0030      	movs	r0, r6
 8004b50:	18c9      	adds	r1, r1, r3
			wc = fs->win[bc++ % SS(fs)];
 8004b52:	783f      	ldrb	r7, [r7, #0]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b54:	f7ff fe72 	bl	800483c <move_window>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d1ec      	bne.n	8004b36 <get_fat+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004b5c:	9b01      	ldr	r3, [sp, #4]
 8004b5e:	05d8      	lsls	r0, r3, #23
 8004b60:	0dc0      	lsrs	r0, r0, #23
 8004b62:	1836      	adds	r6, r6, r0
 8004b64:	3628      	adds	r6, #40	; 0x28
 8004b66:	7833      	ldrb	r3, [r6, #0]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	431f      	orrs	r7, r3
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8004b6c:	422c      	tst	r4, r5
 8004b6e:	d001      	beq.n	8004b74 <get_fat+0x70>
 8004b70:	093d      	lsrs	r5, r7, #4
 8004b72:	e7e2      	b.n	8004b3a <get_fat+0x36>
 8004b74:	053f      	lsls	r7, r7, #20
 8004b76:	0d3d      	lsrs	r5, r7, #20
 8004b78:	e7df      	b.n	8004b3a <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004b7a:	6983      	ldr	r3, [r0, #24]
 8004b7c:	0a09      	lsrs	r1, r1, #8
 8004b7e:	18c9      	adds	r1, r1, r3
 8004b80:	f7ff fe5c 	bl	800483c <move_window>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d1d6      	bne.n	8004b36 <get_fat+0x32>
			p = &fs->win[clst * 2 % SS(fs)];
 8004b88:	21ff      	movs	r1, #255	; 0xff
 8004b8a:	0064      	lsls	r4, r4, #1
 8004b8c:	0049      	lsls	r1, r1, #1
 8004b8e:	400c      	ands	r4, r1
			val = LD_WORD(p);
 8004b90:	1936      	adds	r6, r6, r4
 8004b92:	3628      	adds	r6, #40	; 0x28
 8004b94:	7875      	ldrb	r5, [r6, #1]
 8004b96:	7833      	ldrb	r3, [r6, #0]
 8004b98:	022d      	lsls	r5, r5, #8
 8004b9a:	431d      	orrs	r5, r3
			break;
 8004b9c:	e7cd      	b.n	8004b3a <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004b9e:	6983      	ldr	r3, [r0, #24]
 8004ba0:	09c9      	lsrs	r1, r1, #7
 8004ba2:	18c9      	adds	r1, r1, r3
 8004ba4:	f7ff fe4a 	bl	800483c <move_window>
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	d1c4      	bne.n	8004b36 <get_fat+0x32>
			p = &fs->win[clst * 4 % SS(fs)];
 8004bac:	21fe      	movs	r1, #254	; 0xfe
 8004bae:	00a4      	lsls	r4, r4, #2
 8004bb0:	0049      	lsls	r1, r1, #1
 8004bb2:	400c      	ands	r4, r1
 8004bb4:	0023      	movs	r3, r4
 8004bb6:	3328      	adds	r3, #40	; 0x28
 8004bb8:	18f3      	adds	r3, r6, r3
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8004bba:	78dd      	ldrb	r5, [r3, #3]
 8004bbc:	789a      	ldrb	r2, [r3, #2]
 8004bbe:	1936      	adds	r6, r6, r4
 8004bc0:	0412      	lsls	r2, r2, #16
 8004bc2:	062d      	lsls	r5, r5, #24
 8004bc4:	3628      	adds	r6, #40	; 0x28
 8004bc6:	4315      	orrs	r5, r2
 8004bc8:	785b      	ldrb	r3, [r3, #1]
 8004bca:	7832      	ldrb	r2, [r6, #0]
 8004bcc:	021b      	lsls	r3, r3, #8
 8004bce:	4315      	orrs	r5, r2
 8004bd0:	431d      	orrs	r5, r3
 8004bd2:	012d      	lsls	r5, r5, #4
 8004bd4:	092d      	lsrs	r5, r5, #4
			break;
 8004bd6:	e7b0      	b.n	8004b3a <get_fat+0x36>

08004bd8 <dir_sdi.constprop.0>:
	dp->index = (WORD)idx;	/* Current index */
 8004bd8:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8004bda:	b570      	push	{r4, r5, r6, lr}
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8004bdc:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8004bde:	0005      	movs	r5, r0
	dp->index = (WORD)idx;	/* Current index */
 8004be0:	80c3      	strh	r3, [r0, #6]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8004be2:	2c01      	cmp	r4, #1
 8004be4:	d101      	bne.n	8004bea <dir_sdi.constprop.0+0x12>
		return FR_INT_ERR;
 8004be6:	2002      	movs	r0, #2
}
 8004be8:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8004bea:	6803      	ldr	r3, [r0, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	4294      	cmp	r4, r2
 8004bf0:	d2f9      	bcs.n	8004be6 <dir_sdi.constprop.0+0xe>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8004bf2:	2c00      	cmp	r4, #0
 8004bf4:	d113      	bne.n	8004c1e <dir_sdi.constprop.0+0x46>
 8004bf6:	781a      	ldrb	r2, [r3, #0]
 8004bf8:	2a03      	cmp	r2, #3
 8004bfa:	d102      	bne.n	8004c02 <dir_sdi.constprop.0+0x2a>
		clst = dp->fs->dirbase;
 8004bfc:	69da      	ldr	r2, [r3, #28]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004bfe:	2a00      	cmp	r2, #0
 8004c00:	d10c      	bne.n	8004c1c <dir_sdi.constprop.0+0x44>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8004c02:	891a      	ldrh	r2, [r3, #8]
 8004c04:	2a00      	cmp	r2, #0
 8004c06:	d0ee      	beq.n	8004be6 <dir_sdi.constprop.0+0xe>
		sect = dp->fs->dirbase;
 8004c08:	69d8      	ldr	r0, [r3, #28]
	dp->clust = clst;	/* Current cluster# */
 8004c0a:	60ec      	str	r4, [r5, #12]
	if (!sect) return FR_INT_ERR;
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	d0ea      	beq.n	8004be6 <dir_sdi.constprop.0+0xe>
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004c10:	682b      	ldr	r3, [r5, #0]
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8004c12:	6128      	str	r0, [r5, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004c14:	3328      	adds	r3, #40	; 0x28
	return FR_OK;
 8004c16:	2000      	movs	r0, #0
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004c18:	616b      	str	r3, [r5, #20]
	return FR_OK;
 8004c1a:	e7e5      	b.n	8004be8 <dir_sdi.constprop.0+0x10>
 8004c1c:	0014      	movs	r4, r2
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8004c1e:	789e      	ldrb	r6, [r3, #2]
 8004c20:	0136      	lsls	r6, r6, #4
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8004c22:	0021      	movs	r1, r4
 8004c24:	6828      	ldr	r0, [r5, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8004c26:	2e00      	cmp	r6, #0
 8004c28:	d002      	beq.n	8004c30 <dir_sdi.constprop.0+0x58>
		sect = clust2sect(dp->fs, clst);
 8004c2a:	f7ff ff5f 	bl	8004aec <clust2sect>
 8004c2e:	e7ec      	b.n	8004c0a <dir_sdi.constprop.0+0x32>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8004c30:	f7ff ff68 	bl	8004b04 <get_fat>
 8004c34:	0004      	movs	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004c36:	1c43      	adds	r3, r0, #1
 8004c38:	d006      	beq.n	8004c48 <dir_sdi.constprop.0+0x70>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8004c3a:	2801      	cmp	r0, #1
 8004c3c:	d9d3      	bls.n	8004be6 <dir_sdi.constprop.0+0xe>
 8004c3e:	682b      	ldr	r3, [r5, #0]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	4298      	cmp	r0, r3
 8004c44:	d3ed      	bcc.n	8004c22 <dir_sdi.constprop.0+0x4a>
 8004c46:	e7ce      	b.n	8004be6 <dir_sdi.constprop.0+0xe>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004c48:	2001      	movs	r0, #1
 8004c4a:	e7cd      	b.n	8004be8 <dir_sdi.constprop.0+0x10>

08004c4c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004c4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004c4e:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8004c50:	a803      	add	r0, sp, #12
{
 8004c52:	0014      	movs	r4, r2
 8004c54:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8004c56:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8004c58:	f7ff fdc2 	bl	80047e0 <get_ldnumber>
 8004c5c:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8004c5e:	200b      	movs	r0, #11
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	db15      	blt.n	8004c90 <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004c64:	490b      	ldr	r1, [pc, #44]	; (8004c94 <f_mount+0x48>)
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	585a      	ldr	r2, [r3, r1]

	if (cfs) {
 8004c6a:	2a00      	cmp	r2, #0
 8004c6c:	d001      	beq.n	8004c72 <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004c6e:	2000      	movs	r0, #0
 8004c70:	7010      	strb	r0, [r2, #0]
	}

	if (fs) {
 8004c72:	9a01      	ldr	r2, [sp, #4]
 8004c74:	2a00      	cmp	r2, #0
 8004c76:	d001      	beq.n	8004c7c <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8004c78:	2000      	movs	r0, #0
 8004c7a:	7010      	strb	r0, [r2, #0]
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004c7c:	1e10      	subs	r0, r2, #0
	FatFs[vol] = fs;					/* Register new fs object */
 8004c7e:	50ca      	str	r2, [r1, r3]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004c80:	d006      	beq.n	8004c90 <f_mount+0x44>
 8004c82:	2000      	movs	r0, #0
 8004c84:	2c01      	cmp	r4, #1
 8004c86:	d103      	bne.n	8004c90 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8004c88:	4669      	mov	r1, sp
 8004c8a:	a801      	add	r0, sp, #4
 8004c8c:	f7ff fe26 	bl	80048dc <find_volume.isra.0>
	LEAVE_FF(fs, res);
}
 8004c90:	b004      	add	sp, #16
 8004c92:	bd10      	pop	{r4, pc}
 8004c94:	200010cc 	.word	0x200010cc

08004c98 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c9a:	b097      	sub	sp, #92	; 0x5c
 8004c9c:	0007      	movs	r7, r0
 8004c9e:	9109      	str	r1, [sp, #36]	; 0x24
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8004ca0:	2009      	movs	r0, #9
{
 8004ca2:	9207      	str	r2, [sp, #28]
	if (!fp) return FR_INVALID_OBJECT;
 8004ca4:	2f00      	cmp	r7, #0
 8004ca6:	d022      	beq.n	8004cee <f_open+0x56>
	fp->fs = 0;			/* Clear file object */
 8004ca8:	2300      	movs	r3, #0
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
 8004caa:	a909      	add	r1, sp, #36	; 0x24
	fp->fs = 0;			/* Clear file object */
 8004cac:	603b      	str	r3, [r7, #0]
	res = find_volume(&dj.fs, &path, 0);
 8004cae:	a80d      	add	r0, sp, #52	; 0x34
 8004cb0:	f7ff fe14 	bl	80048dc <find_volume.isra.0>
#endif
	if (res == FR_OK) {
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d11a      	bne.n	8004cee <f_open+0x56>
		INIT_BUF(dj);
 8004cb8:	ab0a      	add	r3, sp, #40	; 0x28
 8004cba:	9313      	str	r3, [sp, #76]	; 0x4c
 8004cbc:	4b99      	ldr	r3, [pc, #612]	; (8004f24 <f_open+0x28c>)
 8004cbe:	9314      	str	r3, [sp, #80]	; 0x50
		res = follow_path(&dj, path);	/* Follow the file path */
 8004cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc2:	9300      	str	r3, [sp, #0]
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b2f      	cmp	r3, #47	; 0x2f
 8004cc8:	d001      	beq.n	8004cce <f_open+0x36>
 8004cca:	2b5c      	cmp	r3, #92	; 0x5c
 8004ccc:	d102      	bne.n	8004cd4 <f_open+0x3c>
		path++;
 8004cce:	9b00      	ldr	r3, [sp, #0]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	9300      	str	r3, [sp, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8004cd4:	2400      	movs	r4, #0
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004cd6:	9b00      	ldr	r3, [sp, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8004cd8:	940f      	str	r4, [sp, #60]	; 0x3c
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	2b1f      	cmp	r3, #31
 8004cde:	d80b      	bhi.n	8004cf8 <f_open+0x60>
		res = dir_sdi(dp, 0);
 8004ce0:	a80d      	add	r0, sp, #52	; 0x34
 8004ce2:	f7ff ff79 	bl	8004bd8 <dir_sdi.constprop.0>
		dp->dir = 0;
 8004ce6:	9412      	str	r4, [sp, #72]	; 0x48
			if (!fp->lockid) res = FR_INT_ERR;
#endif
		}

#else				/* R/O configuration */
		if (res == FR_OK) {					/* Follow succeeded */
 8004ce8:	42a0      	cmp	r0, r4
 8004cea:	d100      	bne.n	8004cee <f_open+0x56>
 8004cec:	e1fb      	b.n	80050e6 <f_open+0x44e>
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8004cee:	b017      	add	sp, #92	; 0x5c
 8004cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8004cf2:	9b00      	ldr	r3, [sp, #0]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	9b00      	ldr	r3, [sp, #0]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	2b2f      	cmp	r3, #47	; 0x2f
 8004cfe:	d0f8      	beq.n	8004cf2 <f_open+0x5a>
 8004d00:	2b5c      	cmp	r3, #92	; 0x5c
 8004d02:	d0f6      	beq.n	8004cf2 <f_open+0x5a>
	lfn = dp->lfn;
 8004d04:	2500      	movs	r5, #0
 8004d06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004d08:	9304      	str	r3, [sp, #16]
		w = p[si++];					/* Get a character */
 8004d0a:	9b00      	ldr	r3, [sp, #0]
 8004d0c:	1c6c      	adds	r4, r5, #1
 8004d0e:	5d58      	ldrb	r0, [r3, r5]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8004d10:	281f      	cmp	r0, #31
 8004d12:	d91b      	bls.n	8004d4c <f_open+0xb4>
 8004d14:	282f      	cmp	r0, #47	; 0x2f
 8004d16:	d019      	beq.n	8004d4c <f_open+0xb4>
 8004d18:	285c      	cmp	r0, #92	; 0x5c
 8004d1a:	d017      	beq.n	8004d4c <f_open+0xb4>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8004d1c:	2dff      	cmp	r5, #255	; 0xff
 8004d1e:	d00e      	beq.n	8004d3e <f_open+0xa6>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8004d20:	2101      	movs	r1, #1
 8004d22:	f7ff f9bf 	bl	80040a4 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8004d26:	2800      	cmp	r0, #0
 8004d28:	d009      	beq.n	8004d3e <f_open+0xa6>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8004d2a:	287f      	cmp	r0, #127	; 0x7f
 8004d2c:	d809      	bhi.n	8004d42 <f_open+0xaa>
 8004d2e:	4b7e      	ldr	r3, [pc, #504]	; (8004f28 <f_open+0x290>)
 8004d30:	e000      	b.n	8004d34 <f_open+0x9c>
	while (*str && *str != chr) str++;
 8004d32:	3301      	adds	r3, #1
 8004d34:	781a      	ldrb	r2, [r3, #0]
 8004d36:	2a00      	cmp	r2, #0
 8004d38:	d003      	beq.n	8004d42 <f_open+0xaa>
 8004d3a:	4290      	cmp	r0, r2
 8004d3c:	d1f9      	bne.n	8004d32 <f_open+0x9a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004d3e:	2006      	movs	r0, #6
 8004d40:	e7d5      	b.n	8004cee <f_open+0x56>
		lfn[di++] = w;					/* Store the Unicode character */
 8004d42:	9b04      	ldr	r3, [sp, #16]
 8004d44:	006d      	lsls	r5, r5, #1
 8004d46:	5358      	strh	r0, [r3, r5]
		w = p[si++];					/* Get a character */
 8004d48:	0025      	movs	r5, r4
 8004d4a:	e7de      	b.n	8004d0a <f_open+0x72>
	*path = &p[si];						/* Return pointer to the next segment */
 8004d4c:	9b00      	ldr	r3, [sp, #0]
 8004d4e:	191b      	adds	r3, r3, r4
 8004d50:	9300      	str	r3, [sp, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8004d52:	2404      	movs	r4, #4
 8004d54:	281f      	cmp	r0, #31
 8004d56:	d900      	bls.n	8004d5a <f_open+0xc2>
 8004d58:	2400      	movs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8004d5a:	9b04      	ldr	r3, [sp, #16]
 8004d5c:	1e9a      	subs	r2, r3, #2
 8004d5e:	2d00      	cmp	r5, #0
 8004d60:	d0ed      	beq.n	8004d3e <f_open+0xa6>
		w = lfn[di - 1];
 8004d62:	006b      	lsls	r3, r5, #1
 8004d64:	5ad1      	ldrh	r1, [r2, r3]
		if (w != ' ' && w != '.') break;
 8004d66:	2920      	cmp	r1, #32
 8004d68:	d002      	beq.n	8004d70 <f_open+0xd8>
 8004d6a:	292e      	cmp	r1, #46	; 0x2e
 8004d6c:	d000      	beq.n	8004d70 <f_open+0xd8>
 8004d6e:	e1ec      	b.n	800514a <f_open+0x4b2>
		di--;
 8004d70:	3d01      	subs	r5, #1
 8004d72:	e7f4      	b.n	8004d5e <f_open+0xc6>
		*d++ = (BYTE)val;
 8004d74:	2020      	movs	r0, #32
 8004d76:	7018      	strb	r0, [r3, #0]
 8004d78:	3301      	adds	r3, #1
	while (cnt--)
 8004d7a:	4299      	cmp	r1, r3
 8004d7c:	d1fa      	bne.n	8004d74 <f_open+0xdc>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8004d7e:	2300      	movs	r3, #0
 8004d80:	9804      	ldr	r0, [sp, #16]
 8004d82:	0059      	lsls	r1, r3, #1
 8004d84:	5a41      	ldrh	r1, [r0, r1]
 8004d86:	2920      	cmp	r1, #32
 8004d88:	d022      	beq.n	8004dd0 <f_open+0x138>
 8004d8a:	292e      	cmp	r1, #46	; 0x2e
 8004d8c:	d020      	beq.n	8004dd0 <f_open+0x138>
	if (si) cf |= NS_LOSS | NS_LFN;
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <f_open+0xfe>
 8004d92:	2103      	movs	r1, #3
 8004d94:	430c      	orrs	r4, r1
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8004d96:	0069      	lsls	r1, r5, #1
 8004d98:	5a51      	ldrh	r1, [r2, r1]
 8004d9a:	292e      	cmp	r1, #46	; 0x2e
 8004d9c:	d002      	beq.n	8004da4 <f_open+0x10c>
 8004d9e:	3d01      	subs	r5, #1
 8004da0:	2d00      	cmp	r5, #0
 8004da2:	d1f8      	bne.n	8004d96 <f_open+0xfe>
		dp->fn[i++] = (BYTE)w;
 8004da4:	2600      	movs	r6, #0
 8004da6:	2208      	movs	r2, #8
 8004da8:	9603      	str	r6, [sp, #12]
 8004daa:	9201      	str	r2, [sp, #4]
		w = lfn[si++];					/* Get an LFN character */
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	9202      	str	r2, [sp, #8]
 8004db0:	9a04      	ldr	r2, [sp, #16]
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d01e      	beq.n	8004df8 <f_open+0x160>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8004dba:	2820      	cmp	r0, #32
 8004dbc:	d004      	beq.n	8004dc8 <f_open+0x130>
 8004dbe:	282e      	cmp	r0, #46	; 0x2e
 8004dc0:	d108      	bne.n	8004dd4 <f_open+0x13c>
 8004dc2:	9b02      	ldr	r3, [sp, #8]
 8004dc4:	429d      	cmp	r5, r3
 8004dc6:	d00c      	beq.n	8004de2 <f_open+0x14a>
			cf |= NS_LOSS | NS_LFN; continue;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8004dcc:	9b02      	ldr	r3, [sp, #8]
 8004dce:	e7ed      	b.n	8004dac <f_open+0x114>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	e7d5      	b.n	8004d80 <f_open+0xe8>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8004dd4:	9b03      	ldr	r3, [sp, #12]
 8004dd6:	9a01      	ldr	r2, [sp, #4]
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d206      	bcs.n	8004dea <f_open+0x152>
 8004ddc:	9b02      	ldr	r3, [sp, #8]
 8004dde:	429d      	cmp	r5, r3
 8004de0:	d162      	bne.n	8004ea8 <f_open+0x210>
			if (ni == 11) {				/* Long extension */
 8004de2:	9b01      	ldr	r3, [sp, #4]
 8004de4:	2b0b      	cmp	r3, #11
 8004de6:	d157      	bne.n	8004e98 <f_open+0x200>
 8004de8:	e002      	b.n	8004df0 <f_open+0x158>
 8004dea:	9b01      	ldr	r3, [sp, #4]
 8004dec:	2b0b      	cmp	r3, #11
 8004dee:	d14b      	bne.n	8004e88 <f_open+0x1f0>
				cf |= NS_LOSS | NS_LFN; break;
 8004df0:	2303      	movs	r3, #3
 8004df2:	431c      	orrs	r4, r3
 8004df4:	3308      	adds	r3, #8
 8004df6:	9301      	str	r3, [sp, #4]
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8004df8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004dfa:	ad0d      	add	r5, sp, #52	; 0x34
 8004dfc:	781a      	ldrb	r2, [r3, #0]
 8004dfe:	2ae5      	cmp	r2, #229	; 0xe5
 8004e00:	d101      	bne.n	8004e06 <f_open+0x16e>
 8004e02:	3ae0      	subs	r2, #224	; 0xe0
 8004e04:	701a      	strb	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 8004e06:	9b01      	ldr	r3, [sp, #4]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d101      	bne.n	8004e10 <f_open+0x178>
 8004e0c:	00b6      	lsls	r6, r6, #2
 8004e0e:	b2f6      	uxtb	r6, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8004e10:	230c      	movs	r3, #12
 8004e12:	4033      	ands	r3, r6
 8004e14:	2b0c      	cmp	r3, #12
 8004e16:	d002      	beq.n	8004e1e <f_open+0x186>
 8004e18:	43f2      	mvns	r2, r6
 8004e1a:	0792      	lsls	r2, r2, #30
 8004e1c:	d101      	bne.n	8004e22 <f_open+0x18a>
		cf |= NS_LFN;
 8004e1e:	2202      	movs	r2, #2
 8004e20:	4314      	orrs	r4, r2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8004e22:	07a2      	lsls	r2, r4, #30
 8004e24:	d409      	bmi.n	8004e3a <f_open+0x1a2>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8004e26:	2203      	movs	r2, #3
 8004e28:	4016      	ands	r6, r2
 8004e2a:	2e01      	cmp	r6, #1
 8004e2c:	d101      	bne.n	8004e32 <f_open+0x19a>
 8004e2e:	320d      	adds	r2, #13
 8004e30:	4314      	orrs	r4, r2
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d101      	bne.n	8004e3a <f_open+0x1a2>
 8004e36:	3304      	adds	r3, #4
 8004e38:	431c      	orrs	r4, r3
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8004e3a:	69ab      	ldr	r3, [r5, #24]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004e3c:	0028      	movs	r0, r5
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8004e3e:	72dc      	strb	r4, [r3, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004e40:	f7ff feca 	bl	8004bd8 <dir_sdi.constprop.0>
 8004e44:	1e03      	subs	r3, r0, #0
	if (res != FR_OK) return res;
 8004e46:	d110      	bne.n	8004e6a <f_open+0x1d2>
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004e48:	22ff      	movs	r2, #255	; 0xff
 8004e4a:	0016      	movs	r6, r2
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	842b      	strh	r3, [r5, #32]
 8004e50:	9203      	str	r2, [sp, #12]
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004e52:	9305      	str	r3, [sp, #20]
		res = move_window(dp->fs, dp->sect);
 8004e54:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e56:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004e58:	f7ff fcf0 	bl	800483c <move_window>
 8004e5c:	1e03      	subs	r3, r0, #0
		if (res != FR_OK) break;
 8004e5e:	d104      	bne.n	8004e6a <f_open+0x1d2>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8004e60:	9d12      	ldr	r5, [sp, #72]	; 0x48
		c = dir[DIR_Name];
 8004e62:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d150      	bne.n	8004f0a <f_open+0x272>
 8004e68:	2304      	movs	r3, #4
			ns = dp->fn[NSFLAG];
 8004e6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e6c:	9201      	str	r2, [sp, #4]
 8004e6e:	7ad2      	ldrb	r2, [r2, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d100      	bne.n	8004e76 <f_open+0x1de>
 8004e74:	e11f      	b.n	80050b6 <f_open+0x41e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d000      	beq.n	8004e7c <f_open+0x1e4>
 8004e7a:	e16e      	b.n	800515a <f_open+0x4c2>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004e7c:	2005      	movs	r0, #5
 8004e7e:	421a      	tst	r2, r3
 8004e80:	d100      	bne.n	8004e84 <f_open+0x1ec>
 8004e82:	e734      	b.n	8004cee <f_open+0x56>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8004e84:	2004      	movs	r0, #4
 8004e86:	e732      	b.n	8004cee <f_open+0x56>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8004e88:	9b02      	ldr	r3, [sp, #8]
 8004e8a:	429d      	cmp	r5, r3
 8004e8c:	d004      	beq.n	8004e98 <f_open+0x200>
 8004e8e:	2303      	movs	r3, #3
 8004e90:	431c      	orrs	r4, r3
			if (si > di) break;			/* No extension */
 8004e92:	9b02      	ldr	r3, [sp, #8]
 8004e94:	429d      	cmp	r5, r3
 8004e96:	d3af      	bcc.n	8004df8 <f_open+0x160>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8004e98:	230b      	movs	r3, #11
			b <<= 2; continue;
 8004e9a:	00b6      	lsls	r6, r6, #2
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8004e9c:	9301      	str	r3, [sp, #4]
			b <<= 2; continue;
 8004e9e:	b2f6      	uxtb	r6, r6
 8004ea0:	9502      	str	r5, [sp, #8]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8004ea2:	3b03      	subs	r3, #3
		dp->fn[i++] = (BYTE)w;
 8004ea4:	9303      	str	r3, [sp, #12]
 8004ea6:	e791      	b.n	8004dcc <f_open+0x134>
		if (w >= 0x80) {				/* Non ASCII character */
 8004ea8:	287f      	cmp	r0, #127	; 0x7f
 8004eaa:	d90d      	bls.n	8004ec8 <f_open+0x230>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8004eac:	2100      	movs	r1, #0
 8004eae:	f7ff f8f9 	bl	80040a4 <ff_convert>
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	0003      	movs	r3, r0
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8004eb6:	4314      	orrs	r4, r2
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	d00b      	beq.n	8004ed4 <f_open+0x23c>
 8004ebc:	481b      	ldr	r0, [pc, #108]	; (8004f2c <f_open+0x294>)
 8004ebe:	18c0      	adds	r0, r0, r3
 8004ec0:	3880      	subs	r0, #128	; 0x80
 8004ec2:	7800      	ldrb	r0, [r0, #0]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d005      	beq.n	8004ed4 <f_open+0x23c>
	while (*str && *str != chr) str++;
 8004ec8:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <f_open+0x298>)
 8004eca:	781a      	ldrb	r2, [r3, #0]
 8004ecc:	2a00      	cmp	r2, #0
 8004ece:	d00c      	beq.n	8004eea <f_open+0x252>
 8004ed0:	4282      	cmp	r2, r0
 8004ed2:	d108      	bne.n	8004ee6 <f_open+0x24e>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	205f      	movs	r0, #95	; 0x5f
 8004ed8:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8004eda:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004edc:	9a03      	ldr	r2, [sp, #12]
 8004ede:	5498      	strb	r0, [r3, r2]
 8004ee0:	0013      	movs	r3, r2
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	e7de      	b.n	8004ea4 <f_open+0x20c>
	while (*str && *str != chr) str++;
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	e7ef      	b.n	8004eca <f_open+0x232>
				if (IsUpper(w)) {		/* ASCII large capital */
 8004eea:	0003      	movs	r3, r0
 8004eec:	3b41      	subs	r3, #65	; 0x41
 8004eee:	2b19      	cmp	r3, #25
 8004ef0:	d802      	bhi.n	8004ef8 <f_open+0x260>
					b |= 2;
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	431e      	orrs	r6, r3
 8004ef6:	e7f0      	b.n	8004eda <f_open+0x242>
					if (IsLower(w)) {	/* ASCII small capital */
 8004ef8:	0003      	movs	r3, r0
 8004efa:	3b61      	subs	r3, #97	; 0x61
 8004efc:	2b19      	cmp	r3, #25
 8004efe:	d8ec      	bhi.n	8004eda <f_open+0x242>
						b |= 1; w -= 0x20;
 8004f00:	2301      	movs	r3, #1
 8004f02:	3820      	subs	r0, #32
 8004f04:	431e      	orrs	r6, r3
 8004f06:	b280      	uxth	r0, r0
 8004f08:	e7e7      	b.n	8004eda <f_open+0x242>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8004f0a:	2be5      	cmp	r3, #229	; 0xe5
 8004f0c:	d006      	beq.n	8004f1c <f_open+0x284>
		a = dir[DIR_Attr] & AM_MASK;
 8004f0e:	223f      	movs	r2, #63	; 0x3f
 8004f10:	7ae9      	ldrb	r1, [r5, #11]
 8004f12:	400a      	ands	r2, r1
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8004f14:	0709      	lsls	r1, r1, #28
 8004f16:	d50d      	bpl.n	8004f34 <f_open+0x29c>
 8004f18:	2a0f      	cmp	r2, #15
 8004f1a:	d00e      	beq.n	8004f3a <f_open+0x2a2>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004f1c:	9a05      	ldr	r2, [sp, #20]
 8004f1e:	ab0d      	add	r3, sp, #52	; 0x34
 8004f20:	841a      	strh	r2, [r3, #32]
 8004f22:	e07f      	b.n	8005024 <f_open+0x38c>
 8004f24:	200010d2 	.word	0x200010d2
 8004f28:	08005f16 	.word	0x08005f16
 8004f2c:	08005f26 	.word	0x08005f26
 8004f30:	08005f1f 	.word	0x08005f1f
			if (a == AM_LFN) {			/* An LFN entry is found */
 8004f34:	2a0f      	cmp	r2, #15
 8004f36:	d000      	beq.n	8004f3a <f_open+0x2a2>
 8004f38:	e07b      	b.n	8005032 <f_open+0x39a>
				if (dp->lfn) {
 8004f3a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004f3c:	aa0d      	add	r2, sp, #52	; 0x34
 8004f3e:	9102      	str	r1, [sp, #8]
 8004f40:	2900      	cmp	r1, #0
 8004f42:	d049      	beq.n	8004fd8 <f_open+0x340>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8004f44:	2140      	movs	r1, #64	; 0x40
 8004f46:	420b      	tst	r3, r1
 8004f48:	d06a      	beq.n	8005020 <f_open+0x388>
						sum = dir[LDIR_Chksum];
 8004f4a:	7b68      	ldrb	r0, [r5, #13]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8004f4c:	438b      	bics	r3, r1
						sum = dir[LDIR_Chksum];
 8004f4e:	9003      	str	r0, [sp, #12]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8004f50:	001e      	movs	r6, r3
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8004f52:	88d3      	ldrh	r3, [r2, #6]
 8004f54:	8413      	strh	r3, [r2, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8004f56:	7b6b      	ldrb	r3, [r5, #13]
 8004f58:	9a03      	ldr	r2, [sp, #12]
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d162      	bne.n	8005024 <f_open+0x38c>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8004f5e:	7eea      	ldrb	r2, [r5, #27]
 8004f60:	7eab      	ldrb	r3, [r5, #26]
 8004f62:	0212      	lsls	r2, r2, #8
 8004f64:	4313      	orrs	r3, r2
 8004f66:	b21a      	sxth	r2, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d15b      	bne.n	8005024 <f_open+0x38c>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8004f6c:	782c      	ldrb	r4, [r5, #0]
 8004f6e:	333f      	adds	r3, #63	; 0x3f
 8004f70:	401c      	ands	r4, r3
 8004f72:	3c01      	subs	r4, #1
 8004f74:	3b32      	subs	r3, #50	; 0x32
 8004f76:	435c      	muls	r4, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004f78:	9201      	str	r2, [sp, #4]
 8004f7a:	3b0c      	subs	r3, #12
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004f7c:	9901      	ldr	r1, [sp, #4]
 8004f7e:	4a78      	ldr	r2, [pc, #480]	; (8005160 <f_open+0x4c8>)
 8004f80:	5c8a      	ldrb	r2, [r1, r2]
 8004f82:	18a9      	adds	r1, r5, r2
 8004f84:	7849      	ldrb	r1, [r1, #1]
 8004f86:	5caa      	ldrb	r2, [r5, r2]
 8004f88:	0209      	lsls	r1, r1, #8
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	9204      	str	r2, [sp, #16]
		if (wc) {
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d04a      	beq.n	8005028 <f_open+0x390>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8004f92:	2cfe      	cmp	r4, #254	; 0xfe
 8004f94:	d846      	bhi.n	8005024 <f_open+0x38c>
 8004f96:	0010      	movs	r0, r2
 8004f98:	f7ff f8a0 	bl	80040dc <ff_wtoupper>
 8004f9c:	1c63      	adds	r3, r4, #1
 8004f9e:	9306      	str	r3, [sp, #24]
 8004fa0:	9b02      	ldr	r3, [sp, #8]
 8004fa2:	0064      	lsls	r4, r4, #1
 8004fa4:	9008      	str	r0, [sp, #32]
 8004fa6:	5ae0      	ldrh	r0, [r4, r3]
 8004fa8:	f7ff f898 	bl	80040dc <ff_wtoupper>
 8004fac:	9b08      	ldr	r3, [sp, #32]
 8004fae:	4283      	cmp	r3, r0
 8004fb0:	d138      	bne.n	8005024 <f_open+0x38c>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004fb2:	9b04      	ldr	r3, [sp, #16]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8004fb4:	9c06      	ldr	r4, [sp, #24]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004fb6:	9a01      	ldr	r2, [sp, #4]
 8004fb8:	3201      	adds	r2, #1
 8004fba:	9201      	str	r2, [sp, #4]
 8004fbc:	2a0d      	cmp	r2, #13
 8004fbe:	d1dd      	bne.n	8004f7c <f_open+0x2e4>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8004fc0:	782a      	ldrb	r2, [r5, #0]
 8004fc2:	0652      	lsls	r2, r2, #25
 8004fc4:	d506      	bpl.n	8004fd4 <f_open+0x33c>
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d004      	beq.n	8004fd4 <f_open+0x33c>
 8004fca:	9b02      	ldr	r3, [sp, #8]
 8004fcc:	0064      	lsls	r4, r4, #1
 8004fce:	5ae3      	ldrh	r3, [r4, r3]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d127      	bne.n	8005024 <f_open+0x38c>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8004fd4:	3e01      	subs	r6, #1
 8004fd6:	b2f6      	uxtb	r6, r6
	i = dp->index + 1;
 8004fd8:	ad0d      	add	r5, sp, #52	; 0x34
 8004fda:	88ec      	ldrh	r4, [r5, #6]
 8004fdc:	3401      	adds	r4, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8004fde:	b2a3      	uxth	r3, r4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d100      	bne.n	8004fe6 <f_open+0x34e>
 8004fe4:	e740      	b.n	8004e68 <f_open+0x1d0>
 8004fe6:	692b      	ldr	r3, [r5, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d100      	bne.n	8004fee <f_open+0x356>
 8004fec:	e73c      	b.n	8004e68 <f_open+0x1d0>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8004fee:	220f      	movs	r2, #15
 8004ff0:	0021      	movs	r1, r4
 8004ff2:	4011      	ands	r1, r2
 8004ff4:	9101      	str	r1, [sp, #4]
 8004ff6:	4214      	tst	r4, r2
 8004ff8:	d109      	bne.n	800500e <f_open+0x376>
		if (!dp->clust) {		/* Static table */
 8004ffa:	68e9      	ldr	r1, [r5, #12]
		dp->sect++;					/* Next sector */
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	6828      	ldr	r0, [r5, #0]
 8005000:	612b      	str	r3, [r5, #16]
		if (!dp->clust) {		/* Static table */
 8005002:	2900      	cmp	r1, #0
 8005004:	d13b      	bne.n	800507e <f_open+0x3e6>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8005006:	8903      	ldrh	r3, [r0, #8]
 8005008:	429c      	cmp	r4, r3
 800500a:	d300      	bcc.n	800500e <f_open+0x376>
 800500c:	e72c      	b.n	8004e68 <f_open+0x1d0>
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800500e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005010:	9901      	ldr	r1, [sp, #4]
 8005012:	3328      	adds	r3, #40	; 0x28
 8005014:	0149      	lsls	r1, r1, #5
	dp->index = (WORD)i;	/* Current index */
 8005016:	aa0d      	add	r2, sp, #52	; 0x34
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005018:	185b      	adds	r3, r3, r1
	dp->index = (WORD)i;	/* Current index */
 800501a:	80d4      	strh	r4, [r2, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800501c:	9312      	str	r3, [sp, #72]	; 0x48
	} while (res == FR_OK);
 800501e:	e719      	b.n	8004e54 <f_open+0x1bc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005020:	42b3      	cmp	r3, r6
 8005022:	d098      	beq.n	8004f56 <f_open+0x2be>
 8005024:	26ff      	movs	r6, #255	; 0xff
 8005026:	e7d7      	b.n	8004fd8 <f_open+0x340>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005028:	4a4e      	ldr	r2, [pc, #312]	; (8005164 <f_open+0x4cc>)
 800502a:	9904      	ldr	r1, [sp, #16]
 800502c:	4291      	cmp	r1, r2
 800502e:	d0c2      	beq.n	8004fb6 <f_open+0x31e>
 8005030:	e7f8      	b.n	8005024 <f_open+0x38c>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8005032:	2e00      	cmp	r6, #0
 8005034:	d10f      	bne.n	8005056 <f_open+0x3be>
 8005036:	0029      	movs	r1, r5
 8005038:	002a      	movs	r2, r5
	BYTE sum = 0;
 800503a:	0033      	movs	r3, r6
 800503c:	310b      	adds	r1, #11
	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800503e:	0858      	lsrs	r0, r3, #1
 8005040:	01db      	lsls	r3, r3, #7
 8005042:	4303      	orrs	r3, r0
 8005044:	7810      	ldrb	r0, [r2, #0]
 8005046:	3201      	adds	r2, #1
 8005048:	181b      	adds	r3, r3, r0
 800504a:	b2db      	uxtb	r3, r3
 800504c:	4291      	cmp	r1, r2
 800504e:	d1f6      	bne.n	800503e <f_open+0x3a6>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8005050:	9a03      	ldr	r2, [sp, #12]
 8005052:	429a      	cmp	r2, r3
 8005054:	d029      	beq.n	80050aa <f_open+0x412>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8005056:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005058:	2201      	movs	r2, #1
 800505a:	7ac8      	ldrb	r0, [r1, #11]
 800505c:	0003      	movs	r3, r0
 800505e:	4013      	ands	r3, r2
 8005060:	4210      	tst	r0, r2
 8005062:	d000      	beq.n	8005066 <f_open+0x3ce>
 8005064:	e75a      	b.n	8004f1c <f_open+0x284>
 8005066:	001a      	movs	r2, r3
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005068:	3901      	subs	r1, #1
 800506a:	e002      	b.n	8005072 <f_open+0x3da>
 800506c:	2a0b      	cmp	r2, #11
 800506e:	d100      	bne.n	8005072 <f_open+0x3da>
 8005070:	e6fb      	b.n	8004e6a <f_open+0x1d2>
 8005072:	5ca8      	ldrb	r0, [r5, r2]
 8005074:	3201      	adds	r2, #1
 8005076:	5c8c      	ldrb	r4, [r1, r2]
 8005078:	4284      	cmp	r4, r0
 800507a:	d0f7      	beq.n	800506c <f_open+0x3d4>
 800507c:	e74e      	b.n	8004f1c <f_open+0x284>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800507e:	7883      	ldrb	r3, [r0, #2]
 8005080:	0922      	lsrs	r2, r4, #4
 8005082:	3b01      	subs	r3, #1
 8005084:	421a      	tst	r2, r3
 8005086:	d1c2      	bne.n	800500e <f_open+0x376>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8005088:	f7ff fd3c 	bl	8004b04 <get_fat>
 800508c:	0001      	movs	r1, r0
				if (clst <= 1) return FR_INT_ERR;
 800508e:	2801      	cmp	r0, #1
 8005090:	d90d      	bls.n	80050ae <f_open+0x416>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8005092:	1c43      	adds	r3, r0, #1
 8005094:	d00d      	beq.n	80050b2 <f_open+0x41a>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8005096:	6828      	ldr	r0, [r5, #0]
 8005098:	68c3      	ldr	r3, [r0, #12]
 800509a:	4299      	cmp	r1, r3
 800509c:	d300      	bcc.n	80050a0 <f_open+0x408>
 800509e:	e6e3      	b.n	8004e68 <f_open+0x1d0>
				dp->clust = clst;				/* Initialize data for new cluster */
 80050a0:	60e9      	str	r1, [r5, #12]
				dp->sect = clust2sect(dp->fs, clst);
 80050a2:	f7ff fd23 	bl	8004aec <clust2sect>
 80050a6:	6128      	str	r0, [r5, #16]
 80050a8:	e7b1      	b.n	800500e <f_open+0x376>
		res = move_window(dp->fs, dp->sect);
 80050aa:	2300      	movs	r3, #0
 80050ac:	e6dd      	b.n	8004e6a <f_open+0x1d2>
				if (clst <= 1) return FR_INT_ERR;
 80050ae:	2302      	movs	r3, #2
 80050b0:	e6db      	b.n	8004e6a <f_open+0x1d2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e6d9      	b.n	8004e6a <f_open+0x1d2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80050b6:	2304      	movs	r3, #4
 80050b8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80050ba:	421a      	tst	r2, r3
 80050bc:	d113      	bne.n	80050e6 <f_open+0x44e>
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80050be:	7acb      	ldrb	r3, [r1, #11]
 80050c0:	06db      	lsls	r3, r3, #27
 80050c2:	d549      	bpl.n	8005158 <f_open+0x4c0>
	cl = LD_WORD(dir + DIR_FstClusLO);
 80050c4:	7ecb      	ldrb	r3, [r1, #27]
 80050c6:	7e8a      	ldrb	r2, [r1, #26]
 80050c8:	021b      	lsls	r3, r3, #8
 80050ca:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 80050cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80050ce:	9201      	str	r2, [sp, #4]
	if (fs->fs_type == FS_FAT32)
 80050d0:	7812      	ldrb	r2, [r2, #0]
 80050d2:	2a03      	cmp	r2, #3
 80050d4:	d105      	bne.n	80050e2 <f_open+0x44a>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80050d6:	7d48      	ldrb	r0, [r1, #21]
 80050d8:	7d0a      	ldrb	r2, [r1, #20]
 80050da:	0200      	lsls	r0, r0, #8
 80050dc:	4302      	orrs	r2, r0
 80050de:	0412      	lsls	r2, r2, #16
 80050e0:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 80050e2:	930f      	str	r3, [sp, #60]	; 0x3c
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80050e4:	e608      	b.n	8004cf8 <f_open+0x60>
		dir = dj.dir;
 80050e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
				res = FR_INVALID_NAME;
 80050e8:	2006      	movs	r0, #6
			if (!dir) {						/* Current directory itself */
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d100      	bne.n	80050f0 <f_open+0x458>
 80050ee:	e5fe      	b.n	8004cee <f_open+0x56>
				if (dir[DIR_Attr] & AM_DIR)	/* It is a directory */
 80050f0:	7ad9      	ldrb	r1, [r3, #11]
 80050f2:	2210      	movs	r2, #16
 80050f4:	0008      	movs	r0, r1
 80050f6:	4010      	ands	r0, r2
 80050f8:	4211      	tst	r1, r2
 80050fa:	d000      	beq.n	80050fe <f_open+0x466>
 80050fc:	e6c2      	b.n	8004e84 <f_open+0x1ec>
	mode &= FA_READ;
 80050fe:	2201      	movs	r2, #1
 8005100:	9907      	ldr	r1, [sp, #28]
			fp->err = 0;						/* Clear error flag */
 8005102:	71f8      	strb	r0, [r7, #7]
	mode &= FA_READ;
 8005104:	4011      	ands	r1, r2
			fp->flag = mode;					/* File access mode */
 8005106:	71b9      	strb	r1, [r7, #6]
	cl = LD_WORD(dir + DIR_FstClusLO);
 8005108:	7eda      	ldrb	r2, [r3, #27]
 800510a:	7e9c      	ldrb	r4, [r3, #26]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800510c:	990d      	ldr	r1, [sp, #52]	; 0x34
	cl = LD_WORD(dir + DIR_FstClusLO);
 800510e:	0212      	lsls	r2, r2, #8
 8005110:	4322      	orrs	r2, r4
	if (fs->fs_type == FS_FAT32)
 8005112:	780c      	ldrb	r4, [r1, #0]
 8005114:	2c03      	cmp	r4, #3
 8005116:	d105      	bne.n	8005124 <f_open+0x48c>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8005118:	7d5d      	ldrb	r5, [r3, #21]
 800511a:	7d1c      	ldrb	r4, [r3, #20]
 800511c:	022d      	lsls	r5, r5, #8
 800511e:	432c      	orrs	r4, r5
 8005120:	0424      	lsls	r4, r4, #16
 8005122:	4322      	orrs	r2, r4
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8005124:	613a      	str	r2, [r7, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8005126:	7f5a      	ldrb	r2, [r3, #29]
 8005128:	7f1c      	ldrb	r4, [r3, #28]
 800512a:	0212      	lsls	r2, r2, #8
 800512c:	4314      	orrs	r4, r2
 800512e:	7f9a      	ldrb	r2, [r3, #30]
 8005130:	7fdb      	ldrb	r3, [r3, #31]
 8005132:	0412      	lsls	r2, r2, #16
 8005134:	4322      	orrs	r2, r4
 8005136:	061b      	lsls	r3, r3, #24
 8005138:	4313      	orrs	r3, r2
 800513a:	60fb      	str	r3, [r7, #12]
			fp->fptr = 0;						/* File pointer */
 800513c:	2300      	movs	r3, #0
			fp->fs = dj.fs;	 					/* Validate file object */
 800513e:	6039      	str	r1, [r7, #0]
			fp->fptr = 0;						/* File pointer */
 8005140:	60bb      	str	r3, [r7, #8]
			fp->dsect = 0;
 8005142:	61bb      	str	r3, [r7, #24]
			fp->id = fp->fs->id;
 8005144:	88cb      	ldrh	r3, [r1, #6]
 8005146:	80bb      	strh	r3, [r7, #4]
 8005148:	e5d1      	b.n	8004cee <f_open+0x56>
	lfn[di] = 0;						/* LFN is created */
 800514a:	2100      	movs	r1, #0
 800514c:	9804      	ldr	r0, [sp, #16]
 800514e:	52c1      	strh	r1, [r0, r3]
void mem_set (void* dst, int val, UINT cnt) {
 8005150:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005152:	0019      	movs	r1, r3
 8005154:	310b      	adds	r1, #11
 8005156:	e610      	b.n	8004d7a <f_open+0xe2>
				res = FR_NO_PATH; break;
 8005158:	2305      	movs	r3, #5
			res = dir_find(dp);				/* Find an object with the sagment name */
 800515a:	0018      	movs	r0, r3
 800515c:	e5c7      	b.n	8004cee <f_open+0x56>
 800515e:	46c0      	nop			; (mov r8, r8)
 8005160:	08005fa6 	.word	0x08005fa6
 8005164:	0000ffff 	.word	0x0000ffff

08005168 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8005168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800516a:	b087      	sub	sp, #28
 800516c:	9304      	str	r3, [sp, #16]
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800516e:	2300      	movs	r3, #0
{
 8005170:	0015      	movs	r5, r2
	*br = 0;	/* Clear read byte counter */
 8005172:	9a04      	ldr	r2, [sp, #16]
{
 8005174:	0004      	movs	r4, r0
	*br = 0;	/* Clear read byte counter */
 8005176:	6013      	str	r3, [r2, #0]
{
 8005178:	9102      	str	r1, [sp, #8]

	res = validate(fp);							/* Check validity */
 800517a:	f7ff fb47 	bl	800480c <validate>
 800517e:	9001      	str	r0, [sp, #4]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005180:	2800      	cmp	r0, #0
 8005182:	d126      	bne.n	80051d2 <f_read+0x6a>
	if (fp->err)								/* Check error */
 8005184:	79e3      	ldrb	r3, [r4, #7]
 8005186:	9301      	str	r3, [sp, #4]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d122      	bne.n	80051d2 <f_read+0x6a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800518c:	79a2      	ldrb	r2, [r4, #6]
 800518e:	3301      	adds	r3, #1
 8005190:	0011      	movs	r1, r2
 8005192:	4019      	ands	r1, r3
 8005194:	9105      	str	r1, [sp, #20]
 8005196:	421a      	tst	r2, r3
 8005198:	d100      	bne.n	800519c <f_read+0x34>
 800519a:	e072      	b.n	8005282 <f_read+0x11a>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 800519c:	68e3      	ldr	r3, [r4, #12]
 800519e:	68a2      	ldr	r2, [r4, #8]
 80051a0:	1a9f      	subs	r7, r3, r2
 80051a2:	42af      	cmp	r7, r5
 80051a4:	d900      	bls.n	80051a8 <f_read+0x40>
 80051a6:	002f      	movs	r7, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 80051a8:	2f00      	cmp	r7, #0
 80051aa:	d012      	beq.n	80051d2 <f_read+0x6a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80051ac:	68a3      	ldr	r3, [r4, #8]
 80051ae:	05da      	lsls	r2, r3, #23
 80051b0:	d14a      	bne.n	8005248 <f_read+0xe0>
 80051b2:	6820      	ldr	r0, [r4, #0]
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80051b4:	0a5e      	lsrs	r6, r3, #9
 80051b6:	7882      	ldrb	r2, [r0, #2]
 80051b8:	3a01      	subs	r2, #1
 80051ba:	4016      	ands	r6, r2
 80051bc:	b2f6      	uxtb	r6, r6
			if (!csect) {						/* On the cluster boundary? */
 80051be:	2e00      	cmp	r6, #0
 80051c0:	d116      	bne.n	80051f0 <f_read+0x88>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d108      	bne.n	80051d8 <f_read+0x70>
					clst = fp->sclust;			/* Follow from the origin */
 80051c6:	6920      	ldr	r0, [r4, #16]
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 80051c8:	2801      	cmp	r0, #1
 80051ca:	d809      	bhi.n	80051e0 <f_read+0x78>
 80051cc:	2002      	movs	r0, #2
 80051ce:	71e0      	strb	r0, [r4, #7]
 80051d0:	9001      	str	r0, [sp, #4]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 80051d2:	9801      	ldr	r0, [sp, #4]
 80051d4:	b007      	add	sp, #28
 80051d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80051d8:	6961      	ldr	r1, [r4, #20]
 80051da:	f7ff fc93 	bl	8004b04 <get_fat>
 80051de:	e7f3      	b.n	80051c8 <f_read+0x60>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80051e0:	1c43      	adds	r3, r0, #1
 80051e2:	d104      	bne.n	80051ee <f_read+0x86>
 80051e4:	2301      	movs	r3, #1
 80051e6:	71e3      	strb	r3, [r4, #7]
 80051e8:	9b05      	ldr	r3, [sp, #20]
		LEAVE_FF(fp->fs, FR_DENIED);
 80051ea:	9301      	str	r3, [sp, #4]
 80051ec:	e7f1      	b.n	80051d2 <f_read+0x6a>
				fp->clust = clst;				/* Update current cluster */
 80051ee:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	6961      	ldr	r1, [r4, #20]
 80051f4:	0018      	movs	r0, r3
 80051f6:	9303      	str	r3, [sp, #12]
 80051f8:	f7ff fc78 	bl	8004aec <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80051fc:	2800      	cmp	r0, #0
 80051fe:	d0e5      	beq.n	80051cc <f_read+0x64>
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005200:	2380      	movs	r3, #128	; 0x80
			sect += csect;
 8005202:	1832      	adds	r2, r6, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	429f      	cmp	r7, r3
 8005208:	d31d      	bcc.n	8005246 <f_read+0xde>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800520a:	9b03      	ldr	r3, [sp, #12]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800520c:	0a7d      	lsrs	r5, r7, #9
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800520e:	789b      	ldrb	r3, [r3, #2]
 8005210:	1971      	adds	r1, r6, r5
 8005212:	4299      	cmp	r1, r3
 8005214:	d900      	bls.n	8005218 <f_read+0xb0>
					cc = fp->fs->csize - csect;
 8005216:	1b9d      	subs	r5, r3, r6
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8005218:	9b03      	ldr	r3, [sp, #12]
 800521a:	9902      	ldr	r1, [sp, #8]
 800521c:	7858      	ldrb	r0, [r3, #1]
 800521e:	002b      	movs	r3, r5
 8005220:	f7fe ff94 	bl	800414c <disk_read>
 8005224:	2800      	cmp	r0, #0
 8005226:	d1dd      	bne.n	80051e4 <f_read+0x7c>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8005228:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800522a:	9b02      	ldr	r3, [sp, #8]
 800522c:	9a04      	ldr	r2, [sp, #16]
 800522e:	195b      	adds	r3, r3, r5
 8005230:	9302      	str	r3, [sp, #8]
 8005232:	68a3      	ldr	r3, [r4, #8]
 8005234:	1b7f      	subs	r7, r7, r5
 8005236:	195b      	adds	r3, r3, r5
 8005238:	60a3      	str	r3, [r4, #8]
 800523a:	9b04      	ldr	r3, [sp, #16]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	9303      	str	r3, [sp, #12]
 8005240:	195b      	adds	r3, r3, r5
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	e7b0      	b.n	80051a8 <f_read+0x40>
			fp->dsect = sect;
 8005246:	61a2      	str	r2, [r4, #24]
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005248:	2280      	movs	r2, #128	; 0x80
 800524a:	68a3      	ldr	r3, [r4, #8]
 800524c:	0092      	lsls	r2, r2, #2
 800524e:	05db      	lsls	r3, r3, #23
 8005250:	0ddb      	lsrs	r3, r3, #23
 8005252:	003d      	movs	r5, r7
 8005254:	1ad3      	subs	r3, r2, r3
		if (rcnt > btr) rcnt = btr;
 8005256:	429f      	cmp	r7, r3
 8005258:	d900      	bls.n	800525c <f_read+0xf4>
 800525a:	001d      	movs	r5, r3
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
 800525c:	69a1      	ldr	r1, [r4, #24]
 800525e:	6820      	ldr	r0, [r4, #0]
 8005260:	f7ff faec 	bl	800483c <move_window>
 8005264:	2800      	cmp	r0, #0
 8005266:	d1bd      	bne.n	80051e4 <f_read+0x7c>
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005268:	68a3      	ldr	r3, [r4, #8]
 800526a:	6822      	ldr	r2, [r4, #0]
 800526c:	05db      	lsls	r3, r3, #23
 800526e:	0ddb      	lsrs	r3, r3, #23
 8005270:	3328      	adds	r3, #40	; 0x28
 8005272:	18d3      	adds	r3, r2, r3
		*d++ = *s++;
 8005274:	5c1a      	ldrb	r2, [r3, r0]
 8005276:	9902      	ldr	r1, [sp, #8]
 8005278:	540a      	strb	r2, [r1, r0]
 800527a:	3001      	adds	r0, #1
	while (cnt--)
 800527c:	4285      	cmp	r5, r0
 800527e:	d1f9      	bne.n	8005274 <f_read+0x10c>
 8005280:	e7d3      	b.n	800522a <f_read+0xc2>
		LEAVE_FF(fp->fs, FR_DENIED);
 8005282:	2307      	movs	r3, #7
 8005284:	e7b1      	b.n	80051ea <f_read+0x82>

08005286 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8005286:	b510      	push	{r4, lr}
 8005288:	0004      	movs	r4, r0
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(fp);				/* Lock volume */
 800528a:	f7ff fabf 	bl	800480c <validate>
		if (res == FR_OK) {
 800528e:	2800      	cmp	r0, #0
 8005290:	d100      	bne.n	8005294 <f_close+0xe>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 8005292:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8005294:	bd10      	pop	{r4, pc}

08005296 <_ZdlPv>:
 8005296:	b510      	push	{r4, lr}
 8005298:	f000 f85c 	bl	8005354 <free>
 800529c:	bd10      	pop	{r4, pc}

0800529e <_Znwj>:
 800529e:	b510      	push	{r4, lr}
 80052a0:	1e04      	subs	r4, r0, #0
 80052a2:	d100      	bne.n	80052a6 <_Znwj+0x8>
 80052a4:	3401      	adds	r4, #1
 80052a6:	0020      	movs	r0, r4
 80052a8:	f000 f84a 	bl	8005340 <malloc>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	d107      	bne.n	80052c0 <_Znwj+0x22>
 80052b0:	f000 f80e 	bl	80052d0 <_ZSt15get_new_handlerv>
 80052b4:	2800      	cmp	r0, #0
 80052b6:	d101      	bne.n	80052bc <_Znwj+0x1e>
 80052b8:	f000 f810 	bl	80052dc <abort>
 80052bc:	4780      	blx	r0
 80052be:	e7f2      	b.n	80052a6 <_Znwj+0x8>
 80052c0:	bd10      	pop	{r4, pc}

080052c2 <_ZSt17__throw_bad_allocv>:
 80052c2:	b510      	push	{r4, lr}
 80052c4:	f000 f80a 	bl	80052dc <abort>

080052c8 <_ZSt20__throw_length_errorPKc>:
 80052c8:	b510      	push	{r4, lr}
 80052ca:	f000 f807 	bl	80052dc <abort>
	...

080052d0 <_ZSt15get_new_handlerv>:
 80052d0:	4b01      	ldr	r3, [pc, #4]	; (80052d8 <_ZSt15get_new_handlerv+0x8>)
 80052d2:	6818      	ldr	r0, [r3, #0]
 80052d4:	4770      	bx	lr
 80052d6:	46c0      	nop			; (mov r8, r8)
 80052d8:	200012d4 	.word	0x200012d4

080052dc <abort>:
 80052dc:	2006      	movs	r0, #6
 80052de:	b510      	push	{r4, lr}
 80052e0:	f000 f938 	bl	8005554 <raise>
 80052e4:	2001      	movs	r0, #1
 80052e6:	f7fd f877 	bl	80023d8 <_exit>
	...

080052ec <__errno>:
 80052ec:	4b01      	ldr	r3, [pc, #4]	; (80052f4 <__errno+0x8>)
 80052ee:	6818      	ldr	r0, [r3, #0]
 80052f0:	4770      	bx	lr
 80052f2:	46c0      	nop			; (mov r8, r8)
 80052f4:	2000009c 	.word	0x2000009c

080052f8 <__libc_init_array>:
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	2600      	movs	r6, #0
 80052fc:	4d0c      	ldr	r5, [pc, #48]	; (8005330 <__libc_init_array+0x38>)
 80052fe:	4c0d      	ldr	r4, [pc, #52]	; (8005334 <__libc_init_array+0x3c>)
 8005300:	1b64      	subs	r4, r4, r5
 8005302:	10a4      	asrs	r4, r4, #2
 8005304:	42a6      	cmp	r6, r4
 8005306:	d109      	bne.n	800531c <__libc_init_array+0x24>
 8005308:	2600      	movs	r6, #0
 800530a:	f000 f955 	bl	80055b8 <_init>
 800530e:	4d0a      	ldr	r5, [pc, #40]	; (8005338 <__libc_init_array+0x40>)
 8005310:	4c0a      	ldr	r4, [pc, #40]	; (800533c <__libc_init_array+0x44>)
 8005312:	1b64      	subs	r4, r4, r5
 8005314:	10a4      	asrs	r4, r4, #2
 8005316:	42a6      	cmp	r6, r4
 8005318:	d105      	bne.n	8005326 <__libc_init_array+0x2e>
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	00b3      	lsls	r3, r6, #2
 800531e:	58eb      	ldr	r3, [r5, r3]
 8005320:	4798      	blx	r3
 8005322:	3601      	adds	r6, #1
 8005324:	e7ee      	b.n	8005304 <__libc_init_array+0xc>
 8005326:	00b3      	lsls	r3, r6, #2
 8005328:	58eb      	ldr	r3, [r5, r3]
 800532a:	4798      	blx	r3
 800532c:	3601      	adds	r6, #1
 800532e:	e7f2      	b.n	8005316 <__libc_init_array+0x1e>
 8005330:	08005fbc 	.word	0x08005fbc
 8005334:	08005fbc 	.word	0x08005fbc
 8005338:	08005fbc 	.word	0x08005fbc
 800533c:	08005fc4 	.word	0x08005fc4

08005340 <malloc>:
 8005340:	b510      	push	{r4, lr}
 8005342:	4b03      	ldr	r3, [pc, #12]	; (8005350 <malloc+0x10>)
 8005344:	0001      	movs	r1, r0
 8005346:	6818      	ldr	r0, [r3, #0]
 8005348:	f000 f86a 	bl	8005420 <_malloc_r>
 800534c:	bd10      	pop	{r4, pc}
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	2000009c 	.word	0x2000009c

08005354 <free>:
 8005354:	b510      	push	{r4, lr}
 8005356:	4b03      	ldr	r3, [pc, #12]	; (8005364 <free+0x10>)
 8005358:	0001      	movs	r1, r0
 800535a:	6818      	ldr	r0, [r3, #0]
 800535c:	f000 f816 	bl	800538c <_free_r>
 8005360:	bd10      	pop	{r4, pc}
 8005362:	46c0      	nop			; (mov r8, r8)
 8005364:	2000009c 	.word	0x2000009c

08005368 <memcpy>:
 8005368:	2300      	movs	r3, #0
 800536a:	b510      	push	{r4, lr}
 800536c:	429a      	cmp	r2, r3
 800536e:	d100      	bne.n	8005372 <memcpy+0xa>
 8005370:	bd10      	pop	{r4, pc}
 8005372:	5ccc      	ldrb	r4, [r1, r3]
 8005374:	54c4      	strb	r4, [r0, r3]
 8005376:	3301      	adds	r3, #1
 8005378:	e7f8      	b.n	800536c <memcpy+0x4>

0800537a <memset>:
 800537a:	0003      	movs	r3, r0
 800537c:	1882      	adds	r2, r0, r2
 800537e:	4293      	cmp	r3, r2
 8005380:	d100      	bne.n	8005384 <memset+0xa>
 8005382:	4770      	bx	lr
 8005384:	7019      	strb	r1, [r3, #0]
 8005386:	3301      	adds	r3, #1
 8005388:	e7f9      	b.n	800537e <memset+0x4>
	...

0800538c <_free_r>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	0005      	movs	r5, r0
 8005390:	2900      	cmp	r1, #0
 8005392:	d010      	beq.n	80053b6 <_free_r+0x2a>
 8005394:	1f0c      	subs	r4, r1, #4
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	da00      	bge.n	800539e <_free_r+0x12>
 800539c:	18e4      	adds	r4, r4, r3
 800539e:	0028      	movs	r0, r5
 80053a0:	f000 f8f8 	bl	8005594 <__malloc_lock>
 80053a4:	4a1d      	ldr	r2, [pc, #116]	; (800541c <_free_r+0x90>)
 80053a6:	6813      	ldr	r3, [r2, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <_free_r+0x2c>
 80053ac:	6063      	str	r3, [r4, #4]
 80053ae:	6014      	str	r4, [r2, #0]
 80053b0:	0028      	movs	r0, r5
 80053b2:	f000 f8f7 	bl	80055a4 <__malloc_unlock>
 80053b6:	bd70      	pop	{r4, r5, r6, pc}
 80053b8:	42a3      	cmp	r3, r4
 80053ba:	d908      	bls.n	80053ce <_free_r+0x42>
 80053bc:	6821      	ldr	r1, [r4, #0]
 80053be:	1860      	adds	r0, r4, r1
 80053c0:	4283      	cmp	r3, r0
 80053c2:	d1f3      	bne.n	80053ac <_free_r+0x20>
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	1841      	adds	r1, r0, r1
 80053ca:	6021      	str	r1, [r4, #0]
 80053cc:	e7ee      	b.n	80053ac <_free_r+0x20>
 80053ce:	001a      	movs	r2, r3
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <_free_r+0x4e>
 80053d6:	42a3      	cmp	r3, r4
 80053d8:	d9f9      	bls.n	80053ce <_free_r+0x42>
 80053da:	6811      	ldr	r1, [r2, #0]
 80053dc:	1850      	adds	r0, r2, r1
 80053de:	42a0      	cmp	r0, r4
 80053e0:	d10b      	bne.n	80053fa <_free_r+0x6e>
 80053e2:	6820      	ldr	r0, [r4, #0]
 80053e4:	1809      	adds	r1, r1, r0
 80053e6:	1850      	adds	r0, r2, r1
 80053e8:	6011      	str	r1, [r2, #0]
 80053ea:	4283      	cmp	r3, r0
 80053ec:	d1e0      	bne.n	80053b0 <_free_r+0x24>
 80053ee:	6818      	ldr	r0, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	1841      	adds	r1, r0, r1
 80053f4:	6011      	str	r1, [r2, #0]
 80053f6:	6053      	str	r3, [r2, #4]
 80053f8:	e7da      	b.n	80053b0 <_free_r+0x24>
 80053fa:	42a0      	cmp	r0, r4
 80053fc:	d902      	bls.n	8005404 <_free_r+0x78>
 80053fe:	230c      	movs	r3, #12
 8005400:	602b      	str	r3, [r5, #0]
 8005402:	e7d5      	b.n	80053b0 <_free_r+0x24>
 8005404:	6821      	ldr	r1, [r4, #0]
 8005406:	1860      	adds	r0, r4, r1
 8005408:	4283      	cmp	r3, r0
 800540a:	d103      	bne.n	8005414 <_free_r+0x88>
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	1841      	adds	r1, r0, r1
 8005412:	6021      	str	r1, [r4, #0]
 8005414:	6063      	str	r3, [r4, #4]
 8005416:	6054      	str	r4, [r2, #4]
 8005418:	e7ca      	b.n	80053b0 <_free_r+0x24>
 800541a:	46c0      	nop			; (mov r8, r8)
 800541c:	200012d8 	.word	0x200012d8

08005420 <_malloc_r>:
 8005420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005422:	2303      	movs	r3, #3
 8005424:	1ccd      	adds	r5, r1, #3
 8005426:	439d      	bics	r5, r3
 8005428:	3508      	adds	r5, #8
 800542a:	0006      	movs	r6, r0
 800542c:	2d0c      	cmp	r5, #12
 800542e:	d21f      	bcs.n	8005470 <_malloc_r+0x50>
 8005430:	250c      	movs	r5, #12
 8005432:	42a9      	cmp	r1, r5
 8005434:	d81e      	bhi.n	8005474 <_malloc_r+0x54>
 8005436:	0030      	movs	r0, r6
 8005438:	f000 f8ac 	bl	8005594 <__malloc_lock>
 800543c:	4925      	ldr	r1, [pc, #148]	; (80054d4 <_malloc_r+0xb4>)
 800543e:	680a      	ldr	r2, [r1, #0]
 8005440:	0014      	movs	r4, r2
 8005442:	2c00      	cmp	r4, #0
 8005444:	d11a      	bne.n	800547c <_malloc_r+0x5c>
 8005446:	4f24      	ldr	r7, [pc, #144]	; (80054d8 <_malloc_r+0xb8>)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d104      	bne.n	8005458 <_malloc_r+0x38>
 800544e:	0021      	movs	r1, r4
 8005450:	0030      	movs	r0, r6
 8005452:	f000 f843 	bl	80054dc <_sbrk_r>
 8005456:	6038      	str	r0, [r7, #0]
 8005458:	0029      	movs	r1, r5
 800545a:	0030      	movs	r0, r6
 800545c:	f000 f83e 	bl	80054dc <_sbrk_r>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d12b      	bne.n	80054bc <_malloc_r+0x9c>
 8005464:	230c      	movs	r3, #12
 8005466:	0030      	movs	r0, r6
 8005468:	6033      	str	r3, [r6, #0]
 800546a:	f000 f89b 	bl	80055a4 <__malloc_unlock>
 800546e:	e003      	b.n	8005478 <_malloc_r+0x58>
 8005470:	2d00      	cmp	r5, #0
 8005472:	dade      	bge.n	8005432 <_malloc_r+0x12>
 8005474:	230c      	movs	r3, #12
 8005476:	6033      	str	r3, [r6, #0]
 8005478:	2000      	movs	r0, #0
 800547a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	1b5b      	subs	r3, r3, r5
 8005480:	d419      	bmi.n	80054b6 <_malloc_r+0x96>
 8005482:	2b0b      	cmp	r3, #11
 8005484:	d903      	bls.n	800548e <_malloc_r+0x6e>
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	18e4      	adds	r4, r4, r3
 800548a:	6025      	str	r5, [r4, #0]
 800548c:	e003      	b.n	8005496 <_malloc_r+0x76>
 800548e:	6863      	ldr	r3, [r4, #4]
 8005490:	42a2      	cmp	r2, r4
 8005492:	d10e      	bne.n	80054b2 <_malloc_r+0x92>
 8005494:	600b      	str	r3, [r1, #0]
 8005496:	0030      	movs	r0, r6
 8005498:	f000 f884 	bl	80055a4 <__malloc_unlock>
 800549c:	0020      	movs	r0, r4
 800549e:	2207      	movs	r2, #7
 80054a0:	300b      	adds	r0, #11
 80054a2:	1d23      	adds	r3, r4, #4
 80054a4:	4390      	bics	r0, r2
 80054a6:	1ac2      	subs	r2, r0, r3
 80054a8:	4298      	cmp	r0, r3
 80054aa:	d0e6      	beq.n	800547a <_malloc_r+0x5a>
 80054ac:	1a1b      	subs	r3, r3, r0
 80054ae:	50a3      	str	r3, [r4, r2]
 80054b0:	e7e3      	b.n	800547a <_malloc_r+0x5a>
 80054b2:	6053      	str	r3, [r2, #4]
 80054b4:	e7ef      	b.n	8005496 <_malloc_r+0x76>
 80054b6:	0022      	movs	r2, r4
 80054b8:	6864      	ldr	r4, [r4, #4]
 80054ba:	e7c2      	b.n	8005442 <_malloc_r+0x22>
 80054bc:	2303      	movs	r3, #3
 80054be:	1cc4      	adds	r4, r0, #3
 80054c0:	439c      	bics	r4, r3
 80054c2:	42a0      	cmp	r0, r4
 80054c4:	d0e1      	beq.n	800548a <_malloc_r+0x6a>
 80054c6:	1a21      	subs	r1, r4, r0
 80054c8:	0030      	movs	r0, r6
 80054ca:	f000 f807 	bl	80054dc <_sbrk_r>
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	d1db      	bne.n	800548a <_malloc_r+0x6a>
 80054d2:	e7c7      	b.n	8005464 <_malloc_r+0x44>
 80054d4:	200012d8 	.word	0x200012d8
 80054d8:	200012dc 	.word	0x200012dc

080054dc <_sbrk_r>:
 80054dc:	2300      	movs	r3, #0
 80054de:	b570      	push	{r4, r5, r6, lr}
 80054e0:	4d06      	ldr	r5, [pc, #24]	; (80054fc <_sbrk_r+0x20>)
 80054e2:	0004      	movs	r4, r0
 80054e4:	0008      	movs	r0, r1
 80054e6:	602b      	str	r3, [r5, #0]
 80054e8:	f7fc ff7c 	bl	80023e4 <_sbrk>
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d103      	bne.n	80054f8 <_sbrk_r+0x1c>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d000      	beq.n	80054f8 <_sbrk_r+0x1c>
 80054f6:	6023      	str	r3, [r4, #0]
 80054f8:	bd70      	pop	{r4, r5, r6, pc}
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	200012f4 	.word	0x200012f4

08005500 <_raise_r>:
 8005500:	b570      	push	{r4, r5, r6, lr}
 8005502:	0004      	movs	r4, r0
 8005504:	000d      	movs	r5, r1
 8005506:	291f      	cmp	r1, #31
 8005508:	d904      	bls.n	8005514 <_raise_r+0x14>
 800550a:	2316      	movs	r3, #22
 800550c:	6003      	str	r3, [r0, #0]
 800550e:	2001      	movs	r0, #1
 8005510:	4240      	negs	r0, r0
 8005512:	bd70      	pop	{r4, r5, r6, pc}
 8005514:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005516:	2b00      	cmp	r3, #0
 8005518:	d004      	beq.n	8005524 <_raise_r+0x24>
 800551a:	008a      	lsls	r2, r1, #2
 800551c:	189b      	adds	r3, r3, r2
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	2a00      	cmp	r2, #0
 8005522:	d108      	bne.n	8005536 <_raise_r+0x36>
 8005524:	0020      	movs	r0, r4
 8005526:	f000 f831 	bl	800558c <_getpid_r>
 800552a:	002a      	movs	r2, r5
 800552c:	0001      	movs	r1, r0
 800552e:	0020      	movs	r0, r4
 8005530:	f000 f81a 	bl	8005568 <_kill_r>
 8005534:	e7ed      	b.n	8005512 <_raise_r+0x12>
 8005536:	2000      	movs	r0, #0
 8005538:	2a01      	cmp	r2, #1
 800553a:	d0ea      	beq.n	8005512 <_raise_r+0x12>
 800553c:	1c51      	adds	r1, r2, #1
 800553e:	d103      	bne.n	8005548 <_raise_r+0x48>
 8005540:	2316      	movs	r3, #22
 8005542:	3001      	adds	r0, #1
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	e7e4      	b.n	8005512 <_raise_r+0x12>
 8005548:	2400      	movs	r4, #0
 800554a:	0028      	movs	r0, r5
 800554c:	601c      	str	r4, [r3, #0]
 800554e:	4790      	blx	r2
 8005550:	0020      	movs	r0, r4
 8005552:	e7de      	b.n	8005512 <_raise_r+0x12>

08005554 <raise>:
 8005554:	b510      	push	{r4, lr}
 8005556:	4b03      	ldr	r3, [pc, #12]	; (8005564 <raise+0x10>)
 8005558:	0001      	movs	r1, r0
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	f7ff ffd0 	bl	8005500 <_raise_r>
 8005560:	bd10      	pop	{r4, pc}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	2000009c 	.word	0x2000009c

08005568 <_kill_r>:
 8005568:	2300      	movs	r3, #0
 800556a:	b570      	push	{r4, r5, r6, lr}
 800556c:	4d06      	ldr	r5, [pc, #24]	; (8005588 <_kill_r+0x20>)
 800556e:	0004      	movs	r4, r0
 8005570:	0008      	movs	r0, r1
 8005572:	0011      	movs	r1, r2
 8005574:	602b      	str	r3, [r5, #0]
 8005576:	f7fc ff27 	bl	80023c8 <_kill>
 800557a:	1c43      	adds	r3, r0, #1
 800557c:	d103      	bne.n	8005586 <_kill_r+0x1e>
 800557e:	682b      	ldr	r3, [r5, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d000      	beq.n	8005586 <_kill_r+0x1e>
 8005584:	6023      	str	r3, [r4, #0]
 8005586:	bd70      	pop	{r4, r5, r6, pc}
 8005588:	200012f4 	.word	0x200012f4

0800558c <_getpid_r>:
 800558c:	b510      	push	{r4, lr}
 800558e:	f7fc ff19 	bl	80023c4 <_getpid>
 8005592:	bd10      	pop	{r4, pc}

08005594 <__malloc_lock>:
 8005594:	b510      	push	{r4, lr}
 8005596:	4802      	ldr	r0, [pc, #8]	; (80055a0 <__malloc_lock+0xc>)
 8005598:	f000 f80c 	bl	80055b4 <__retarget_lock_acquire_recursive>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	46c0      	nop			; (mov r8, r8)
 80055a0:	200012fc 	.word	0x200012fc

080055a4 <__malloc_unlock>:
 80055a4:	b510      	push	{r4, lr}
 80055a6:	4802      	ldr	r0, [pc, #8]	; (80055b0 <__malloc_unlock+0xc>)
 80055a8:	f000 f805 	bl	80055b6 <__retarget_lock_release_recursive>
 80055ac:	bd10      	pop	{r4, pc}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	200012fc 	.word	0x200012fc

080055b4 <__retarget_lock_acquire_recursive>:
 80055b4:	4770      	bx	lr

080055b6 <__retarget_lock_release_recursive>:
 80055b6:	4770      	bx	lr

080055b8 <_init>:
 80055b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055be:	bc08      	pop	{r3}
 80055c0:	469e      	mov	lr, r3
 80055c2:	4770      	bx	lr

080055c4 <_fini>:
 80055c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c6:	46c0      	nop			; (mov r8, r8)
 80055c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ca:	bc08      	pop	{r3}
 80055cc:	469e      	mov	lr, r3
 80055ce:	4770      	bx	lr
