{
  "main": {
    "id": "57ba8d7593c10340",
    "type": "split",
    "children": [
      {
        "id": "6469ac7c5e0f5090",
        "type": "tabs",
        "children": [
          {
            "id": "3cce9e9d19651256",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Chapter 3 - Instruction Level Parallelism/6. Branch Target Buffers.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "6. Branch Target Buffers"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "ec49090fb139475f",
    "type": "split",
    "children": [
      {
        "id": "92482ee4848b470c",
        "type": "tabs",
        "children": [
          {
            "id": "96ed88551afcf56c",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "multi-issue",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "9b64863e75fe145c",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          },
          {
            "id": "af27d67c250f8532",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical",
                "autoReveal": false
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "horizontal",
    "width": 292.5
  },
  "right": {
    "id": "ee9de082816c0d94",
    "type": "split",
    "children": [
      {
        "id": "58387c734b4e9e13",
        "type": "tabs",
        "children": [
          {
            "id": "115b95a700dfecee",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Operands.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Operands"
            }
          },
          {
            "id": "4a91478bbd0a8436",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Operands.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Operands"
            }
          },
          {
            "id": "cde3c42e964287a9",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "0be63da26534b0c9",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Operands.md",
                "followCursor": false,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-list",
              "title": "Outline of Operands"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "bases:Create new base": false
    }
  },
  "active": "af27d67c250f8532",
  "lastOpenFiles": [
    "img/Pasted image 20251112121722.png",
    "1..md",
    "Chapter 3 - Instruction Level Parallelism/6. Branch Target Buffers.md",
    "Chapter 3 - Instruction Level Parallelism/1. Instruction level Parallelism (ILP).md",
    "Chapter 3 - Instruction Level Parallelism/5. More on Branch Prediction Buffers.md",
    "Chapter 3 - Instruction Level Parallelism/4. Scheduling and Dependences.md",
    "Chapter 3 - Instruction Level Parallelism/3. Loop Unrollling.md",
    "Chapter 3 - Instruction Level Parallelism/2. Static Scheduling.md",
    "img/Pasted image 20251112120522.png",
    "img/Pasted image 20251112115450.png",
    "img/Pasted image 20251112113241.png",
    "Appendix C - Pipelining - Basic and Intermediate Concepts/3. Performance Limitations of Pipelines.md",
    "Appendix A - Instruction Set Principles/1. ISA Classification.md",
    "Appendix A - Instruction Set Principles/2. Memory Addressing.md",
    "Appendix A - Instruction Set Principles/3. Addressing Modes.md",
    "Appendix A - Instruction Set Principles/4. Types And Sizes.md",
    "Appendix A - Instruction Set Principles/5. Operations in the Instruction Set.md",
    "Appendix A - Instruction Set Principles/6. Control Flow Mechanisms.md",
    "Appendix A - Instruction Set Principles/7. Evaluating Branch Conditions.md",
    "Appendix A - Instruction Set Principles/8. Calling Conventions.md",
    "Appendix A - Instruction Set Principles/9. Instruction Set Encoding.md",
    "Appendix A - Instruction Set Principles/10. The Compiler & Optimizations.md",
    "Appendix A - Instruction Set Principles/11. Register assignment & allocation.md",
    "Appendix A - Instruction Set Principles/12. ISA Properties & Compilers.md",
    "Appendix A - Instruction Set Principles/13. RISC-V.md",
    "Appendix C - Pipelining - Basic and Intermediate Concepts/1. Instruction Pipelining - Introduction.md",
    "Appendix C - Pipelining - Basic and Intermediate Concepts/2. Pipeline Registers.md",
    "Appendix C - Pipelining - Basic and Intermediate Concepts/4. Dependences.md",
    "Appendix C - Pipelining - Basic and Intermediate Concepts/5.  Forwarding.md",
    "Chapter 3 - Instruction Level Parallelism",
    "img/Pasted image 20251112093703.png",
    "img/Pasted image 20251112093633.png",
    "img/Pasted image 20251111205623.png",
    "img/Pasted image 20251111204954.png",
    "img/Pasted image 20251111201347.png",
    "img/Pasted image 20251111195945.png",
    "img/Pasted image 20251111192019.png",
    "Appendix C - Pipelining - Basic and Intermediate Concepts",
    "img",
    "imgs",
    "ISA Types",
    "Appendix A - Instruction Set Principles"
  ]
}