// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1912\sampleModel1912_4_sub\Mysubsystem_11.v
// Created: 2024-06-10 17:29:04
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1912_4_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // ufix8_En7
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // ufix8_En7


  wire [8:0] cfblk61_y;  // ufix9_En7
  wire [7:0] cfblk61_out1;  // ufix8_En7
  wire [7:0] cfblk90_const_val_1;  // ufix8_En7
  wire [7:0] cfblk90_out1;  // ufix8_En7
  wire [7:0] cfblk77_const_val_1;  // ufix8_En7
  wire [7:0] cfblk77_out1;  // ufix8_En7
  wire [7:0] cfblk164_out1;  // uint8
  wire [7:0] cfblk66_const_val_1;  // uint8
  wire [7:0] cfblk66_out1;  // uint8
  wire [7:0] cfblk109_out1;  // uint8


  assign cfblk61_y = {1'b0, In1};
  assign cfblk61_out1 = cfblk61_y[7:0];



  assign cfblk90_const_val_1 = 8'b00000000;



  assign cfblk90_out1 = cfblk61_out1 + cfblk90_const_val_1;



  assign cfblk77_const_val_1 = 8'b00000000;



  assign cfblk77_out1 = cfblk90_out1 + cfblk77_const_val_1;



  assign cfblk164_out1 = {7'b0, cfblk77_out1[7]};



  assign cfblk66_const_val_1 = 8'b00000000;



  assign cfblk66_out1 = cfblk164_out1 + cfblk66_const_val_1;



  assign cfblk109_out1 = (cfblk66_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk109_out1;

  assign Out2 = cfblk90_out1;

endmodule  // Mysubsystem_11

