{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 12:09:42 2019 " "Info: Processing started: Mon Apr 01 12:09:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(110) " "Error (10500): VHDL syntax error at cpu.vhd(110) near text \"/\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(110) " "Error (10500): VHDL syntax error at cpu.vhd(110) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(111) " "Error (10500): VHDL syntax error at cpu.vhd(111) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(112) " "Error (10500): VHDL syntax error at cpu.vhd(112) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(113) " "Error (10500): VHDL syntax error at cpu.vhd(113) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(114) " "Error (10500): VHDL syntax error at cpu.vhd(114) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(115) " "Error (10500): VHDL syntax error at cpu.vhd(115) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(116) " "Error (10500): VHDL syntax error at cpu.vhd(116) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(118) " "Error (10500): VHDL syntax error at cpu.vhd(118) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(119) " "Error (10500): VHDL syntax error at cpu.vhd(119) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(120) " "Error (10500): VHDL syntax error at cpu.vhd(120) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(123) " "Error (10500): VHDL syntax error at cpu.vhd(123) near text \"/\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(123) " "Error (10500): VHDL syntax error at cpu.vhd(123) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(124) " "Error (10500): VHDL syntax error at cpu.vhd(124) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(125) " "Error (10500): VHDL syntax error at cpu.vhd(125) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(126) " "Error (10500): VHDL syntax error at cpu.vhd(126) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(127) " "Error (10500): VHDL syntax error at cpu.vhd(127) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(128) " "Error (10500): VHDL syntax error at cpu.vhd(128) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 128 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement cpu.vhd(130) " "Error (10500): VHDL syntax error at cpu.vhd(130) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "cpu.vhd" "" { Text "D:/git-repos/HomeWork/computer organization/pipe-lined hardwired/altera/91/quartus/cpu.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 12:09:43 2019 " "Error: Processing ended: Mon Apr 01 12:09:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
