<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Controller_Unit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>Register_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Register_RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">Reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Counter_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Counter_RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Controller_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>da835913</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Controller_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>da835913</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>Controller_Unit_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c638fd29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>START</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Multiplier0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Count</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Multiplier_WS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Multiplicand_WS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Register_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Register_RST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Counter_RST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Controller_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_da835913</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Controller_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Controller_Unit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Controller_Unit_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Controller_Unit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Controller_Unit_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Controller_Unit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-10-06T12:12:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab3ddf5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f07221b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcd17be_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7af448_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ed6d42_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f48122_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65efc891_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344a1bc4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e07be6d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647477f7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9a61c2_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569ed74d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1afa1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5bdf58_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a40f4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8d678f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c022d1e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8cdd45_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c5539f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786f24e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260abf6a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34200a41_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d79568f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cd18f4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@906ec81_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e32dab_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee9e812_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8713288_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee405c4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c659b99_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80d0254_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1694acad_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd9a19d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561a8fdc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cbe077_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307c68ea_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ec089b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599af8a8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276364f1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128ecc93_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5805c04e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367c574e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5964fa33_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea4f446_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae230c3_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8e4f13_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bc84b7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12263f7e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c9b408_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7d24ef_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210c8de9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8d204_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a66f11d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e636c02_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672f4125_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36efb05e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bd84df_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302dfb66_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bab59b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726c157a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae794f5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4177c47b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118909ca_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44035d87_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c1cb24_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6b65da_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb17509_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d22ac84_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754f7085_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbf080e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Controller_Unit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dc463830"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d281fd3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8c1f0233"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e501944a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
