/**
 * \file IfxSmu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SMU/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Smu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Smu_Registers
 * 
 */
#ifndef IFXSMU_BF_H
#define IFXSMU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Smu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SMU_OCS_Bits.TGS */
#define IFX_SMU_OCS_TGS_LEN (2u)

/** \brief Mask for Ifx_SMU_OCS_Bits.TGS */
#define IFX_SMU_OCS_TGS_MSK (0x3u)

/** \brief Offset for Ifx_SMU_OCS_Bits.TGS */
#define IFX_SMU_OCS_TGS_OFF (0u)

/** \brief Length for Ifx_SMU_OCS_Bits.TGB */
#define IFX_SMU_OCS_TGB_LEN (1u)

/** \brief Mask for Ifx_SMU_OCS_Bits.TGB */
#define IFX_SMU_OCS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_SMU_OCS_Bits.TGB */
#define IFX_SMU_OCS_TGB_OFF (2u)

/** \brief Length for Ifx_SMU_OCS_Bits.TG_P */
#define IFX_SMU_OCS_TG_P_LEN (1u)

/** \brief Mask for Ifx_SMU_OCS_Bits.TG_P */
#define IFX_SMU_OCS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_SMU_OCS_Bits.TG_P */
#define IFX_SMU_OCS_TG_P_OFF (3u)

/** \brief Length for Ifx_SMU_OCS_Bits.SUS */
#define IFX_SMU_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_SMU_OCS_Bits.SUS */
#define IFX_SMU_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_SMU_OCS_Bits.SUS */
#define IFX_SMU_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_SMU_OCS_Bits.SUS_P */
#define IFX_SMU_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_SMU_OCS_Bits.SUS_P */
#define IFX_SMU_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_SMU_OCS_Bits.SUS_P */
#define IFX_SMU_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_SMU_OCS_Bits.SUSSTA */
#define IFX_SMU_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_SMU_OCS_Bits.SUSSTA */
#define IFX_SMU_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_SMU_OCS_Bits.SUSSTA */
#define IFX_SMU_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_SMU_ID_Bits.MOD_REV */
#define IFX_SMU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_SMU_ID_Bits.MOD_REV */
#define IFX_SMU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_SMU_ID_Bits.MOD_REV */
#define IFX_SMU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_SMU_ID_Bits.MOD_TYPE */
#define IFX_SMU_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_SMU_ID_Bits.MOD_TYPE */
#define IFX_SMU_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_SMU_ID_Bits.MOD_TYPE */
#define IFX_SMU_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_SMU_ID_Bits.MOD_NUM */
#define IFX_SMU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_SMU_ID_Bits.MOD_NUM */
#define IFX_SMU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_SMU_ID_Bits.MOD_NUM */
#define IFX_SMU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_KEYS_Bits.CFGLCK */
#define IFX_SMU_GCC_KEYS_CFGLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_GCC_KEYS_Bits.CFGLCK */
#define IFX_SMU_GCC_KEYS_CFGLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_GCC_KEYS_Bits.CFGLCK */
#define IFX_SMU_GCC_KEYS_CFGLCK_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_KEYS_Bits.PERLCK */
#define IFX_SMU_GCC_KEYS_PERLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_GCC_KEYS_Bits.PERLCK */
#define IFX_SMU_GCC_KEYS_PERLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_GCC_KEYS_Bits.PERLCK */
#define IFX_SMU_GCC_KEYS_PERLCK_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.POL */
#define IFX_SMU_GCC_EMSR_POL_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.POL */
#define IFX_SMU_GCC_EMSR_POL_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.POL */
#define IFX_SMU_GCC_EMSR_POL_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.MODE */
#define IFX_SMU_GCC_EMSR_MODE_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.MODE */
#define IFX_SMU_GCC_EMSR_MODE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.MODE */
#define IFX_SMU_GCC_EMSR_MODE_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.ENON */
#define IFX_SMU_GCC_EMSR_ENON_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.ENON */
#define IFX_SMU_GCC_EMSR_ENON_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.ENON */
#define IFX_SMU_GCC_EMSR_ENON_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.PSEL */
#define IFX_SMU_GCC_EMSR_PSEL_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.PSEL */
#define IFX_SMU_GCC_EMSR_PSEL_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.PSEL */
#define IFX_SMU_GCC_EMSR_PSEL_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.GFEN */
#define IFX_SMU_GCC_EMSR_GFEN_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.GFEN */
#define IFX_SMU_GCC_EMSR_GFEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.GFEN */
#define IFX_SMU_GCC_EMSR_GFEN_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.EMSF */
#define IFX_SMU_GCC_EMSR_EMSF_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.EMSF */
#define IFX_SMU_GCC_EMSR_EMSF_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.EMSF */
#define IFX_SMU_GCC_EMSR_EMSF_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.SEMSF */
#define IFX_SMU_GCC_EMSR_SEMSF_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.SEMSF */
#define IFX_SMU_GCC_EMSR_SEMSF_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.SEMSF */
#define IFX_SMU_GCC_EMSR_SEMSF_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_EMSR_Bits.EMSPORTB */
#define IFX_SMU_GCC_EMSR_EMSPORTB_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_EMSR_Bits.EMSPORTB */
#define IFX_SMU_GCC_EMSR_EMSPORTB_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_EMSR_Bits.EMSPORTB */
#define IFX_SMU_GCC_EMSR_EMSPORTB_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_EMSSW_Bits.EMSFM */
#define IFX_SMU_GCC_EMSSW_EMSFM_LEN (2u)

/** \brief Mask for Ifx_SMU_GCC_EMSSW_Bits.EMSFM */
#define IFX_SMU_GCC_EMSSW_EMSFM_MSK (0x3u)

/** \brief Offset for Ifx_SMU_GCC_EMSSW_Bits.EMSFM */
#define IFX_SMU_GCC_EMSSW_EMSFM_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_EMSSW_Bits.SEMSFM */
#define IFX_SMU_GCC_EMSSW_SEMSFM_LEN (2u)

/** \brief Mask for Ifx_SMU_GCC_EMSSW_Bits.SEMSFM */
#define IFX_SMU_GCC_EMSSW_SEMSFM_MSK (0x3u)

/** \brief Offset for Ifx_SMU_GCC_EMSSW_Bits.SEMSFM */
#define IFX_SMU_GCC_EMSSW_SEMSFM_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE0 */
#define IFX_SMU_GCC_RM_CTL_TE0_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE0 */
#define IFX_SMU_GCC_RM_CTL_TE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE0 */
#define IFX_SMU_GCC_RM_CTL_TE0_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE1 */
#define IFX_SMU_GCC_RM_CTL_TE1_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE1 */
#define IFX_SMU_GCC_RM_CTL_TE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE1 */
#define IFX_SMU_GCC_RM_CTL_TE1_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE2 */
#define IFX_SMU_GCC_RM_CTL_TE2_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE2 */
#define IFX_SMU_GCC_RM_CTL_TE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE2 */
#define IFX_SMU_GCC_RM_CTL_TE2_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE3 */
#define IFX_SMU_GCC_RM_CTL_TE3_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE3 */
#define IFX_SMU_GCC_RM_CTL_TE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE3 */
#define IFX_SMU_GCC_RM_CTL_TE3_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE4 */
#define IFX_SMU_GCC_RM_CTL_TE4_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE4 */
#define IFX_SMU_GCC_RM_CTL_TE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE4 */
#define IFX_SMU_GCC_RM_CTL_TE4_OFF (4u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE5 */
#define IFX_SMU_GCC_RM_CTL_TE5_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE5 */
#define IFX_SMU_GCC_RM_CTL_TE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE5 */
#define IFX_SMU_GCC_RM_CTL_TE5_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE6 */
#define IFX_SMU_GCC_RM_CTL_TE6_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE6 */
#define IFX_SMU_GCC_RM_CTL_TE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE6 */
#define IFX_SMU_GCC_RM_CTL_TE6_OFF (6u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE7 */
#define IFX_SMU_GCC_RM_CTL_TE7_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE7 */
#define IFX_SMU_GCC_RM_CTL_TE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE7 */
#define IFX_SMU_GCC_RM_CTL_TE7_OFF (7u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE8 */
#define IFX_SMU_GCC_RM_CTL_TE8_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE8 */
#define IFX_SMU_GCC_RM_CTL_TE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE8 */
#define IFX_SMU_GCC_RM_CTL_TE8_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE9 */
#define IFX_SMU_GCC_RM_CTL_TE9_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE9 */
#define IFX_SMU_GCC_RM_CTL_TE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE9 */
#define IFX_SMU_GCC_RM_CTL_TE9_OFF (9u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE10 */
#define IFX_SMU_GCC_RM_CTL_TE10_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE10 */
#define IFX_SMU_GCC_RM_CTL_TE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE10 */
#define IFX_SMU_GCC_RM_CTL_TE10_OFF (10u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE11 */
#define IFX_SMU_GCC_RM_CTL_TE11_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE11 */
#define IFX_SMU_GCC_RM_CTL_TE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE11 */
#define IFX_SMU_GCC_RM_CTL_TE11_OFF (11u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE12 */
#define IFX_SMU_GCC_RM_CTL_TE12_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE12 */
#define IFX_SMU_GCC_RM_CTL_TE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE12 */
#define IFX_SMU_GCC_RM_CTL_TE12_OFF (12u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE13 */
#define IFX_SMU_GCC_RM_CTL_TE13_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE13 */
#define IFX_SMU_GCC_RM_CTL_TE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE13 */
#define IFX_SMU_GCC_RM_CTL_TE13_OFF (13u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE14 */
#define IFX_SMU_GCC_RM_CTL_TE14_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE14 */
#define IFX_SMU_GCC_RM_CTL_TE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE14 */
#define IFX_SMU_GCC_RM_CTL_TE14_OFF (14u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE15 */
#define IFX_SMU_GCC_RM_CTL_TE15_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE15 */
#define IFX_SMU_GCC_RM_CTL_TE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE15 */
#define IFX_SMU_GCC_RM_CTL_TE15_OFF (15u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE16 */
#define IFX_SMU_GCC_RM_CTL_TE16_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE16 */
#define IFX_SMU_GCC_RM_CTL_TE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE16 */
#define IFX_SMU_GCC_RM_CTL_TE16_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE17 */
#define IFX_SMU_GCC_RM_CTL_TE17_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE17 */
#define IFX_SMU_GCC_RM_CTL_TE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE17 */
#define IFX_SMU_GCC_RM_CTL_TE17_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE18 */
#define IFX_SMU_GCC_RM_CTL_TE18_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE18 */
#define IFX_SMU_GCC_RM_CTL_TE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE18 */
#define IFX_SMU_GCC_RM_CTL_TE18_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE19 */
#define IFX_SMU_GCC_RM_CTL_TE19_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE19 */
#define IFX_SMU_GCC_RM_CTL_TE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE19 */
#define IFX_SMU_GCC_RM_CTL_TE19_OFF (19u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE20 */
#define IFX_SMU_GCC_RM_CTL_TE20_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE20 */
#define IFX_SMU_GCC_RM_CTL_TE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE20 */
#define IFX_SMU_GCC_RM_CTL_TE20_OFF (20u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE21 */
#define IFX_SMU_GCC_RM_CTL_TE21_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE21 */
#define IFX_SMU_GCC_RM_CTL_TE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE21 */
#define IFX_SMU_GCC_RM_CTL_TE21_OFF (21u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE22 */
#define IFX_SMU_GCC_RM_CTL_TE22_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE22 */
#define IFX_SMU_GCC_RM_CTL_TE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE22 */
#define IFX_SMU_GCC_RM_CTL_TE22_OFF (22u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE23 */
#define IFX_SMU_GCC_RM_CTL_TE23_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE23 */
#define IFX_SMU_GCC_RM_CTL_TE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE23 */
#define IFX_SMU_GCC_RM_CTL_TE23_OFF (23u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE24 */
#define IFX_SMU_GCC_RM_CTL_TE24_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE24 */
#define IFX_SMU_GCC_RM_CTL_TE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE24 */
#define IFX_SMU_GCC_RM_CTL_TE24_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE25 */
#define IFX_SMU_GCC_RM_CTL_TE25_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE25 */
#define IFX_SMU_GCC_RM_CTL_TE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE25 */
#define IFX_SMU_GCC_RM_CTL_TE25_OFF (25u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE26 */
#define IFX_SMU_GCC_RM_CTL_TE26_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE26 */
#define IFX_SMU_GCC_RM_CTL_TE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE26 */
#define IFX_SMU_GCC_RM_CTL_TE26_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE27 */
#define IFX_SMU_GCC_RM_CTL_TE27_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE27 */
#define IFX_SMU_GCC_RM_CTL_TE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE27 */
#define IFX_SMU_GCC_RM_CTL_TE27_OFF (27u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE28 */
#define IFX_SMU_GCC_RM_CTL_TE28_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE28 */
#define IFX_SMU_GCC_RM_CTL_TE28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE28 */
#define IFX_SMU_GCC_RM_CTL_TE28_OFF (28u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE29 */
#define IFX_SMU_GCC_RM_CTL_TE29_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE29 */
#define IFX_SMU_GCC_RM_CTL_TE29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE29 */
#define IFX_SMU_GCC_RM_CTL_TE29_OFF (29u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE30 */
#define IFX_SMU_GCC_RM_CTL_TE30_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE30 */
#define IFX_SMU_GCC_RM_CTL_TE30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE30 */
#define IFX_SMU_GCC_RM_CTL_TE30_OFF (30u)

/** \brief Length for Ifx_SMU_GCC_RM_CTL_Bits.TE31 */
#define IFX_SMU_GCC_RM_CTL_TE31_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_CTL_Bits.TE31 */
#define IFX_SMU_GCC_RM_CTL_TE31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_CTL_Bits.TE31 */
#define IFX_SMU_GCC_RM_CTL_TE31_OFF (31u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF0 */
#define IFX_SMU_GCC_RM_EF_EF0_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF0 */
#define IFX_SMU_GCC_RM_EF_EF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF0 */
#define IFX_SMU_GCC_RM_EF_EF0_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF1 */
#define IFX_SMU_GCC_RM_EF_EF1_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF1 */
#define IFX_SMU_GCC_RM_EF_EF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF1 */
#define IFX_SMU_GCC_RM_EF_EF1_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF2 */
#define IFX_SMU_GCC_RM_EF_EF2_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF2 */
#define IFX_SMU_GCC_RM_EF_EF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF2 */
#define IFX_SMU_GCC_RM_EF_EF2_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF3 */
#define IFX_SMU_GCC_RM_EF_EF3_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF3 */
#define IFX_SMU_GCC_RM_EF_EF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF3 */
#define IFX_SMU_GCC_RM_EF_EF3_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF4 */
#define IFX_SMU_GCC_RM_EF_EF4_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF4 */
#define IFX_SMU_GCC_RM_EF_EF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF4 */
#define IFX_SMU_GCC_RM_EF_EF4_OFF (4u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF5 */
#define IFX_SMU_GCC_RM_EF_EF5_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF5 */
#define IFX_SMU_GCC_RM_EF_EF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF5 */
#define IFX_SMU_GCC_RM_EF_EF5_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF6 */
#define IFX_SMU_GCC_RM_EF_EF6_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF6 */
#define IFX_SMU_GCC_RM_EF_EF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF6 */
#define IFX_SMU_GCC_RM_EF_EF6_OFF (6u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF7 */
#define IFX_SMU_GCC_RM_EF_EF7_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF7 */
#define IFX_SMU_GCC_RM_EF_EF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF7 */
#define IFX_SMU_GCC_RM_EF_EF7_OFF (7u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF8 */
#define IFX_SMU_GCC_RM_EF_EF8_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF8 */
#define IFX_SMU_GCC_RM_EF_EF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF8 */
#define IFX_SMU_GCC_RM_EF_EF8_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF9 */
#define IFX_SMU_GCC_RM_EF_EF9_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF9 */
#define IFX_SMU_GCC_RM_EF_EF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF9 */
#define IFX_SMU_GCC_RM_EF_EF9_OFF (9u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF10 */
#define IFX_SMU_GCC_RM_EF_EF10_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF10 */
#define IFX_SMU_GCC_RM_EF_EF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF10 */
#define IFX_SMU_GCC_RM_EF_EF10_OFF (10u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF11 */
#define IFX_SMU_GCC_RM_EF_EF11_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF11 */
#define IFX_SMU_GCC_RM_EF_EF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF11 */
#define IFX_SMU_GCC_RM_EF_EF11_OFF (11u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF12 */
#define IFX_SMU_GCC_RM_EF_EF12_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF12 */
#define IFX_SMU_GCC_RM_EF_EF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF12 */
#define IFX_SMU_GCC_RM_EF_EF12_OFF (12u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF13 */
#define IFX_SMU_GCC_RM_EF_EF13_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF13 */
#define IFX_SMU_GCC_RM_EF_EF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF13 */
#define IFX_SMU_GCC_RM_EF_EF13_OFF (13u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF14 */
#define IFX_SMU_GCC_RM_EF_EF14_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF14 */
#define IFX_SMU_GCC_RM_EF_EF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF14 */
#define IFX_SMU_GCC_RM_EF_EF14_OFF (14u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF15 */
#define IFX_SMU_GCC_RM_EF_EF15_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF15 */
#define IFX_SMU_GCC_RM_EF_EF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF15 */
#define IFX_SMU_GCC_RM_EF_EF15_OFF (15u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF16 */
#define IFX_SMU_GCC_RM_EF_EF16_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF16 */
#define IFX_SMU_GCC_RM_EF_EF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF16 */
#define IFX_SMU_GCC_RM_EF_EF16_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF17 */
#define IFX_SMU_GCC_RM_EF_EF17_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF17 */
#define IFX_SMU_GCC_RM_EF_EF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF17 */
#define IFX_SMU_GCC_RM_EF_EF17_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF18 */
#define IFX_SMU_GCC_RM_EF_EF18_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF18 */
#define IFX_SMU_GCC_RM_EF_EF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF18 */
#define IFX_SMU_GCC_RM_EF_EF18_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF19 */
#define IFX_SMU_GCC_RM_EF_EF19_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF19 */
#define IFX_SMU_GCC_RM_EF_EF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF19 */
#define IFX_SMU_GCC_RM_EF_EF19_OFF (19u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF20 */
#define IFX_SMU_GCC_RM_EF_EF20_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF20 */
#define IFX_SMU_GCC_RM_EF_EF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF20 */
#define IFX_SMU_GCC_RM_EF_EF20_OFF (20u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF21 */
#define IFX_SMU_GCC_RM_EF_EF21_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF21 */
#define IFX_SMU_GCC_RM_EF_EF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF21 */
#define IFX_SMU_GCC_RM_EF_EF21_OFF (21u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF22 */
#define IFX_SMU_GCC_RM_EF_EF22_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF22 */
#define IFX_SMU_GCC_RM_EF_EF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF22 */
#define IFX_SMU_GCC_RM_EF_EF22_OFF (22u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF23 */
#define IFX_SMU_GCC_RM_EF_EF23_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF23 */
#define IFX_SMU_GCC_RM_EF_EF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF23 */
#define IFX_SMU_GCC_RM_EF_EF23_OFF (23u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF24 */
#define IFX_SMU_GCC_RM_EF_EF24_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF24 */
#define IFX_SMU_GCC_RM_EF_EF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF24 */
#define IFX_SMU_GCC_RM_EF_EF24_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF25 */
#define IFX_SMU_GCC_RM_EF_EF25_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF25 */
#define IFX_SMU_GCC_RM_EF_EF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF25 */
#define IFX_SMU_GCC_RM_EF_EF25_OFF (25u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF26 */
#define IFX_SMU_GCC_RM_EF_EF26_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF26 */
#define IFX_SMU_GCC_RM_EF_EF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF26 */
#define IFX_SMU_GCC_RM_EF_EF26_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF27 */
#define IFX_SMU_GCC_RM_EF_EF27_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF27 */
#define IFX_SMU_GCC_RM_EF_EF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF27 */
#define IFX_SMU_GCC_RM_EF_EF27_OFF (27u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF28 */
#define IFX_SMU_GCC_RM_EF_EF28_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF28 */
#define IFX_SMU_GCC_RM_EF_EF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF28 */
#define IFX_SMU_GCC_RM_EF_EF28_OFF (28u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF29 */
#define IFX_SMU_GCC_RM_EF_EF29_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF29 */
#define IFX_SMU_GCC_RM_EF_EF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF29 */
#define IFX_SMU_GCC_RM_EF_EF29_OFF (29u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF30 */
#define IFX_SMU_GCC_RM_EF_EF30_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF30 */
#define IFX_SMU_GCC_RM_EF_EF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF30 */
#define IFX_SMU_GCC_RM_EF_EF30_OFF (30u)

/** \brief Length for Ifx_SMU_GCC_RM_EF_Bits.EF31 */
#define IFX_SMU_GCC_RM_EF_EF31_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_EF_Bits.EF31 */
#define IFX_SMU_GCC_RM_EF_EF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_EF_Bits.EF31 */
#define IFX_SMU_GCC_RM_EF_EF31_OFF (31u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS0 */
#define IFX_SMU_GCC_RM_STS_STS0_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS0 */
#define IFX_SMU_GCC_RM_STS_STS0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS0 */
#define IFX_SMU_GCC_RM_STS_STS0_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS1 */
#define IFX_SMU_GCC_RM_STS_STS1_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS1 */
#define IFX_SMU_GCC_RM_STS_STS1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS1 */
#define IFX_SMU_GCC_RM_STS_STS1_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS2 */
#define IFX_SMU_GCC_RM_STS_STS2_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS2 */
#define IFX_SMU_GCC_RM_STS_STS2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS2 */
#define IFX_SMU_GCC_RM_STS_STS2_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS3 */
#define IFX_SMU_GCC_RM_STS_STS3_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS3 */
#define IFX_SMU_GCC_RM_STS_STS3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS3 */
#define IFX_SMU_GCC_RM_STS_STS3_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS4 */
#define IFX_SMU_GCC_RM_STS_STS4_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS4 */
#define IFX_SMU_GCC_RM_STS_STS4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS4 */
#define IFX_SMU_GCC_RM_STS_STS4_OFF (4u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS5 */
#define IFX_SMU_GCC_RM_STS_STS5_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS5 */
#define IFX_SMU_GCC_RM_STS_STS5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS5 */
#define IFX_SMU_GCC_RM_STS_STS5_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS6 */
#define IFX_SMU_GCC_RM_STS_STS6_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS6 */
#define IFX_SMU_GCC_RM_STS_STS6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS6 */
#define IFX_SMU_GCC_RM_STS_STS6_OFF (6u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS7 */
#define IFX_SMU_GCC_RM_STS_STS7_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS7 */
#define IFX_SMU_GCC_RM_STS_STS7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS7 */
#define IFX_SMU_GCC_RM_STS_STS7_OFF (7u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS8 */
#define IFX_SMU_GCC_RM_STS_STS8_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS8 */
#define IFX_SMU_GCC_RM_STS_STS8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS8 */
#define IFX_SMU_GCC_RM_STS_STS8_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS9 */
#define IFX_SMU_GCC_RM_STS_STS9_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS9 */
#define IFX_SMU_GCC_RM_STS_STS9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS9 */
#define IFX_SMU_GCC_RM_STS_STS9_OFF (9u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS10 */
#define IFX_SMU_GCC_RM_STS_STS10_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS10 */
#define IFX_SMU_GCC_RM_STS_STS10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS10 */
#define IFX_SMU_GCC_RM_STS_STS10_OFF (10u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS11 */
#define IFX_SMU_GCC_RM_STS_STS11_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS11 */
#define IFX_SMU_GCC_RM_STS_STS11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS11 */
#define IFX_SMU_GCC_RM_STS_STS11_OFF (11u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS12 */
#define IFX_SMU_GCC_RM_STS_STS12_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS12 */
#define IFX_SMU_GCC_RM_STS_STS12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS12 */
#define IFX_SMU_GCC_RM_STS_STS12_OFF (12u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS13 */
#define IFX_SMU_GCC_RM_STS_STS13_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS13 */
#define IFX_SMU_GCC_RM_STS_STS13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS13 */
#define IFX_SMU_GCC_RM_STS_STS13_OFF (13u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS14 */
#define IFX_SMU_GCC_RM_STS_STS14_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS14 */
#define IFX_SMU_GCC_RM_STS_STS14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS14 */
#define IFX_SMU_GCC_RM_STS_STS14_OFF (14u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS15 */
#define IFX_SMU_GCC_RM_STS_STS15_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS15 */
#define IFX_SMU_GCC_RM_STS_STS15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS15 */
#define IFX_SMU_GCC_RM_STS_STS15_OFF (15u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS16 */
#define IFX_SMU_GCC_RM_STS_STS16_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS16 */
#define IFX_SMU_GCC_RM_STS_STS16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS16 */
#define IFX_SMU_GCC_RM_STS_STS16_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS17 */
#define IFX_SMU_GCC_RM_STS_STS17_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS17 */
#define IFX_SMU_GCC_RM_STS_STS17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS17 */
#define IFX_SMU_GCC_RM_STS_STS17_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS18 */
#define IFX_SMU_GCC_RM_STS_STS18_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS18 */
#define IFX_SMU_GCC_RM_STS_STS18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS18 */
#define IFX_SMU_GCC_RM_STS_STS18_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS19 */
#define IFX_SMU_GCC_RM_STS_STS19_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS19 */
#define IFX_SMU_GCC_RM_STS_STS19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS19 */
#define IFX_SMU_GCC_RM_STS_STS19_OFF (19u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS20 */
#define IFX_SMU_GCC_RM_STS_STS20_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS20 */
#define IFX_SMU_GCC_RM_STS_STS20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS20 */
#define IFX_SMU_GCC_RM_STS_STS20_OFF (20u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS21 */
#define IFX_SMU_GCC_RM_STS_STS21_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS21 */
#define IFX_SMU_GCC_RM_STS_STS21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS21 */
#define IFX_SMU_GCC_RM_STS_STS21_OFF (21u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS22 */
#define IFX_SMU_GCC_RM_STS_STS22_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS22 */
#define IFX_SMU_GCC_RM_STS_STS22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS22 */
#define IFX_SMU_GCC_RM_STS_STS22_OFF (22u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS23 */
#define IFX_SMU_GCC_RM_STS_STS23_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS23 */
#define IFX_SMU_GCC_RM_STS_STS23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS23 */
#define IFX_SMU_GCC_RM_STS_STS23_OFF (23u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS24 */
#define IFX_SMU_GCC_RM_STS_STS24_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS24 */
#define IFX_SMU_GCC_RM_STS_STS24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS24 */
#define IFX_SMU_GCC_RM_STS_STS24_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS25 */
#define IFX_SMU_GCC_RM_STS_STS25_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS25 */
#define IFX_SMU_GCC_RM_STS_STS25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS25 */
#define IFX_SMU_GCC_RM_STS_STS25_OFF (25u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS26 */
#define IFX_SMU_GCC_RM_STS_STS26_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS26 */
#define IFX_SMU_GCC_RM_STS_STS26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS26 */
#define IFX_SMU_GCC_RM_STS_STS26_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS27 */
#define IFX_SMU_GCC_RM_STS_STS27_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS27 */
#define IFX_SMU_GCC_RM_STS_STS27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS27 */
#define IFX_SMU_GCC_RM_STS_STS27_OFF (27u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS28 */
#define IFX_SMU_GCC_RM_STS_STS28_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS28 */
#define IFX_SMU_GCC_RM_STS_STS28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS28 */
#define IFX_SMU_GCC_RM_STS_STS28_OFF (28u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS29 */
#define IFX_SMU_GCC_RM_STS_STS29_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS29 */
#define IFX_SMU_GCC_RM_STS_STS29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS29 */
#define IFX_SMU_GCC_RM_STS_STS29_OFF (29u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS30 */
#define IFX_SMU_GCC_RM_STS_STS30_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS30 */
#define IFX_SMU_GCC_RM_STS_STS30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS30 */
#define IFX_SMU_GCC_RM_STS_STS30_OFF (30u)

/** \brief Length for Ifx_SMU_GCC_RM_STS_Bits.STS31 */
#define IFX_SMU_GCC_RM_STS_STS31_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_RM_STS_Bits.STS31 */
#define IFX_SMU_GCC_RM_STS_STS31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_RM_STS_Bits.STS31 */
#define IFX_SMU_GCC_RM_STS_STS31_OFF (31u)

/** \brief Length for Ifx_SMU_GCC_ALMTST_Bits.TE */
#define IFX_SMU_GCC_ALMTST_TE_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_ALMTST_Bits.TE */
#define IFX_SMU_GCC_ALMTST_TE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_ALMTST_Bits.TE */
#define IFX_SMU_GCC_ALMTST_TE_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_GCC_AGSH_SEL_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_GCC_AGSH_SEL_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_GCC_AGSH_SEL_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_GCC_AGSH_SEL_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_GCC_AGSH_SEL_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_GCC_AGSH_SEL_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_GCC_AGSH_SEL_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_GCC_AGSH_SEL_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_GCC_AGSH_SEL_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_GCC_AGSH_SEL_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_GCC_AGSH_SEL_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_GCC_AGSH_SEL_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_GCC_AGSH_SEL_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_GCC_AGSH_SEL_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_GCC_AGSH_SEL_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_GCC_AGSH_SEL_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_GCC_AGSH_SEL_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_GCC_AGSH_SEL_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_GCC_AGSH_SEL_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_GCC_AGSH_SEL_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_GCC_AGSH_SEL_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_GCC_AGSH_SEL_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_GCC_AGSH_SEL_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_GCC_AGSH_SEL_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_GCC_AGSH_SEL_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_GCC_AGSH_SEL_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_GCC_AGSH_SEL_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_GCC_AGSH_SEL_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_GCC_AGSH_SEL_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_GCC_AGSH_SEL_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_GCC_AGSH_SEL_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_GCC_AGSH_SEL_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_GCC_AGSH_SEL_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_GCC_AGSH_SEL_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_GCC_AGSH_SEL_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_GCC_AGSH_SEL_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_GCC_AGSH_SEL_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_GCC_AGSH_SEL_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_GCC_AGSH_SEL_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_GCC_AGSH_SEL_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_GCC_AGSH_SEL_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_GCC_AGSH_SEL_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_GCC_AGSH_SEL_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_GCC_AGSH_SEL_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_GCC_AGSH_SEL_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_GCC_AGSH_SEL_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_GCC_AGSH_SEL_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_GCC_AGSH_SEL_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_GCC_AGSH_SEL_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_GCC_AGSH_SEL_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_GCC_AGSH_SEL_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_GCC_AGSH_SEL_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_GCC_AGSH_SEL_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_GCC_AGSH_SEL_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_GCC_AGSH_SEL_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_GCC_AGSH_SEL_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_GCC_AGSH_SEL_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_GCC_AGSH_SEL_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_GCC_AGSH_SEL_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_GCC_AGSH_SEL_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_GCC_AGSH_SEL_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_GCC_AGSH_SEL_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_GCC_AGSH_SEL_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_GCC_AGSH_SEL_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_GCC_AGSH_SEL_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_GCC_AGSH_SEL_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_GCC_AGSH_SEL_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_GCC_AGSH_SEL_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_GCC_AGSH_SEL_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_GCC_AGSH_SEL_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_GCC_AGSH_SEL_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_GCC_AGSH_SEL_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_GCC_AGSH_SEL_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_GCC_AGSH_SEL_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_GCC_AGSH_SEL_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_GCC_AGSH_SEL_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_GCC_AGSH_SEL_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_GCC_AGSH_SEL_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_GCC_AGSH_SEL_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_GCC_AGSH_SEL_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_GCC_AGSH_SEL_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_GCC_AGSH_SEL_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_GCC_AGSH_SEL_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_GCC_AGSH_SEL_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_GCC_AGSH_SEL_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_GCC_AGSH_SEL_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_GCC_AGSH_SEL_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_GCC_AGSH_SEL_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_GCC_AGSH_SEL_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_GCC_AGSH_SEL_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_GCC_AGSH_SEL_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_GCC_AGSH_SEL_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_GCC_AGSH_SEL_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_GCC_AGSH_SEL_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_GCC_AGSH_SEL_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_GCC_AGSH_SEL_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF0 */
#define IFX_SMU_GCC_AGSH_SS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF0 */
#define IFX_SMU_GCC_AGSH_SS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF0 */
#define IFX_SMU_GCC_AGSH_SS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF1 */
#define IFX_SMU_GCC_AGSH_SS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF1 */
#define IFX_SMU_GCC_AGSH_SS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF1 */
#define IFX_SMU_GCC_AGSH_SS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF2 */
#define IFX_SMU_GCC_AGSH_SS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF2 */
#define IFX_SMU_GCC_AGSH_SS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF2 */
#define IFX_SMU_GCC_AGSH_SS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF3 */
#define IFX_SMU_GCC_AGSH_SS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF3 */
#define IFX_SMU_GCC_AGSH_SS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF3 */
#define IFX_SMU_GCC_AGSH_SS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF4 */
#define IFX_SMU_GCC_AGSH_SS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF4 */
#define IFX_SMU_GCC_AGSH_SS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF4 */
#define IFX_SMU_GCC_AGSH_SS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF5 */
#define IFX_SMU_GCC_AGSH_SS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF5 */
#define IFX_SMU_GCC_AGSH_SS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF5 */
#define IFX_SMU_GCC_AGSH_SS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF6 */
#define IFX_SMU_GCC_AGSH_SS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF6 */
#define IFX_SMU_GCC_AGSH_SS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF6 */
#define IFX_SMU_GCC_AGSH_SS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF7 */
#define IFX_SMU_GCC_AGSH_SS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF7 */
#define IFX_SMU_GCC_AGSH_SS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF7 */
#define IFX_SMU_GCC_AGSH_SS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF8 */
#define IFX_SMU_GCC_AGSH_SS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF8 */
#define IFX_SMU_GCC_AGSH_SS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF8 */
#define IFX_SMU_GCC_AGSH_SS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF9 */
#define IFX_SMU_GCC_AGSH_SS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF9 */
#define IFX_SMU_GCC_AGSH_SS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF9 */
#define IFX_SMU_GCC_AGSH_SS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF10 */
#define IFX_SMU_GCC_AGSH_SS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF10 */
#define IFX_SMU_GCC_AGSH_SS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF10 */
#define IFX_SMU_GCC_AGSH_SS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF11 */
#define IFX_SMU_GCC_AGSH_SS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF11 */
#define IFX_SMU_GCC_AGSH_SS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF11 */
#define IFX_SMU_GCC_AGSH_SS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF12 */
#define IFX_SMU_GCC_AGSH_SS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF12 */
#define IFX_SMU_GCC_AGSH_SS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF12 */
#define IFX_SMU_GCC_AGSH_SS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF13 */
#define IFX_SMU_GCC_AGSH_SS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF13 */
#define IFX_SMU_GCC_AGSH_SS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF13 */
#define IFX_SMU_GCC_AGSH_SS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF14 */
#define IFX_SMU_GCC_AGSH_SS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF14 */
#define IFX_SMU_GCC_AGSH_SS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF14 */
#define IFX_SMU_GCC_AGSH_SS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF15 */
#define IFX_SMU_GCC_AGSH_SS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF15 */
#define IFX_SMU_GCC_AGSH_SS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF15 */
#define IFX_SMU_GCC_AGSH_SS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF16 */
#define IFX_SMU_GCC_AGSH_SS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF16 */
#define IFX_SMU_GCC_AGSH_SS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF16 */
#define IFX_SMU_GCC_AGSH_SS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF17 */
#define IFX_SMU_GCC_AGSH_SS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF17 */
#define IFX_SMU_GCC_AGSH_SS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF17 */
#define IFX_SMU_GCC_AGSH_SS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF18 */
#define IFX_SMU_GCC_AGSH_SS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF18 */
#define IFX_SMU_GCC_AGSH_SS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF18 */
#define IFX_SMU_GCC_AGSH_SS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF19 */
#define IFX_SMU_GCC_AGSH_SS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF19 */
#define IFX_SMU_GCC_AGSH_SS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF19 */
#define IFX_SMU_GCC_AGSH_SS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF20 */
#define IFX_SMU_GCC_AGSH_SS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF20 */
#define IFX_SMU_GCC_AGSH_SS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF20 */
#define IFX_SMU_GCC_AGSH_SS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF21 */
#define IFX_SMU_GCC_AGSH_SS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF21 */
#define IFX_SMU_GCC_AGSH_SS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF21 */
#define IFX_SMU_GCC_AGSH_SS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF22 */
#define IFX_SMU_GCC_AGSH_SS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF22 */
#define IFX_SMU_GCC_AGSH_SS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF22 */
#define IFX_SMU_GCC_AGSH_SS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF23 */
#define IFX_SMU_GCC_AGSH_SS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF23 */
#define IFX_SMU_GCC_AGSH_SS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF23 */
#define IFX_SMU_GCC_AGSH_SS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF24 */
#define IFX_SMU_GCC_AGSH_SS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF24 */
#define IFX_SMU_GCC_AGSH_SS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF24 */
#define IFX_SMU_GCC_AGSH_SS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF25 */
#define IFX_SMU_GCC_AGSH_SS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF25 */
#define IFX_SMU_GCC_AGSH_SS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF25 */
#define IFX_SMU_GCC_AGSH_SS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF26 */
#define IFX_SMU_GCC_AGSH_SS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF26 */
#define IFX_SMU_GCC_AGSH_SS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF26 */
#define IFX_SMU_GCC_AGSH_SS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF27 */
#define IFX_SMU_GCC_AGSH_SS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF27 */
#define IFX_SMU_GCC_AGSH_SS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF27 */
#define IFX_SMU_GCC_AGSH_SS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF28 */
#define IFX_SMU_GCC_AGSH_SS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF28 */
#define IFX_SMU_GCC_AGSH_SS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF28 */
#define IFX_SMU_GCC_AGSH_SS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF29 */
#define IFX_SMU_GCC_AGSH_SS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF29 */
#define IFX_SMU_GCC_AGSH_SS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF29 */
#define IFX_SMU_GCC_AGSH_SS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF30 */
#define IFX_SMU_GCC_AGSH_SS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF30 */
#define IFX_SMU_GCC_AGSH_SS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF30 */
#define IFX_SMU_GCC_AGSH_SS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_GCC_AGSH_SS_Bits.SF31 */
#define IFX_SMU_GCC_AGSH_SS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_GCC_AGSH_SS_Bits.SF31 */
#define IFX_SMU_GCC_AGSH_SS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_GCC_AGSH_SS_Bits.SF31 */
#define IFX_SMU_GCC_AGSH_SS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_PROT_Bits.STATE */
#define IFX_SMU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_SMU_PROT_Bits.STATE */
#define IFX_SMU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_SMU_PROT_Bits.STATE */
#define IFX_SMU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_SMU_PROT_Bits.SWEN */
#define IFX_SMU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_SMU_PROT_Bits.SWEN */
#define IFX_SMU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_PROT_Bits.SWEN */
#define IFX_SMU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_SMU_PROT_Bits.VM */
#define IFX_SMU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_SMU_PROT_Bits.VM */
#define IFX_SMU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_SMU_PROT_Bits.VM */
#define IFX_SMU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_SMU_PROT_Bits.VMEN */
#define IFX_SMU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_SMU_PROT_Bits.VMEN */
#define IFX_SMU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_PROT_Bits.VMEN */
#define IFX_SMU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_SMU_PROT_Bits.PRS */
#define IFX_SMU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_SMU_PROT_Bits.PRS */
#define IFX_SMU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_SMU_PROT_Bits.PRS */
#define IFX_SMU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_SMU_PROT_Bits.PRSEN */
#define IFX_SMU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_SMU_PROT_Bits.PRSEN */
#define IFX_SMU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_PROT_Bits.PRSEN */
#define IFX_SMU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_SMU_PROT_Bits.TAGID */
#define IFX_SMU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_SMU_PROT_Bits.TAGID */
#define IFX_SMU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_SMU_PROT_Bits.TAGID */
#define IFX_SMU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_SMU_PROT_Bits.ODEF */
#define IFX_SMU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_SMU_PROT_Bits.ODEF */
#define IFX_SMU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_SMU_PROT_Bits.ODEF */
#define IFX_SMU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_SMU_PROT_Bits.OWEN */
#define IFX_SMU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_SMU_PROT_Bits.OWEN */
#define IFX_SMU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_PROT_Bits.OWEN */
#define IFX_SMU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_SMU_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_SMU_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_SMU_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_SMU_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_SMU_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_SMU_CS_CMD_Bits.CMD */
#define IFX_SMU_CS_CMD_CMD_LEN (4u)

/** \brief Mask for Ifx_SMU_CS_CMD_Bits.CMD */
#define IFX_SMU_CS_CMD_CMD_MSK (0xfu)

/** \brief Offset for Ifx_SMU_CS_CMD_Bits.CMD */
#define IFX_SMU_CS_CMD_CMD_OFF (0u)

/** \brief Length for Ifx_SMU_CS_CMD_Bits.ARG */
#define IFX_SMU_CS_CMD_ARG_LEN (4u)

/** \brief Mask for Ifx_SMU_CS_CMD_Bits.ARG */
#define IFX_SMU_CS_CMD_ARG_MSK (0xfu)

/** \brief Offset for Ifx_SMU_CS_CMD_Bits.ARG */
#define IFX_SMU_CS_CMD_ARG_OFF (4u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.CMD */
#define IFX_SMU_CS_STS_CMD_LEN (4u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.CMD */
#define IFX_SMU_CS_STS_CMD_MSK (0xfu)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.CMD */
#define IFX_SMU_CS_STS_CMD_OFF (0u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.ARG */
#define IFX_SMU_CS_STS_ARG_LEN (4u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.ARG */
#define IFX_SMU_CS_STS_ARG_MSK (0xfu)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.ARG */
#define IFX_SMU_CS_STS_ARG_OFF (4u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.RES */
#define IFX_SMU_CS_STS_RES_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.RES */
#define IFX_SMU_CS_STS_RES_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.RES */
#define IFX_SMU_CS_STS_RES_OFF (8u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.ASCE */
#define IFX_SMU_CS_STS_ASCE_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.ASCE */
#define IFX_SMU_CS_STS_ASCE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.ASCE */
#define IFX_SMU_CS_STS_ASCE_OFF (9u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.RTS0 */
#define IFX_SMU_CS_STS_RTS0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.RTS0 */
#define IFX_SMU_CS_STS_RTS0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.RTS0 */
#define IFX_SMU_CS_STS_RTS0_OFF (16u)

/** \brief Length for Ifx_SMU_CS_STS_Bits.RTME0 */
#define IFX_SMU_CS_STS_RTME0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_STS_Bits.RTME0 */
#define IFX_SMU_CS_STS_RTME0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_STS_Bits.RTME0 */
#define IFX_SMU_CS_STS_RTME0_OFF (17u)

/** \brief Length for Ifx_SMU_CS_RTC_Bits.RT0E */
#define IFX_SMU_CS_RTC_RT0E_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_RTC_Bits.RT0E */
#define IFX_SMU_CS_RTC_RT0E_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_RTC_Bits.RT0E */
#define IFX_SMU_CS_RTC_RT0E_OFF (0u)

/** \brief Length for Ifx_SMU_CS_RTC_Bits.PRE */
#define IFX_SMU_CS_RTC_PRE_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RTC_Bits.PRE */
#define IFX_SMU_CS_RTC_PRE_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RTC_Bits.PRE */
#define IFX_SMU_CS_RTC_PRE_OFF (2u)

/** \brief Length for Ifx_SMU_CS_RTC_Bits.RTD */
#define IFX_SMU_CS_RTC_RTD_LEN (24u)

/** \brief Mask for Ifx_SMU_CS_RTC_Bits.RTD */
#define IFX_SMU_CS_RTC_RTD_MSK (0xffffffu)

/** \brief Offset for Ifx_SMU_CS_RTC_Bits.RTD */
#define IFX_SMU_CS_RTC_RTD_OFF (8u)

/** \brief Length for Ifx_SMU_CS_KEYS_Bits.CFGLCK */
#define IFX_SMU_CS_KEYS_CFGLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_CS_KEYS_Bits.CFGLCK */
#define IFX_SMU_CS_KEYS_CFGLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_CS_KEYS_Bits.CFGLCK */
#define IFX_SMU_CS_KEYS_CFGLCK_OFF (0u)

/** \brief Length for Ifx_SMU_CS_KEYS_Bits.PERLCK */
#define IFX_SMU_CS_KEYS_PERLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_CS_KEYS_Bits.PERLCK */
#define IFX_SMU_CS_KEYS_PERLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_CS_KEYS_Bits.PERLCK */
#define IFX_SMU_CS_KEYS_PERLCK_OFF (8u)

/** \brief Length for Ifx_SMU_CS_DBG_Bits.SSM */
#define IFX_SMU_CS_DBG_SSM_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_DBG_Bits.SSM */
#define IFX_SMU_CS_DBG_SSM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_DBG_Bits.SSM */
#define IFX_SMU_CS_DBG_SSM_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AFCNT_Bits.ACNT */
#define IFX_SMU_CS_AFCNT_ACNT_LEN (12u)

/** \brief Mask for Ifx_SMU_CS_AFCNT_Bits.ACNT */
#define IFX_SMU_CS_AFCNT_ACNT_MSK (0xfffu)

/** \brief Offset for Ifx_SMU_CS_AFCNT_Bits.ACNT */
#define IFX_SMU_CS_AFCNT_ACNT_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AFCNT_Bits.ACO */
#define IFX_SMU_CS_AFCNT_ACO_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AFCNT_Bits.ACO */
#define IFX_SMU_CS_AFCNT_ACO_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AFCNT_Bits.ACO */
#define IFX_SMU_CS_AFCNT_ACO_OFF (31u)

/** \brief Length for Ifx_SMU_CS_RT0ACA_Bits.GID0 */
#define IFX_SMU_CS_RT0ACA_GID0_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RT0ACA_Bits.GID0 */
#define IFX_SMU_CS_RT0ACA_GID0_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RT0ACA_Bits.GID0 */
#define IFX_SMU_CS_RT0ACA_GID0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_RT0ACA_Bits.ALID0 */
#define IFX_SMU_CS_RT0ACA_ALID0_LEN (5u)

/** \brief Mask for Ifx_SMU_CS_RT0ACA_Bits.ALID0 */
#define IFX_SMU_CS_RT0ACA_ALID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_CS_RT0ACA_Bits.ALID0 */
#define IFX_SMU_CS_RT0ACA_ALID0_OFF (5u)

/** \brief Length for Ifx_SMU_CS_RT0ACA_Bits.GID1 */
#define IFX_SMU_CS_RT0ACA_GID1_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RT0ACA_Bits.GID1 */
#define IFX_SMU_CS_RT0ACA_GID1_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RT0ACA_Bits.GID1 */
#define IFX_SMU_CS_RT0ACA_GID1_OFF (16u)

/** \brief Length for Ifx_SMU_CS_RT0ACA_Bits.ALID1 */
#define IFX_SMU_CS_RT0ACA_ALID1_LEN (5u)

/** \brief Mask for Ifx_SMU_CS_RT0ACA_Bits.ALID1 */
#define IFX_SMU_CS_RT0ACA_ALID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_CS_RT0ACA_Bits.ALID1 */
#define IFX_SMU_CS_RT0ACA_ALID1_OFF (21u)

/** \brief Length for Ifx_SMU_CS_RT0ACB_Bits.GID2 */
#define IFX_SMU_CS_RT0ACB_GID2_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RT0ACB_Bits.GID2 */
#define IFX_SMU_CS_RT0ACB_GID2_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RT0ACB_Bits.GID2 */
#define IFX_SMU_CS_RT0ACB_GID2_OFF (0u)

/** \brief Length for Ifx_SMU_CS_RT0ACB_Bits.ALID2 */
#define IFX_SMU_CS_RT0ACB_ALID2_LEN (5u)

/** \brief Mask for Ifx_SMU_CS_RT0ACB_Bits.ALID2 */
#define IFX_SMU_CS_RT0ACB_ALID2_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_CS_RT0ACB_Bits.ALID2 */
#define IFX_SMU_CS_RT0ACB_ALID2_OFF (5u)

/** \brief Length for Ifx_SMU_CS_RT0ACB_Bits.GID3 */
#define IFX_SMU_CS_RT0ACB_GID3_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RT0ACB_Bits.GID3 */
#define IFX_SMU_CS_RT0ACB_GID3_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RT0ACB_Bits.GID3 */
#define IFX_SMU_CS_RT0ACB_GID3_OFF (16u)

/** \brief Length for Ifx_SMU_CS_RT0ACB_Bits.ALID3 */
#define IFX_SMU_CS_RT0ACB_ALID3_LEN (5u)

/** \brief Mask for Ifx_SMU_CS_RT0ACB_Bits.ALID3 */
#define IFX_SMU_CS_RT0ACB_ALID3_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_CS_RT0ACB_Bits.ALID3 */
#define IFX_SMU_CS_RT0ACB_ALID3_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.IRQ0STS */
#define IFX_SMU_CS_AEX_IRQ0STS_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.IRQ0STS */
#define IFX_SMU_CS_AEX_IRQ0STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.IRQ0STS */
#define IFX_SMU_CS_AEX_IRQ0STS_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.NMISTS */
#define IFX_SMU_CS_AEX_NMISTS_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.NMISTS */
#define IFX_SMU_CS_AEX_NMISTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.NMISTS */
#define IFX_SMU_CS_AEX_NMISTS_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.RSTSTS */
#define IFX_SMU_CS_AEX_RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.RSTSTS */
#define IFX_SMU_CS_AEX_RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.RSTSTS */
#define IFX_SMU_CS_AEX_RSTSTS_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.LDKSTS */
#define IFX_SMU_CS_AEX_LDKSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.LDKSTS */
#define IFX_SMU_CS_AEX_LDKSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.LDKSTS */
#define IFX_SMU_CS_AEX_LDKSTS_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.LKSTS */
#define IFX_SMU_CS_AEX_LKSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.LKSTS */
#define IFX_SMU_CS_AEX_LKSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.LKSTS */
#define IFX_SMU_CS_AEX_LKSTS_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.IRQ0AEM */
#define IFX_SMU_CS_AEX_IRQ0AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.IRQ0AEM */
#define IFX_SMU_CS_AEX_IRQ0AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.IRQ0AEM */
#define IFX_SMU_CS_AEX_IRQ0AEM_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.NMIAEM */
#define IFX_SMU_CS_AEX_NMIAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.NMIAEM */
#define IFX_SMU_CS_AEX_NMIAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.NMIAEM */
#define IFX_SMU_CS_AEX_NMIAEM_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.LDKAEM */
#define IFX_SMU_CS_AEX_LDKAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.LDKAEM */
#define IFX_SMU_CS_AEX_LDKAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.LDKAEM */
#define IFX_SMU_CS_AEX_LDKAEM_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AEX_Bits.LKAEM */
#define IFX_SMU_CS_AEX_LKAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEX_Bits.LKAEM */
#define IFX_SMU_CS_AEX_LKAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEX_Bits.LKAEM */
#define IFX_SMU_CS_AEX_LKAEM_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_CS_AEXCLR_IRQ0C_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_CS_AEXCLR_IRQ0C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_CS_AEXCLR_IRQ0C_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.NMIC */
#define IFX_SMU_CS_AEXCLR_NMIC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.NMIC */
#define IFX_SMU_CS_AEXCLR_NMIC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.NMIC */
#define IFX_SMU_CS_AEXCLR_NMIC_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.LDKC */
#define IFX_SMU_CS_AEXCLR_LDKC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.LDKC */
#define IFX_SMU_CS_AEXCLR_LDKC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.LDKC */
#define IFX_SMU_CS_AEXCLR_LDKC_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.LKC */
#define IFX_SMU_CS_AEXCLR_LKC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.LKC */
#define IFX_SMU_CS_AEXCLR_LKC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.LKC */
#define IFX_SMU_CS_AEXCLR_LKC_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_CS_AEXCLR_IRQ0AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_CS_AEXCLR_IRQ0AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_CS_AEXCLR_IRQ0AEMC_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.NMIAEMC */
#define IFX_SMU_CS_AEXCLR_NMIAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.NMIAEMC */
#define IFX_SMU_CS_AEXCLR_NMIAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.NMIAEMC */
#define IFX_SMU_CS_AEXCLR_NMIAEMC_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.LDKAEMC */
#define IFX_SMU_CS_AEXCLR_LDKAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.LDKAEMC */
#define IFX_SMU_CS_AEXCLR_LDKAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.LDKAEMC */
#define IFX_SMU_CS_AEXCLR_LDKAEMC_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AEXCLR_Bits.LKAEMC */
#define IFX_SMU_CS_AEXCLR_LKAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AEXCLR_Bits.LKAEMC */
#define IFX_SMU_CS_AEXCLR_LKAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AEXCLR_Bits.LKAEMC */
#define IFX_SMU_CS_AEXCLR_LKAEMC_OFF (31u)

/** \brief Length for Ifx_SMU_CS_RST_Bits.ALMGRP */
#define IFX_SMU_CS_RST_ALMGRP_LEN (3u)

/** \brief Mask for Ifx_SMU_CS_RST_Bits.ALMGRP */
#define IFX_SMU_CS_RST_ALMGRP_MSK (0x7u)

/** \brief Offset for Ifx_SMU_CS_RST_Bits.ALMGRP */
#define IFX_SMU_CS_RST_ALMGRP_OFF (0u)

/** \brief Length for Ifx_SMU_CS_RST_Bits.ALMID */
#define IFX_SMU_CS_RST_ALMID_LEN (5u)

/** \brief Mask for Ifx_SMU_CS_RST_Bits.ALMID */
#define IFX_SMU_CS_RST_ALMID_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_CS_RST_Bits.ALMID */
#define IFX_SMU_CS_RST_ALMID_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CON_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CON_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CON_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CON_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CON_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CON_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CON_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CON_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CON_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CON_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CON_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CON_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CON_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CON_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CON_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CON_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CON_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CON_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CON_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CON_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CON_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CON_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CON_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CON_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CON_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CON_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CON_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CON_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CON_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CON_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CON_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CON_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CON_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CON_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CON_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CON_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CON_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CON_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CON_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CON_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CON_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CON_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CON_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CON_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CON_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CON_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CON_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CON_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CON_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CON_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CON_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CON_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CON_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CON_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CON_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CON_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CON_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CON_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CON_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CON_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CON_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CON_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CON_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CON_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CON_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CON_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CON_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CON_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CON_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CON_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CON_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CON_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CON_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CON_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CON_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CON_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CON_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CON_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CON_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CON_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CON_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CON_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CON_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CON_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CON_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CON_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CON_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CON_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CON_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CON_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CON_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CON_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CON_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGCS_CON_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CON_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CON_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CON_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CON_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CON_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF0 */
#define IFX_SMU_CS_AGCS_STS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF0 */
#define IFX_SMU_CS_AGCS_STS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF0 */
#define IFX_SMU_CS_AGCS_STS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF1 */
#define IFX_SMU_CS_AGCS_STS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF1 */
#define IFX_SMU_CS_AGCS_STS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF1 */
#define IFX_SMU_CS_AGCS_STS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF2 */
#define IFX_SMU_CS_AGCS_STS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF2 */
#define IFX_SMU_CS_AGCS_STS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF2 */
#define IFX_SMU_CS_AGCS_STS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF3 */
#define IFX_SMU_CS_AGCS_STS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF3 */
#define IFX_SMU_CS_AGCS_STS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF3 */
#define IFX_SMU_CS_AGCS_STS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF4 */
#define IFX_SMU_CS_AGCS_STS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF4 */
#define IFX_SMU_CS_AGCS_STS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF4 */
#define IFX_SMU_CS_AGCS_STS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF5 */
#define IFX_SMU_CS_AGCS_STS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF5 */
#define IFX_SMU_CS_AGCS_STS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF5 */
#define IFX_SMU_CS_AGCS_STS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF6 */
#define IFX_SMU_CS_AGCS_STS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF6 */
#define IFX_SMU_CS_AGCS_STS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF6 */
#define IFX_SMU_CS_AGCS_STS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF7 */
#define IFX_SMU_CS_AGCS_STS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF7 */
#define IFX_SMU_CS_AGCS_STS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF7 */
#define IFX_SMU_CS_AGCS_STS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF8 */
#define IFX_SMU_CS_AGCS_STS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF8 */
#define IFX_SMU_CS_AGCS_STS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF8 */
#define IFX_SMU_CS_AGCS_STS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF9 */
#define IFX_SMU_CS_AGCS_STS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF9 */
#define IFX_SMU_CS_AGCS_STS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF9 */
#define IFX_SMU_CS_AGCS_STS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF10 */
#define IFX_SMU_CS_AGCS_STS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF10 */
#define IFX_SMU_CS_AGCS_STS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF10 */
#define IFX_SMU_CS_AGCS_STS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF11 */
#define IFX_SMU_CS_AGCS_STS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF11 */
#define IFX_SMU_CS_AGCS_STS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF11 */
#define IFX_SMU_CS_AGCS_STS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF12 */
#define IFX_SMU_CS_AGCS_STS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF12 */
#define IFX_SMU_CS_AGCS_STS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF12 */
#define IFX_SMU_CS_AGCS_STS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF13 */
#define IFX_SMU_CS_AGCS_STS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF13 */
#define IFX_SMU_CS_AGCS_STS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF13 */
#define IFX_SMU_CS_AGCS_STS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF14 */
#define IFX_SMU_CS_AGCS_STS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF14 */
#define IFX_SMU_CS_AGCS_STS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF14 */
#define IFX_SMU_CS_AGCS_STS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF15 */
#define IFX_SMU_CS_AGCS_STS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF15 */
#define IFX_SMU_CS_AGCS_STS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF15 */
#define IFX_SMU_CS_AGCS_STS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF16 */
#define IFX_SMU_CS_AGCS_STS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF16 */
#define IFX_SMU_CS_AGCS_STS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF16 */
#define IFX_SMU_CS_AGCS_STS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF17 */
#define IFX_SMU_CS_AGCS_STS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF17 */
#define IFX_SMU_CS_AGCS_STS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF17 */
#define IFX_SMU_CS_AGCS_STS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF18 */
#define IFX_SMU_CS_AGCS_STS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF18 */
#define IFX_SMU_CS_AGCS_STS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF18 */
#define IFX_SMU_CS_AGCS_STS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF19 */
#define IFX_SMU_CS_AGCS_STS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF19 */
#define IFX_SMU_CS_AGCS_STS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF19 */
#define IFX_SMU_CS_AGCS_STS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF20 */
#define IFX_SMU_CS_AGCS_STS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF20 */
#define IFX_SMU_CS_AGCS_STS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF20 */
#define IFX_SMU_CS_AGCS_STS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF21 */
#define IFX_SMU_CS_AGCS_STS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF21 */
#define IFX_SMU_CS_AGCS_STS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF21 */
#define IFX_SMU_CS_AGCS_STS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF22 */
#define IFX_SMU_CS_AGCS_STS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF22 */
#define IFX_SMU_CS_AGCS_STS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF22 */
#define IFX_SMU_CS_AGCS_STS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF23 */
#define IFX_SMU_CS_AGCS_STS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF23 */
#define IFX_SMU_CS_AGCS_STS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF23 */
#define IFX_SMU_CS_AGCS_STS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF24 */
#define IFX_SMU_CS_AGCS_STS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF24 */
#define IFX_SMU_CS_AGCS_STS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF24 */
#define IFX_SMU_CS_AGCS_STS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF25 */
#define IFX_SMU_CS_AGCS_STS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF25 */
#define IFX_SMU_CS_AGCS_STS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF25 */
#define IFX_SMU_CS_AGCS_STS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF26 */
#define IFX_SMU_CS_AGCS_STS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF26 */
#define IFX_SMU_CS_AGCS_STS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF26 */
#define IFX_SMU_CS_AGCS_STS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF27 */
#define IFX_SMU_CS_AGCS_STS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF27 */
#define IFX_SMU_CS_AGCS_STS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF27 */
#define IFX_SMU_CS_AGCS_STS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF28 */
#define IFX_SMU_CS_AGCS_STS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF28 */
#define IFX_SMU_CS_AGCS_STS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF28 */
#define IFX_SMU_CS_AGCS_STS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF29 */
#define IFX_SMU_CS_AGCS_STS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF29 */
#define IFX_SMU_CS_AGCS_STS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF29 */
#define IFX_SMU_CS_AGCS_STS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF30 */
#define IFX_SMU_CS_AGCS_STS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF30 */
#define IFX_SMU_CS_AGCS_STS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF30 */
#define IFX_SMU_CS_AGCS_STS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGCS_STS_Bits.SF31 */
#define IFX_SMU_CS_AGCS_STS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_STS_Bits.SF31 */
#define IFX_SMU_CS_AGCS_STS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_STS_Bits.SF31 */
#define IFX_SMU_CS_AGCS_STS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGCS_DBG_DF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGCS_DBG_DF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGCS_DBG_DF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGCS_DBG_DF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGCS_DBG_DF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGCS_DBG_DF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGCS_DBG_DF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGCS_DBG_DF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGCS_DBG_DF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGCS_DBG_DF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGCS_DBG_DF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGCS_DBG_DF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGCS_DBG_DF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGCS_DBG_DF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGCS_DBG_DF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGCS_DBG_DF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGCS_DBG_DF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGCS_DBG_DF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGCS_DBG_DF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGCS_DBG_DF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGCS_DBG_DF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGCS_DBG_DF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGCS_DBG_DF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGCS_DBG_DF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGCS_DBG_DF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGCS_DBG_DF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGCS_DBG_DF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGCS_DBG_DF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGCS_DBG_DF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGCS_DBG_DF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGCS_DBG_DF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGCS_DBG_DF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGCS_DBG_DF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGCS_DBG_DF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGCS_DBG_DF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGCS_DBG_DF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGCS_DBG_DF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGCS_DBG_DF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGCS_DBG_DF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGCS_DBG_DF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGCS_DBG_DF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGCS_DBG_DF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGCS_DBG_DF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGCS_DBG_DF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGCS_DBG_DF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGCS_DBG_DF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGCS_DBG_DF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGCS_DBG_DF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGCS_DBG_DF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGCS_DBG_DF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGCS_DBG_DF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGCS_DBG_DF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGCS_DBG_DF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGCS_DBG_DF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGCS_DBG_DF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGCS_DBG_DF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGCS_DBG_DF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGCS_DBG_DF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGCS_DBG_DF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGCS_DBG_DF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGCS_DBG_DF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGCS_DBG_DF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGCS_DBG_DF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGCS_DBG_DF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGCS_DBG_DF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGCS_DBG_DF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGCS_DBG_DF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGCS_DBG_DF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGCS_DBG_DF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGCS_DBG_DF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGCS_DBG_DF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGCS_DBG_DF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGCS_DBG_DF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGCS_DBG_DF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGCS_DBG_DF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGCS_DBG_DF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGCS_DBG_DF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGCS_DBG_DF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGCS_DBG_DF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGCS_DBG_DF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGCS_DBG_DF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGCS_DBG_DF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGCS_DBG_DF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGCS_DBG_DF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGCS_DBG_DF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGCS_DBG_DF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGCS_DBG_DF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGCS_DBG_DF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGCS_DBG_DF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGCS_DBG_DF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGCS_DBG_DF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGCS_DBG_DF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGCS_DBG_DF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGCS_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGCS_DBG_DF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGCS_DBG_DF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGCS_DBG_DF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CAS_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CAS_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGCS_CAS_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CAS_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CAS_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGCS_CAS_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CAS_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CAS_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGCS_CAS_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CAS_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CAS_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGCS_CAS_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CAS_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CAS_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGCS_CAS_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CAS_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CAS_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGCS_CAS_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CAS_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CAS_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGCS_CAS_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CAS_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CAS_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGCS_CAS_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CAS_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CAS_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGCS_CAS_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CAS_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CAS_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGCS_CAS_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CAS_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CAS_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGCS_CAS_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CAS_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CAS_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGCS_CAS_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CAS_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CAS_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGCS_CAS_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CAS_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CAS_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGCS_CAS_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CAS_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CAS_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGCS_CAS_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CAS_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CAS_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGCS_CAS_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CAS_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CAS_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGCS_CAS_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CAS_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CAS_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGCS_CAS_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CAS_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CAS_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGCS_CAS_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CAS_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CAS_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGCS_CAS_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CAS_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CAS_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGCS_CAS_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CAS_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CAS_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGCS_CAS_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CAS_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CAS_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGCS_CAS_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CAS_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CAS_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGCS_CAS_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CAS_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CAS_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGCS_CAS_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CAS_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CAS_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGCS_CAS_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CAS_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CAS_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGCS_CAS_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CAS_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CAS_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGCS_CAS_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CAS_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CAS_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGCS_CAS_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CAS_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CAS_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGCS_CAS_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CAS_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CAS_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGCS_CAS_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGCS_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CAS_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGCS_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CAS_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGCS_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGCS_CAS_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CON_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CON_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CON_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CON_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CON_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CON_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CON_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CON_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CON_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CON_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CON_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CON_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CON_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CON_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CON_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CON_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CON_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CON_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CON_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CON_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CON_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CON_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CON_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CON_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CON_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CON_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CON_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CON_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CON_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CON_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CON_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CON_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CON_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CON_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CON_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CON_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CON_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CON_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CON_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CON_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CON_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CON_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CON_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CON_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CON_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CON_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CON_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CON_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CON_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CON_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CON_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CON_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CON_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CON_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CON_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CON_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CON_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CON_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CON_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CON_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CON_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CON_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CON_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CON_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CON_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CON_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CON_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CON_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CON_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CON_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CON_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CON_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CON_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CON_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CON_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CON_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CON_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CON_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CON_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CON_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CON_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CON_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CON_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CON_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CON_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CON_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CON_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CON_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CON_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CON_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CON_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CON_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CON_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_CON_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CON_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CON_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CON_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CON_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CON_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_STS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_STS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_STS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_STS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_STS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_STS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_STS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_STS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_STS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_STS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_STS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_STS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_STS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_STS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_STS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_STS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_STS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_STS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_STS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_STS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_STS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_STS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_STS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_STS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_STS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_STS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_STS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_STS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_STS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_STS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_STS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_STS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_STS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_STS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_STS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_STS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_STS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_STS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_STS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_STS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_STS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_STS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_STS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_STS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_STS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_STS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_STS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_STS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_STS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_STS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_STS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_STS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_STS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_STS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_STS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_STS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_STS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_STS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_STS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_STS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_STS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_STS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_STS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_STS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_STS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_STS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_STS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_STS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_STS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_STS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_STS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_STS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_STS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_STS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_STS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_STS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_STS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_STS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_STS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_STS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_STS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_STS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_STS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_STS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_STS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_STS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_STS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_STS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_STS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_STS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_STS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_STS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_STS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_STS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_STS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_STS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_STS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_STS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_STS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGSH_DBG_DF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGSH_DBG_DF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_CS_AGSH_DBG_DF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGSH_DBG_DF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGSH_DBG_DF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_CS_AGSH_DBG_DF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGSH_DBG_DF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGSH_DBG_DF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_CS_AGSH_DBG_DF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGSH_DBG_DF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGSH_DBG_DF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_CS_AGSH_DBG_DF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGSH_DBG_DF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGSH_DBG_DF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_CS_AGSH_DBG_DF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGSH_DBG_DF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGSH_DBG_DF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_CS_AGSH_DBG_DF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGSH_DBG_DF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGSH_DBG_DF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_CS_AGSH_DBG_DF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGSH_DBG_DF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGSH_DBG_DF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_CS_AGSH_DBG_DF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGSH_DBG_DF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGSH_DBG_DF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_CS_AGSH_DBG_DF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGSH_DBG_DF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGSH_DBG_DF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_CS_AGSH_DBG_DF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGSH_DBG_DF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGSH_DBG_DF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_CS_AGSH_DBG_DF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGSH_DBG_DF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGSH_DBG_DF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_CS_AGSH_DBG_DF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGSH_DBG_DF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGSH_DBG_DF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_CS_AGSH_DBG_DF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGSH_DBG_DF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGSH_DBG_DF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_CS_AGSH_DBG_DF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGSH_DBG_DF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGSH_DBG_DF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_CS_AGSH_DBG_DF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGSH_DBG_DF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGSH_DBG_DF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_CS_AGSH_DBG_DF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGSH_DBG_DF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGSH_DBG_DF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_CS_AGSH_DBG_DF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGSH_DBG_DF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGSH_DBG_DF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_CS_AGSH_DBG_DF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGSH_DBG_DF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGSH_DBG_DF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_CS_AGSH_DBG_DF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGSH_DBG_DF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGSH_DBG_DF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_CS_AGSH_DBG_DF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGSH_DBG_DF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGSH_DBG_DF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_CS_AGSH_DBG_DF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGSH_DBG_DF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGSH_DBG_DF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_CS_AGSH_DBG_DF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGSH_DBG_DF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGSH_DBG_DF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_CS_AGSH_DBG_DF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGSH_DBG_DF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGSH_DBG_DF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_CS_AGSH_DBG_DF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGSH_DBG_DF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGSH_DBG_DF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_CS_AGSH_DBG_DF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGSH_DBG_DF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGSH_DBG_DF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_CS_AGSH_DBG_DF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGSH_DBG_DF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGSH_DBG_DF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_CS_AGSH_DBG_DF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGSH_DBG_DF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGSH_DBG_DF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_CS_AGSH_DBG_DF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGSH_DBG_DF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGSH_DBG_DF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_CS_AGSH_DBG_DF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGSH_DBG_DF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGSH_DBG_DF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_CS_AGSH_DBG_DF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGSH_DBG_DF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGSH_DBG_DF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_CS_AGSH_DBG_DF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGSH_DBG_DF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGSH_DBG_DF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_CS_AGSH_DBG_DF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CAS_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CAS_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_CS_AGSH_CAS_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CAS_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CAS_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_CS_AGSH_CAS_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CAS_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CAS_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_CS_AGSH_CAS_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CAS_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CAS_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_CS_AGSH_CAS_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CAS_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CAS_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_CS_AGSH_CAS_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CAS_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CAS_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_CS_AGSH_CAS_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CAS_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CAS_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_CS_AGSH_CAS_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CAS_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CAS_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_CS_AGSH_CAS_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CAS_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CAS_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_CS_AGSH_CAS_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CAS_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CAS_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_CS_AGSH_CAS_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CAS_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CAS_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_CS_AGSH_CAS_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CAS_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CAS_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_CS_AGSH_CAS_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CAS_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CAS_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_CS_AGSH_CAS_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CAS_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CAS_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_CS_AGSH_CAS_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CAS_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CAS_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_CS_AGSH_CAS_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CAS_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CAS_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_CS_AGSH_CAS_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CAS_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CAS_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_CS_AGSH_CAS_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CAS_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CAS_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_CS_AGSH_CAS_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CAS_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CAS_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_CS_AGSH_CAS_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CAS_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CAS_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_CS_AGSH_CAS_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CAS_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CAS_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_CS_AGSH_CAS_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CAS_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CAS_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_CS_AGSH_CAS_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CAS_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CAS_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_CS_AGSH_CAS_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CAS_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CAS_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_CS_AGSH_CAS_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CAS_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CAS_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_CS_AGSH_CAS_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CAS_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CAS_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_CS_AGSH_CAS_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CAS_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CAS_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_CS_AGSH_CAS_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CAS_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CAS_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_CS_AGSH_CAS_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CAS_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CAS_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_CS_AGSH_CAS_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CAS_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CAS_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_CS_AGSH_CAS_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CAS_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CAS_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_CS_AGSH_CAS_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CAS_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CAS_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_CS_AGSH_CAS_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_CS_AGSH_SEL_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_CS_AGSH_SEL_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF0 */
#define IFX_SMU_CS_AGSH_SEL_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_CS_AGSH_SEL_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_CS_AGSH_SEL_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF1 */
#define IFX_SMU_CS_AGSH_SEL_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_CS_AGSH_SEL_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_CS_AGSH_SEL_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF2 */
#define IFX_SMU_CS_AGSH_SEL_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_CS_AGSH_SEL_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_CS_AGSH_SEL_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF3 */
#define IFX_SMU_CS_AGSH_SEL_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_CS_AGSH_SEL_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_CS_AGSH_SEL_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF4 */
#define IFX_SMU_CS_AGSH_SEL_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_CS_AGSH_SEL_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_CS_AGSH_SEL_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF5 */
#define IFX_SMU_CS_AGSH_SEL_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_CS_AGSH_SEL_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_CS_AGSH_SEL_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF6 */
#define IFX_SMU_CS_AGSH_SEL_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_CS_AGSH_SEL_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_CS_AGSH_SEL_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF7 */
#define IFX_SMU_CS_AGSH_SEL_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_CS_AGSH_SEL_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_CS_AGSH_SEL_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF8 */
#define IFX_SMU_CS_AGSH_SEL_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_CS_AGSH_SEL_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_CS_AGSH_SEL_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF9 */
#define IFX_SMU_CS_AGSH_SEL_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_CS_AGSH_SEL_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_CS_AGSH_SEL_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF10 */
#define IFX_SMU_CS_AGSH_SEL_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_CS_AGSH_SEL_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_CS_AGSH_SEL_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF11 */
#define IFX_SMU_CS_AGSH_SEL_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_CS_AGSH_SEL_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_CS_AGSH_SEL_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF12 */
#define IFX_SMU_CS_AGSH_SEL_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_CS_AGSH_SEL_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_CS_AGSH_SEL_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF13 */
#define IFX_SMU_CS_AGSH_SEL_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_CS_AGSH_SEL_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_CS_AGSH_SEL_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF14 */
#define IFX_SMU_CS_AGSH_SEL_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_CS_AGSH_SEL_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_CS_AGSH_SEL_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF15 */
#define IFX_SMU_CS_AGSH_SEL_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_CS_AGSH_SEL_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_CS_AGSH_SEL_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF16 */
#define IFX_SMU_CS_AGSH_SEL_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_CS_AGSH_SEL_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_CS_AGSH_SEL_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF17 */
#define IFX_SMU_CS_AGSH_SEL_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_CS_AGSH_SEL_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_CS_AGSH_SEL_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF18 */
#define IFX_SMU_CS_AGSH_SEL_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_CS_AGSH_SEL_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_CS_AGSH_SEL_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF19 */
#define IFX_SMU_CS_AGSH_SEL_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_CS_AGSH_SEL_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_CS_AGSH_SEL_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF20 */
#define IFX_SMU_CS_AGSH_SEL_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_CS_AGSH_SEL_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_CS_AGSH_SEL_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF21 */
#define IFX_SMU_CS_AGSH_SEL_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_CS_AGSH_SEL_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_CS_AGSH_SEL_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF22 */
#define IFX_SMU_CS_AGSH_SEL_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_CS_AGSH_SEL_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_CS_AGSH_SEL_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF23 */
#define IFX_SMU_CS_AGSH_SEL_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_CS_AGSH_SEL_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_CS_AGSH_SEL_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF24 */
#define IFX_SMU_CS_AGSH_SEL_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_CS_AGSH_SEL_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_CS_AGSH_SEL_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF25 */
#define IFX_SMU_CS_AGSH_SEL_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_CS_AGSH_SEL_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_CS_AGSH_SEL_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF26 */
#define IFX_SMU_CS_AGSH_SEL_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_CS_AGSH_SEL_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_CS_AGSH_SEL_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF27 */
#define IFX_SMU_CS_AGSH_SEL_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_CS_AGSH_SEL_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_CS_AGSH_SEL_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF28 */
#define IFX_SMU_CS_AGSH_SEL_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_CS_AGSH_SEL_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_CS_AGSH_SEL_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF29 */
#define IFX_SMU_CS_AGSH_SEL_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_CS_AGSH_SEL_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_CS_AGSH_SEL_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF30 */
#define IFX_SMU_CS_AGSH_SEL_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_CS_AGSH_SEL_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_CS_AGSH_SEL_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SEL_Bits.CF31 */
#define IFX_SMU_CS_AGSH_SEL_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_SS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_SS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF0 */
#define IFX_SMU_CS_AGSH_SS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_SS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_SS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF1 */
#define IFX_SMU_CS_AGSH_SS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_SS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_SS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF2 */
#define IFX_SMU_CS_AGSH_SS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_SS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_SS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF3 */
#define IFX_SMU_CS_AGSH_SS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_SS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_SS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF4 */
#define IFX_SMU_CS_AGSH_SS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_SS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_SS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF5 */
#define IFX_SMU_CS_AGSH_SS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_SS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_SS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF6 */
#define IFX_SMU_CS_AGSH_SS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_SS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_SS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF7 */
#define IFX_SMU_CS_AGSH_SS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_SS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_SS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF8 */
#define IFX_SMU_CS_AGSH_SS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_SS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_SS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF9 */
#define IFX_SMU_CS_AGSH_SS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_SS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_SS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF10 */
#define IFX_SMU_CS_AGSH_SS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_SS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_SS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF11 */
#define IFX_SMU_CS_AGSH_SS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_SS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_SS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF12 */
#define IFX_SMU_CS_AGSH_SS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_SS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_SS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF13 */
#define IFX_SMU_CS_AGSH_SS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_SS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_SS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF14 */
#define IFX_SMU_CS_AGSH_SS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_SS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_SS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF15 */
#define IFX_SMU_CS_AGSH_SS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_SS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_SS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF16 */
#define IFX_SMU_CS_AGSH_SS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_SS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_SS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF17 */
#define IFX_SMU_CS_AGSH_SS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_SS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_SS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF18 */
#define IFX_SMU_CS_AGSH_SS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_SS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_SS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF19 */
#define IFX_SMU_CS_AGSH_SS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_SS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_SS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF20 */
#define IFX_SMU_CS_AGSH_SS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_SS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_SS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF21 */
#define IFX_SMU_CS_AGSH_SS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_SS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_SS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF22 */
#define IFX_SMU_CS_AGSH_SS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_SS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_SS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF23 */
#define IFX_SMU_CS_AGSH_SS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_SS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_SS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF24 */
#define IFX_SMU_CS_AGSH_SS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_SS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_SS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF25 */
#define IFX_SMU_CS_AGSH_SS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_SS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_SS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF26 */
#define IFX_SMU_CS_AGSH_SS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_SS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_SS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF27 */
#define IFX_SMU_CS_AGSH_SS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_SS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_SS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF28 */
#define IFX_SMU_CS_AGSH_SS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_SS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_SS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF29 */
#define IFX_SMU_CS_AGSH_SS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_SS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_SS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF30 */
#define IFX_SMU_CS_AGSH_SS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_CS_AGSH_SS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_SS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_AGSH_SS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_SS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_AGSH_SS_Bits.SF31 */
#define IFX_SMU_CS_AGSH_SS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_CS_ALMTST_Bits.TE */
#define IFX_SMU_CS_ALMTST_TE_LEN (1u)

/** \brief Mask for Ifx_SMU_CS_ALMTST_Bits.TE */
#define IFX_SMU_CS_ALMTST_TE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_CS_ALMTST_Bits.TE */
#define IFX_SMU_CS_ALMTST_TE_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_CMD_Bits.CMD */
#define IFX_SMU_SAFE_CMD_CMD_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_CMD_Bits.CMD */
#define IFX_SMU_SAFE_CMD_CMD_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_CMD_Bits.CMD */
#define IFX_SMU_SAFE_CMD_CMD_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_CMD_Bits.ARG */
#define IFX_SMU_SAFE_CMD_ARG_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_CMD_Bits.ARG */
#define IFX_SMU_SAFE_CMD_ARG_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_CMD_Bits.ARG */
#define IFX_SMU_SAFE_CMD_ARG_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.CMD */
#define IFX_SMU_SAFE_STS_CMD_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.CMD */
#define IFX_SMU_SAFE_STS_CMD_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.CMD */
#define IFX_SMU_SAFE_STS_CMD_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.ARG */
#define IFX_SMU_SAFE_STS_ARG_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.ARG */
#define IFX_SMU_SAFE_STS_ARG_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.ARG */
#define IFX_SMU_SAFE_STS_ARG_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.RES */
#define IFX_SMU_SAFE_STS_RES_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.RES */
#define IFX_SMU_SAFE_STS_RES_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.RES */
#define IFX_SMU_SAFE_STS_RES_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.ASCE */
#define IFX_SMU_SAFE_STS_ASCE_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.ASCE */
#define IFX_SMU_SAFE_STS_ASCE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.ASCE */
#define IFX_SMU_SAFE_STS_ASCE_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.FSP0 */
#define IFX_SMU_SAFE_STS_FSP0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.FSP0 */
#define IFX_SMU_SAFE_STS_FSP0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.FSP0 */
#define IFX_SMU_SAFE_STS_FSP0_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.FSP1 */
#define IFX_SMU_SAFE_STS_FSP1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.FSP1 */
#define IFX_SMU_SAFE_STS_FSP1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.FSP1 */
#define IFX_SMU_SAFE_STS_FSP1_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.F0STS */
#define IFX_SMU_SAFE_STS_F0STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.F0STS */
#define IFX_SMU_SAFE_STS_F0STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.F0STS */
#define IFX_SMU_SAFE_STS_F0STS_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.F1STS */
#define IFX_SMU_SAFE_STS_F1STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.F1STS */
#define IFX_SMU_SAFE_STS_F1STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.F1STS */
#define IFX_SMU_SAFE_STS_F1STS_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.RTS0 */
#define IFX_SMU_SAFE_STS_RTS0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.RTS0 */
#define IFX_SMU_SAFE_STS_RTS0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.RTS0 */
#define IFX_SMU_SAFE_STS_RTS0_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.RTME0 */
#define IFX_SMU_SAFE_STS_RTME0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.RTME0 */
#define IFX_SMU_SAFE_STS_RTME0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.RTME0 */
#define IFX_SMU_SAFE_STS_RTME0_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.RTS1 */
#define IFX_SMU_SAFE_STS_RTS1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.RTS1 */
#define IFX_SMU_SAFE_STS_RTS1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.RTS1 */
#define IFX_SMU_SAFE_STS_RTS1_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_STS_Bits.RTME1 */
#define IFX_SMU_SAFE_STS_RTME1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_STS_Bits.RTME1 */
#define IFX_SMU_SAFE_STS_RTME1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_STS_Bits.RTME1 */
#define IFX_SMU_SAFE_STS_RTME1_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_FSP_CON_Bits.PRE1 */
#define IFX_SMU_SAFE_FSP_CON_PRE1_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_FSP_CON_Bits.PRE1 */
#define IFX_SMU_SAFE_FSP_CON_PRE1_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_FSP_CON_Bits.PRE1 */
#define IFX_SMU_SAFE_FSP_CON_PRE1_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_FSP_CON_Bits.PRE2 */
#define IFX_SMU_SAFE_FSP_CON_PRE2_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_FSP_CON_Bits.PRE2 */
#define IFX_SMU_SAFE_FSP_CON_PRE2_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_FSP_CON_Bits.PRE2 */
#define IFX_SMU_SAFE_FSP_CON_PRE2_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_FSP_CON_Bits.MODE */
#define IFX_SMU_SAFE_FSP_CON_MODE_LEN (2u)

/** \brief Mask for Ifx_SMU_SAFE_FSP_CON_Bits.MODE */
#define IFX_SMU_SAFE_FSP_CON_MODE_MSK (0x3u)

/** \brief Offset for Ifx_SMU_SAFE_FSP_CON_Bits.MODE */
#define IFX_SMU_SAFE_FSP_CON_MODE_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_LOW */
#define IFX_SMU_SAFE_FSP_CON_TFSP_LOW_LEN (14u)

/** \brief Mask for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_LOW */
#define IFX_SMU_SAFE_FSP_CON_TFSP_LOW_MSK (0x3fffu)

/** \brief Offset for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_LOW */
#define IFX_SMU_SAFE_FSP_CON_TFSP_LOW_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_HIGH */
#define IFX_SMU_SAFE_FSP_CON_TFSP_HIGH_LEN (10u)

/** \brief Mask for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_HIGH */
#define IFX_SMU_SAFE_FSP_CON_TFSP_HIGH_MSK (0x3ffu)

/** \brief Offset for Ifx_SMU_SAFE_FSP_CON_Bits.TFSP_HIGH */
#define IFX_SMU_SAFE_FSP_CON_TFSP_HIGH_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.IGCS0 */
#define IFX_SMU_SAFE_PES_IGCS0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.IGCS0 */
#define IFX_SMU_SAFE_PES_IGCS0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.IGCS0 */
#define IFX_SMU_SAFE_PES_IGCS0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.IGCS1 */
#define IFX_SMU_SAFE_PES_IGCS1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.IGCS1 */
#define IFX_SMU_SAFE_PES_IGCS1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.IGCS1 */
#define IFX_SMU_SAFE_PES_IGCS1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.IGCS2 */
#define IFX_SMU_SAFE_PES_IGCS2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.IGCS2 */
#define IFX_SMU_SAFE_PES_IGCS2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.IGCS2 */
#define IFX_SMU_SAFE_PES_IGCS2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.NMI0 */
#define IFX_SMU_SAFE_PES_NMI0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.NMI0 */
#define IFX_SMU_SAFE_PES_NMI0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.NMI0 */
#define IFX_SMU_SAFE_PES_NMI0_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.CPURST0 */
#define IFX_SMU_SAFE_PES_CPURST0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.CPURST0 */
#define IFX_SMU_SAFE_PES_CPURST0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.CPURST0 */
#define IFX_SMU_SAFE_PES_CPURST0_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.PPURST0 */
#define IFX_SMU_SAFE_PES_PPURST0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.PPURST0 */
#define IFX_SMU_SAFE_PES_PPURST0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.PPURST0 */
#define IFX_SMU_SAFE_PES_PPURST0_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.NMI1 */
#define IFX_SMU_SAFE_PES_NMI1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.NMI1 */
#define IFX_SMU_SAFE_PES_NMI1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.NMI1 */
#define IFX_SMU_SAFE_PES_NMI1_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.CPURST1 */
#define IFX_SMU_SAFE_PES_CPURST1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.CPURST1 */
#define IFX_SMU_SAFE_PES_CPURST1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.CPURST1 */
#define IFX_SMU_SAFE_PES_CPURST1_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.FSP0 */
#define IFX_SMU_SAFE_PES_FSP0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.FSP0 */
#define IFX_SMU_SAFE_PES_FSP0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.FSP0 */
#define IFX_SMU_SAFE_PES_FSP0_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_PES_Bits.FSP1 */
#define IFX_SMU_SAFE_PES_FSP1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PES_Bits.FSP1 */
#define IFX_SMU_SAFE_PES_FSP1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PES_Bits.FSP1 */
#define IFX_SMU_SAFE_PES_FSP1_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.IGCS0 */
#define IFX_SMU_SAFE_AGC_IGCS0_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.IGCS0 */
#define IFX_SMU_SAFE_AGC_IGCS0_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.IGCS0 */
#define IFX_SMU_SAFE_AGC_IGCS0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.IGCS1 */
#define IFX_SMU_SAFE_AGC_IGCS1_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.IGCS1 */
#define IFX_SMU_SAFE_AGC_IGCS1_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.IGCS1 */
#define IFX_SMU_SAFE_AGC_IGCS1_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.IGCS2 */
#define IFX_SMU_SAFE_AGC_IGCS2_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.IGCS2 */
#define IFX_SMU_SAFE_AGC_IGCS2_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.IGCS2 */
#define IFX_SMU_SAFE_AGC_IGCS2_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.RCS0 */
#define IFX_SMU_SAFE_AGC_RCS0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.RCS0 */
#define IFX_SMU_SAFE_AGC_RCS0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.RCS0 */
#define IFX_SMU_SAFE_AGC_RCS0_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.RCS1 */
#define IFX_SMU_SAFE_AGC_RCS1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.RCS1 */
#define IFX_SMU_SAFE_AGC_RCS1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.RCS1 */
#define IFX_SMU_SAFE_AGC_RCS1_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.EFRST0 */
#define IFX_SMU_SAFE_AGC_EFRST0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.EFRST0 */
#define IFX_SMU_SAFE_AGC_EFRST0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.EFRST0 */
#define IFX_SMU_SAFE_AGC_EFRST0_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.EFRST1 */
#define IFX_SMU_SAFE_AGC_EFRST1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.EFRST1 */
#define IFX_SMU_SAFE_AGC_EFRST1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.EFRST1 */
#define IFX_SMU_SAFE_AGC_EFRST1_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGC_Bits.ESSM1 */
#define IFX_SMU_SAFE_AGC_ESSM1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGC_Bits.ESSM1 */
#define IFX_SMU_SAFE_AGC_ESSM1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGC_Bits.ESSM1 */
#define IFX_SMU_SAFE_AGC_ESSM1_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_RTC_Bits.RT0E */
#define IFX_SMU_SAFE_RTC_RT0E_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_RTC_Bits.RT0E */
#define IFX_SMU_SAFE_RTC_RT0E_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_RTC_Bits.RT0E */
#define IFX_SMU_SAFE_RTC_RT0E_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RTC_Bits.RT1E */
#define IFX_SMU_SAFE_RTC_RT1E_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_RTC_Bits.RT1E */
#define IFX_SMU_SAFE_RTC_RT1E_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_RTC_Bits.RT1E */
#define IFX_SMU_SAFE_RTC_RT1E_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_RTC_Bits.PRE */
#define IFX_SMU_SAFE_RTC_PRE_LEN (3u)

/** \brief Mask for Ifx_SMU_SAFE_RTC_Bits.PRE */
#define IFX_SMU_SAFE_RTC_PRE_MSK (0x7u)

/** \brief Offset for Ifx_SMU_SAFE_RTC_Bits.PRE */
#define IFX_SMU_SAFE_RTC_PRE_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_RTC_Bits.RTD */
#define IFX_SMU_SAFE_RTC_RTD_LEN (24u)

/** \brief Mask for Ifx_SMU_SAFE_RTC_Bits.RTD */
#define IFX_SMU_SAFE_RTC_RTD_MSK (0xffffffu)

/** \brief Offset for Ifx_SMU_SAFE_RTC_Bits.RTD */
#define IFX_SMU_SAFE_RTC_RTD_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_KEYS_Bits.CFGLCK */
#define IFX_SMU_SAFE_KEYS_CFGLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_SAFE_KEYS_Bits.CFGLCK */
#define IFX_SMU_SAFE_KEYS_CFGLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_SAFE_KEYS_Bits.CFGLCK */
#define IFX_SMU_SAFE_KEYS_CFGLCK_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_KEYS_Bits.PERLCK */
#define IFX_SMU_SAFE_KEYS_PERLCK_LEN (8u)

/** \brief Mask for Ifx_SMU_SAFE_KEYS_Bits.PERLCK */
#define IFX_SMU_SAFE_KEYS_PERLCK_MSK (0xffu)

/** \brief Offset for Ifx_SMU_SAFE_KEYS_Bits.PERLCK */
#define IFX_SMU_SAFE_KEYS_PERLCK_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_DBG_Bits.SSM0 */
#define IFX_SMU_SAFE_DBG_SSM0_LEN (2u)

/** \brief Mask for Ifx_SMU_SAFE_DBG_Bits.SSM0 */
#define IFX_SMU_SAFE_DBG_SSM0_MSK (0x3u)

/** \brief Offset for Ifx_SMU_SAFE_DBG_Bits.SSM0 */
#define IFX_SMU_SAFE_DBG_SSM0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_DBG_Bits.SSM1 */
#define IFX_SMU_SAFE_DBG_SSM1_LEN (2u)

/** \brief Mask for Ifx_SMU_SAFE_DBG_Bits.SSM1 */
#define IFX_SMU_SAFE_DBG_SSM1_MSK (0x3u)

/** \brief Offset for Ifx_SMU_SAFE_DBG_Bits.SSM1 */
#define IFX_SMU_SAFE_DBG_SSM1_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.HWDIR0 */
#define IFX_SMU_SAFE_PCTL_HWDIR0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.HWDIR0 */
#define IFX_SMU_SAFE_PCTL_HWDIR0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.HWDIR0 */
#define IFX_SMU_SAFE_PCTL_HWDIR0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.HWEN0 */
#define IFX_SMU_SAFE_PCTL_HWEN0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.HWEN0 */
#define IFX_SMU_SAFE_PCTL_HWEN0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.HWEN0 */
#define IFX_SMU_SAFE_PCTL_HWEN0_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.GFSTS0_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS0_EN_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.GFSTS0_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS0_EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.GFSTS0_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS0_EN_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.HWDIR1 */
#define IFX_SMU_SAFE_PCTL_HWDIR1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.HWDIR1 */
#define IFX_SMU_SAFE_PCTL_HWDIR1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.HWDIR1 */
#define IFX_SMU_SAFE_PCTL_HWDIR1_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.HWEN1 */
#define IFX_SMU_SAFE_PCTL_HWEN1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.HWEN1 */
#define IFX_SMU_SAFE_PCTL_HWEN1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.HWEN1 */
#define IFX_SMU_SAFE_PCTL_HWEN1_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_PCTL_Bits.GFSTS1_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS1_EN_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_PCTL_Bits.GFSTS1_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS1_EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_PCTL_Bits.GFSTS1_EN */
#define IFX_SMU_SAFE_PCTL_GFSTS1_EN_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.F0CNT */
#define IFX_SMU_SAFE_AFCNT_F0CNT_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.F0CNT */
#define IFX_SMU_SAFE_AFCNT_F0CNT_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.F0CNT */
#define IFX_SMU_SAFE_AFCNT_F0CNT_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.ACNT */
#define IFX_SMU_SAFE_AFCNT_ACNT_LEN (12u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.ACNT */
#define IFX_SMU_SAFE_AFCNT_ACNT_MSK (0xfffu)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.ACNT */
#define IFX_SMU_SAFE_AFCNT_ACNT_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.F1CNT */
#define IFX_SMU_SAFE_AFCNT_F1CNT_LEN (4u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.F1CNT */
#define IFX_SMU_SAFE_AFCNT_F1CNT_MSK (0xfu)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.F1CNT */
#define IFX_SMU_SAFE_AFCNT_F1CNT_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.F1CO */
#define IFX_SMU_SAFE_AFCNT_F1CO_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.F1CO */
#define IFX_SMU_SAFE_AFCNT_F1CO_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.F1CO */
#define IFX_SMU_SAFE_AFCNT_F1CO_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.F0CO */
#define IFX_SMU_SAFE_AFCNT_F0CO_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.F0CO */
#define IFX_SMU_SAFE_AFCNT_F0CO_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.F0CO */
#define IFX_SMU_SAFE_AFCNT_F0CO_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AFCNT_Bits.ACO */
#define IFX_SMU_SAFE_AFCNT_ACO_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AFCNT_Bits.ACO */
#define IFX_SMU_SAFE_AFCNT_ACO_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AFCNT_Bits.ACO */
#define IFX_SMU_SAFE_AFCNT_ACO_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT0ACA_GID0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT0ACA_GID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT0ACA_GID0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT0ACA_ALID0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT0ACA_ALID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT0ACA_ALID0_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT0ACA_GID1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT0ACA_GID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT0ACA_GID1_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT0ACA_ALID1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT0ACA_ALID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT0ACA_ALID1_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT0ACB_GID2_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT0ACB_GID2_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT0ACB_GID2_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT0ACB_ALID2_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT0ACB_ALID2_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT0ACB_ALID2_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT0ACB_GID3_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT0ACB_GID3_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT0ACB_GID3_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_RT0ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT0ACB_ALID3_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT0ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT0ACB_ALID3_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT0ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT0ACB_ALID3_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT1ACA_GID0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT1ACA_GID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACA_Bits.GID0 */
#define IFX_SMU_SAFE_RT1ACA_GID0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT1ACA_ALID0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT1ACA_ALID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACA_Bits.ALID0 */
#define IFX_SMU_SAFE_RT1ACA_ALID0_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT1ACA_GID1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT1ACA_GID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACA_Bits.GID1 */
#define IFX_SMU_SAFE_RT1ACA_GID1_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT1ACA_ALID1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT1ACA_ALID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACA_Bits.ALID1 */
#define IFX_SMU_SAFE_RT1ACA_ALID1_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT1ACB_GID2_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT1ACB_GID2_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACB_Bits.GID2 */
#define IFX_SMU_SAFE_RT1ACB_GID2_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT1ACB_ALID2_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT1ACB_ALID2_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACB_Bits.ALID2 */
#define IFX_SMU_SAFE_RT1ACB_ALID2_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT1ACB_GID3_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT1ACB_GID3_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACB_Bits.GID3 */
#define IFX_SMU_SAFE_RT1ACB_GID3_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_RT1ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT1ACB_ALID3_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RT1ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT1ACB_ALID3_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RT1ACB_Bits.ALID3 */
#define IFX_SMU_SAFE_RT1ACB_ALID3_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ0STS */
#define IFX_SMU_SAFE_AEX_IRQ0STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ0STS */
#define IFX_SMU_SAFE_AEX_IRQ0STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ0STS */
#define IFX_SMU_SAFE_AEX_IRQ0STS_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ1STS */
#define IFX_SMU_SAFE_AEX_IRQ1STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ1STS */
#define IFX_SMU_SAFE_AEX_IRQ1STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ1STS */
#define IFX_SMU_SAFE_AEX_IRQ1STS_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ2STS */
#define IFX_SMU_SAFE_AEX_IRQ2STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ2STS */
#define IFX_SMU_SAFE_AEX_IRQ2STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ2STS */
#define IFX_SMU_SAFE_AEX_IRQ2STS_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C1RSTSTS */
#define IFX_SMU_SAFE_AEX_C1RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C1RSTSTS */
#define IFX_SMU_SAFE_AEX_C1RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C1RSTSTS */
#define IFX_SMU_SAFE_AEX_C1RSTSTS_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C2RSTSTS */
#define IFX_SMU_SAFE_AEX_C2RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C2RSTSTS */
#define IFX_SMU_SAFE_AEX_C2RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C2RSTSTS */
#define IFX_SMU_SAFE_AEX_C2RSTSTS_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C3RSTSTS */
#define IFX_SMU_SAFE_AEX_C3RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C3RSTSTS */
#define IFX_SMU_SAFE_AEX_C3RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C3RSTSTS */
#define IFX_SMU_SAFE_AEX_C3RSTSTS_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C4RSTSTS */
#define IFX_SMU_SAFE_AEX_C4RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C4RSTSTS */
#define IFX_SMU_SAFE_AEX_C4RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C4RSTSTS */
#define IFX_SMU_SAFE_AEX_C4RSTSTS_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C5RSTSTS */
#define IFX_SMU_SAFE_AEX_C5RSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C5RSTSTS */
#define IFX_SMU_SAFE_AEX_C5RSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C5RSTSTS */
#define IFX_SMU_SAFE_AEX_C5RSTSTS_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.NMI0STS */
#define IFX_SMU_SAFE_AEX_NMI0STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.NMI0STS */
#define IFX_SMU_SAFE_AEX_NMI0STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.NMI0STS */
#define IFX_SMU_SAFE_AEX_NMI0STS_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.EMSSTS */
#define IFX_SMU_SAFE_AEX_EMSSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.EMSSTS */
#define IFX_SMU_SAFE_AEX_EMSSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.EMSSTS */
#define IFX_SMU_SAFE_AEX_EMSSTS_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.NMI1STS */
#define IFX_SMU_SAFE_AEX_NMI1STS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.NMI1STS */
#define IFX_SMU_SAFE_AEX_NMI1STS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.NMI1STS */
#define IFX_SMU_SAFE_AEX_NMI1STS_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.PRSTSTS */
#define IFX_SMU_SAFE_AEX_PRSTSTS_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.PRSTSTS */
#define IFX_SMU_SAFE_AEX_PRSTSTS_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.PRSTSTS */
#define IFX_SMU_SAFE_AEX_PRSTSTS_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ0AEM */
#define IFX_SMU_SAFE_AEX_IRQ0AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ0AEM */
#define IFX_SMU_SAFE_AEX_IRQ0AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ0AEM */
#define IFX_SMU_SAFE_AEX_IRQ0AEM_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ1AEM */
#define IFX_SMU_SAFE_AEX_IRQ1AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ1AEM */
#define IFX_SMU_SAFE_AEX_IRQ1AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ1AEM */
#define IFX_SMU_SAFE_AEX_IRQ1AEM_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.IRQ2AEM */
#define IFX_SMU_SAFE_AEX_IRQ2AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.IRQ2AEM */
#define IFX_SMU_SAFE_AEX_IRQ2AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.IRQ2AEM */
#define IFX_SMU_SAFE_AEX_IRQ2AEM_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C1RSTAEM */
#define IFX_SMU_SAFE_AEX_C1RSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C1RSTAEM */
#define IFX_SMU_SAFE_AEX_C1RSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C1RSTAEM */
#define IFX_SMU_SAFE_AEX_C1RSTAEM_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C2RSTAEM */
#define IFX_SMU_SAFE_AEX_C2RSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C2RSTAEM */
#define IFX_SMU_SAFE_AEX_C2RSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C2RSTAEM */
#define IFX_SMU_SAFE_AEX_C2RSTAEM_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C3RSTAEM */
#define IFX_SMU_SAFE_AEX_C3RSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C3RSTAEM */
#define IFX_SMU_SAFE_AEX_C3RSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C3RSTAEM */
#define IFX_SMU_SAFE_AEX_C3RSTAEM_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C4RSTAEM */
#define IFX_SMU_SAFE_AEX_C4RSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C4RSTAEM */
#define IFX_SMU_SAFE_AEX_C4RSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C4RSTAEM */
#define IFX_SMU_SAFE_AEX_C4RSTAEM_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.C5RSTAEM */
#define IFX_SMU_SAFE_AEX_C5RSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.C5RSTAEM */
#define IFX_SMU_SAFE_AEX_C5RSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.C5RSTAEM */
#define IFX_SMU_SAFE_AEX_C5RSTAEM_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.NMI0AEM */
#define IFX_SMU_SAFE_AEX_NMI0AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.NMI0AEM */
#define IFX_SMU_SAFE_AEX_NMI0AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.NMI0AEM */
#define IFX_SMU_SAFE_AEX_NMI0AEM_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.EMSAEM */
#define IFX_SMU_SAFE_AEX_EMSAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.EMSAEM */
#define IFX_SMU_SAFE_AEX_EMSAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.EMSAEM */
#define IFX_SMU_SAFE_AEX_EMSAEM_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.NMI1AEM */
#define IFX_SMU_SAFE_AEX_NMI1AEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.NMI1AEM */
#define IFX_SMU_SAFE_AEX_NMI1AEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.NMI1AEM */
#define IFX_SMU_SAFE_AEX_NMI1AEM_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AEX_Bits.PRSTAEM */
#define IFX_SMU_SAFE_AEX_PRSTAEM_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEX_Bits.PRSTAEM */
#define IFX_SMU_SAFE_AEX_PRSTAEM_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEX_Bits.PRSTAEM */
#define IFX_SMU_SAFE_AEX_PRSTAEM_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_SAFE_AEXCLR_IRQ0C_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_SAFE_AEXCLR_IRQ0C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0C */
#define IFX_SMU_SAFE_AEXCLR_IRQ0C_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1C */
#define IFX_SMU_SAFE_AEXCLR_IRQ1C_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1C */
#define IFX_SMU_SAFE_AEXCLR_IRQ1C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1C */
#define IFX_SMU_SAFE_AEXCLR_IRQ1C_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2C */
#define IFX_SMU_SAFE_AEXCLR_IRQ2C_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2C */
#define IFX_SMU_SAFE_AEXCLR_IRQ2C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2C */
#define IFX_SMU_SAFE_AEXCLR_IRQ2C_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTC_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTC_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTC_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTC_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTC_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0C */
#define IFX_SMU_SAFE_AEXCLR_NMI0C_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0C */
#define IFX_SMU_SAFE_AEXCLR_NMI0C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0C */
#define IFX_SMU_SAFE_AEXCLR_NMI0C_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.EMSC */
#define IFX_SMU_SAFE_AEXCLR_EMSC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.EMSC */
#define IFX_SMU_SAFE_AEXCLR_EMSC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.EMSC */
#define IFX_SMU_SAFE_AEXCLR_EMSC_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1C */
#define IFX_SMU_SAFE_AEXCLR_NMI1C_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1C */
#define IFX_SMU_SAFE_AEXCLR_NMI1C_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1C */
#define IFX_SMU_SAFE_AEXCLR_NMI1C_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTC */
#define IFX_SMU_SAFE_AEXCLR_PRSTC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTC */
#define IFX_SMU_SAFE_AEXCLR_PRSTC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTC */
#define IFX_SMU_SAFE_AEXCLR_PRSTC_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ0AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ0AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ0AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ0AEMC_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ1AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ1AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ1AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ1AEMC_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ2AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ2AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.IRQ2AEMC */
#define IFX_SMU_SAFE_AEXCLR_IRQ2AEMC_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C1RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C1RSTAEMC_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C2RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C2RSTAEMC_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C3RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C3RSTAEMC_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C4RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C4RSTAEMC_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.C5RSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_C5RSTAEMC_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI0AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI0AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.NMI0AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI0AEMC_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.EMSAEMC */
#define IFX_SMU_SAFE_AEXCLR_EMSAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.EMSAEMC */
#define IFX_SMU_SAFE_AEXCLR_EMSAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.EMSAEMC */
#define IFX_SMU_SAFE_AEXCLR_EMSAEMC_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI1AEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI1AEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.NMI1AEMC */
#define IFX_SMU_SAFE_AEXCLR_NMI1AEMC_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_PRSTAEMC_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_PRSTAEMC_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AEXCLR_Bits.PRSTAEMC */
#define IFX_SMU_SAFE_AEXCLR_PRSTAEMC_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_RST_Bits.ALMGRP0 */
#define IFX_SMU_SAFE_RST_ALMGRP0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RST_Bits.ALMGRP0 */
#define IFX_SMU_SAFE_RST_ALMGRP0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RST_Bits.ALMGRP0 */
#define IFX_SMU_SAFE_RST_ALMGRP0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_RST_Bits.ALMID0 */
#define IFX_SMU_SAFE_RST_ALMID0_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RST_Bits.ALMID0 */
#define IFX_SMU_SAFE_RST_ALMID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RST_Bits.ALMID0 */
#define IFX_SMU_SAFE_RST_ALMID0_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_RST_Bits.ALMGRP1 */
#define IFX_SMU_SAFE_RST_ALMGRP1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RST_Bits.ALMGRP1 */
#define IFX_SMU_SAFE_RST_ALMGRP1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RST_Bits.ALMGRP1 */
#define IFX_SMU_SAFE_RST_ALMGRP1_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_RST_Bits.ALMID1 */
#define IFX_SMU_SAFE_RST_ALMID1_LEN (5u)

/** \brief Mask for Ifx_SMU_SAFE_RST_Bits.ALMID1 */
#define IFX_SMU_SAFE_RST_ALMID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMU_SAFE_RST_Bits.ALMID1 */
#define IFX_SMU_SAFE_RST_ALMID1_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CON_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CON_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CON_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CON_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CON_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CON_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CON_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CON_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CON_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CON_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CON_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CON_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CON_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CON_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CON_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CON_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CON_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CON_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CON_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CON_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CON_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CON_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CON_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CON_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CON_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CON_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CON_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CON_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CON_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CON_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CON_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CON_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CON_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CON_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CON_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CON_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CON_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CON_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CON_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CON_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CON_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CON_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CON_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CON_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CON_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CON_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CON_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CON_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CON_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CON_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CON_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CON_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CON_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CON_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CON_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CON_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CON_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CON_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CON_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CON_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CON_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CON_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CON_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CON_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CON_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CON_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CON_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CON_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CON_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CON_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CON_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CON_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CON_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CON_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CON_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CON_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CON_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CON_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CON_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CON_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CON_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CON_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CON_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CON_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CON_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CON_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CON_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CON_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CON_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CON_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CON_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CON_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CON_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CON_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CON_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CON_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSF_FSP_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSF_FSP_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSF_FSP_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSF_FSP_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSF_FSP_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSF_FSP_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSF_FSP_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSF_FSP_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSF_FSP_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSF_FSP_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSF_FSP_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSF_FSP_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSF_FSP_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSF_FSP_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSF_FSP_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSF_FSP_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSF_FSP_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSF_FSP_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSF_FSP_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSF_FSP_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSF_FSP_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSF_FSP_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSF_FSP_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSF_FSP_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSF_FSP_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSF_FSP_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSF_FSP_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSF_FSP_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSF_FSP_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSF_FSP_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSF_FSP_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSF_FSP_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSF_FSP_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSF_FSP_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSF_FSP_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSF_FSP_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSF_FSP_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSF_FSP_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSF_FSP_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSF_FSP_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSF_FSP_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSF_FSP_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSF_FSP_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSF_FSP_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSF_FSP_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSF_FSP_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSF_FSP_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSF_FSP_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSF_FSP_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSF_FSP_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSF_FSP_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSF_FSP_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSF_FSP_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSF_FSP_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSF_FSP_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSF_FSP_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSF_FSP_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSF_FSP_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSF_FSP_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSF_FSP_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSF_FSP_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSF_FSP_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSF_FSP_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSF_FSP_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSF_FSP_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSF_FSP_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSF_FSP_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSF_FSP_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSF_FSP_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSF_FSP_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSF_FSP_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSF_FSP_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSF_FSP_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSF_FSP_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSF_FSP_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSF_FSP_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSF_FSP_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSF_FSP_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSF_FSP_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSF_FSP_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSF_FSP_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSF_FSP_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSF_FSP_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSF_FSP_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSF_FSP_FE28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSF_FSP_FE28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSF_FSP_FE28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSF_FSP_FE29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSF_FSP_FE29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSF_FSP_FE29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSF_FSP_FE30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSF_FSP_FE30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSF_FSP_FE30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSF_FSP_FE31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSF_FSP_FE31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSF_FSP_FE31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSF_STS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSF_STS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSF_STS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSF_STS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSF_STS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSF_STS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSF_STS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSF_STS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSF_STS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSF_STS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSF_STS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSF_STS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSF_STS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSF_STS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSF_STS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSF_STS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSF_STS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSF_STS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSF_STS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSF_STS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSF_STS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSF_STS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSF_STS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSF_STS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSF_STS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSF_STS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSF_STS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSF_STS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSF_STS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSF_STS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSF_STS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSF_STS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSF_STS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSF_STS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSF_STS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSF_STS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSF_STS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSF_STS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSF_STS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSF_STS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSF_STS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSF_STS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSF_STS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSF_STS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSF_STS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSF_STS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSF_STS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSF_STS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSF_STS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSF_STS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSF_STS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSF_STS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSF_STS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSF_STS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSF_STS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSF_STS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSF_STS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSF_STS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSF_STS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSF_STS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSF_STS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSF_STS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSF_STS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSF_STS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSF_STS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSF_STS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSF_STS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSF_STS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSF_STS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSF_STS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSF_STS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSF_STS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSF_STS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSF_STS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSF_STS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSF_STS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSF_STS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSF_STS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSF_STS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSF_STS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSF_STS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSF_STS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSF_STS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSF_STS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSF_STS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSF_STS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSF_STS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSF_STS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSF_STS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSF_STS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSF_STS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSF_STS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSF_STS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSF_STS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSF_STS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSF_STS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSF_DBG_DF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSF_DBG_DF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSF_DBG_DF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSF_DBG_DF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSF_DBG_DF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSF_DBG_DF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSF_DBG_DF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSF_DBG_DF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSF_DBG_DF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSF_DBG_DF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSF_DBG_DF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSF_DBG_DF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSF_DBG_DF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSF_DBG_DF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSF_DBG_DF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSF_DBG_DF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSF_DBG_DF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSF_DBG_DF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSF_DBG_DF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSF_DBG_DF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSF_DBG_DF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSF_DBG_DF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSF_DBG_DF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSF_DBG_DF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSF_DBG_DF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSF_DBG_DF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSF_DBG_DF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSF_DBG_DF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSF_DBG_DF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSF_DBG_DF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSF_DBG_DF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSF_DBG_DF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSF_DBG_DF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSF_DBG_DF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSF_DBG_DF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSF_DBG_DF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSF_DBG_DF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSF_DBG_DF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSF_DBG_DF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSF_DBG_DF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSF_DBG_DF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSF_DBG_DF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSF_DBG_DF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSF_DBG_DF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSF_DBG_DF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSF_DBG_DF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSF_DBG_DF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSF_DBG_DF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSF_DBG_DF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSF_DBG_DF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSF_DBG_DF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSF_DBG_DF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSF_DBG_DF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSF_DBG_DF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSF_DBG_DF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSF_DBG_DF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSF_DBG_DF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSF_DBG_DF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSF_DBG_DF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSF_DBG_DF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSF_DBG_DF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSF_DBG_DF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSF_DBG_DF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSF_DBG_DF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSF_DBG_DF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSF_DBG_DF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSF_DBG_DF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSF_DBG_DF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSF_DBG_DF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSF_DBG_DF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSF_DBG_DF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSF_DBG_DF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSF_DBG_DF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSF_DBG_DF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSF_DBG_DF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSF_DBG_DF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSF_DBG_DF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSF_DBG_DF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSF_DBG_DF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSF_DBG_DF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSF_DBG_DF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSF_DBG_DF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSF_DBG_DF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSF_DBG_DF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSF_DBG_DF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSF_DBG_DF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSF_DBG_DF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSF_DBG_DF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSF_DBG_DF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSF_DBG_DF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSF_DBG_DF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSF_DBG_DF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSF_DBG_DF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSF_DBG_DF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSF_DBG_DF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSF_DBG_DF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CAS_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CAS_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSF_CAS_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CAS_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CAS_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSF_CAS_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CAS_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CAS_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSF_CAS_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CAS_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CAS_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSF_CAS_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CAS_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CAS_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSF_CAS_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CAS_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CAS_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSF_CAS_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CAS_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CAS_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSF_CAS_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CAS_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CAS_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSF_CAS_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CAS_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CAS_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSF_CAS_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CAS_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CAS_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSF_CAS_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CAS_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CAS_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSF_CAS_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CAS_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CAS_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSF_CAS_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CAS_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CAS_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSF_CAS_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CAS_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CAS_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSF_CAS_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CAS_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CAS_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSF_CAS_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CAS_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CAS_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSF_CAS_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CAS_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CAS_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSF_CAS_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CAS_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CAS_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSF_CAS_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CAS_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CAS_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSF_CAS_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CAS_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CAS_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSF_CAS_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CAS_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CAS_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSF_CAS_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CAS_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CAS_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSF_CAS_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CAS_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CAS_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSF_CAS_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CAS_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CAS_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSF_CAS_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CAS_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CAS_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSF_CAS_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CAS_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CAS_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSF_CAS_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CAS_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CAS_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSF_CAS_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CAS_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CAS_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSF_CAS_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CAS_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CAS_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSF_CAS_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CAS_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CAS_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSF_CAS_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CAS_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CAS_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSF_CAS_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CAS_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CAS_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSF_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSF_CAS_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CON_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CON_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CON_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CON_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CON_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CON_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CON_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CON_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CON_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CON_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CON_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CON_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CON_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CON_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CON_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CON_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CON_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CON_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CON_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CON_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CON_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CON_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CON_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CON_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CON_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CON_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CON_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CON_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CON_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CON_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CON_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CON_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CON_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CON_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CON_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CON_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CON_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CON_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CON_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CON_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CON_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CON_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CON_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CON_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CON_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CON_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CON_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CON_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CON_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CON_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CON_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CON_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CON_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CON_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CON_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CON_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CON_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CON_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CON_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CON_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CON_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CON_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CON_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CON_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CON_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CON_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CON_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CON_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CON_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CON_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CON_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CON_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CON_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CON_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CON_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CON_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CON_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CON_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CON_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CON_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CON_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CON_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CON_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CON_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CON_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CON_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CON_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CON_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CON_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CON_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CON_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CON_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CON_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CON_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CON_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CON_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CON_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSH_FSP_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSH_FSP_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE0 */
#define IFX_SMU_SAFE_AGSH_FSP_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSH_FSP_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSH_FSP_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE1 */
#define IFX_SMU_SAFE_AGSH_FSP_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSH_FSP_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSH_FSP_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE2 */
#define IFX_SMU_SAFE_AGSH_FSP_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSH_FSP_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSH_FSP_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE3 */
#define IFX_SMU_SAFE_AGSH_FSP_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSH_FSP_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSH_FSP_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE4 */
#define IFX_SMU_SAFE_AGSH_FSP_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSH_FSP_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSH_FSP_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE5 */
#define IFX_SMU_SAFE_AGSH_FSP_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSH_FSP_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSH_FSP_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE6 */
#define IFX_SMU_SAFE_AGSH_FSP_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSH_FSP_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSH_FSP_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE7 */
#define IFX_SMU_SAFE_AGSH_FSP_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSH_FSP_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSH_FSP_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE8 */
#define IFX_SMU_SAFE_AGSH_FSP_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSH_FSP_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSH_FSP_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE9 */
#define IFX_SMU_SAFE_AGSH_FSP_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSH_FSP_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSH_FSP_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE10 */
#define IFX_SMU_SAFE_AGSH_FSP_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSH_FSP_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSH_FSP_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE11 */
#define IFX_SMU_SAFE_AGSH_FSP_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSH_FSP_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSH_FSP_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE12 */
#define IFX_SMU_SAFE_AGSH_FSP_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSH_FSP_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSH_FSP_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE13 */
#define IFX_SMU_SAFE_AGSH_FSP_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSH_FSP_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSH_FSP_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE14 */
#define IFX_SMU_SAFE_AGSH_FSP_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSH_FSP_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSH_FSP_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE15 */
#define IFX_SMU_SAFE_AGSH_FSP_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSH_FSP_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSH_FSP_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE16 */
#define IFX_SMU_SAFE_AGSH_FSP_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSH_FSP_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSH_FSP_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE17 */
#define IFX_SMU_SAFE_AGSH_FSP_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSH_FSP_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSH_FSP_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE18 */
#define IFX_SMU_SAFE_AGSH_FSP_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSH_FSP_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSH_FSP_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE19 */
#define IFX_SMU_SAFE_AGSH_FSP_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSH_FSP_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSH_FSP_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE20 */
#define IFX_SMU_SAFE_AGSH_FSP_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSH_FSP_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSH_FSP_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE21 */
#define IFX_SMU_SAFE_AGSH_FSP_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSH_FSP_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSH_FSP_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE22 */
#define IFX_SMU_SAFE_AGSH_FSP_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSH_FSP_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSH_FSP_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE23 */
#define IFX_SMU_SAFE_AGSH_FSP_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSH_FSP_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSH_FSP_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE24 */
#define IFX_SMU_SAFE_AGSH_FSP_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSH_FSP_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSH_FSP_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE25 */
#define IFX_SMU_SAFE_AGSH_FSP_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSH_FSP_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSH_FSP_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE26 */
#define IFX_SMU_SAFE_AGSH_FSP_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSH_FSP_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSH_FSP_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE27 */
#define IFX_SMU_SAFE_AGSH_FSP_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSH_FSP_FE28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSH_FSP_FE28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE28 */
#define IFX_SMU_SAFE_AGSH_FSP_FE28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSH_FSP_FE29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSH_FSP_FE29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE29 */
#define IFX_SMU_SAFE_AGSH_FSP_FE29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSH_FSP_FE30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSH_FSP_FE30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE30 */
#define IFX_SMU_SAFE_AGSH_FSP_FE30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSH_FSP_FE31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSH_FSP_FE31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_FSP_Bits.FE31 */
#define IFX_SMU_SAFE_AGSH_FSP_FE31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_STS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_STS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_STS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_STS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_STS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_STS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_STS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_STS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_STS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_STS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_STS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_STS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_STS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_STS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_STS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_STS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_STS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_STS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_STS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_STS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_STS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_STS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_STS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_STS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_STS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_STS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_STS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_STS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_STS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_STS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_STS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_STS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_STS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_STS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_STS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_STS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_STS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_STS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_STS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_STS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_STS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_STS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_STS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_STS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_STS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_STS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_STS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_STS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_STS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_STS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_STS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_STS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_STS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_STS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_STS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_STS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_STS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_STS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_STS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_STS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_STS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_STS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_STS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_STS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_STS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_STS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_STS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_STS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_STS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_STS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_STS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_STS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_STS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_STS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_STS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_STS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_STS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_STS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_STS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_STS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_STS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_STS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_STS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_STS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_STS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_STS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_STS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_STS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_STS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_STS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_STS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_STS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_STS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_STS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_STS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_STS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_STS_SF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSH_DBG_DF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSH_DBG_DF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF0 */
#define IFX_SMU_SAFE_AGSH_DBG_DF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSH_DBG_DF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSH_DBG_DF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF1 */
#define IFX_SMU_SAFE_AGSH_DBG_DF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSH_DBG_DF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSH_DBG_DF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF2 */
#define IFX_SMU_SAFE_AGSH_DBG_DF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSH_DBG_DF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSH_DBG_DF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF3 */
#define IFX_SMU_SAFE_AGSH_DBG_DF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSH_DBG_DF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSH_DBG_DF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF4 */
#define IFX_SMU_SAFE_AGSH_DBG_DF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSH_DBG_DF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSH_DBG_DF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF5 */
#define IFX_SMU_SAFE_AGSH_DBG_DF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSH_DBG_DF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSH_DBG_DF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF6 */
#define IFX_SMU_SAFE_AGSH_DBG_DF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSH_DBG_DF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSH_DBG_DF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF7 */
#define IFX_SMU_SAFE_AGSH_DBG_DF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSH_DBG_DF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSH_DBG_DF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF8 */
#define IFX_SMU_SAFE_AGSH_DBG_DF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSH_DBG_DF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSH_DBG_DF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF9 */
#define IFX_SMU_SAFE_AGSH_DBG_DF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSH_DBG_DF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSH_DBG_DF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF10 */
#define IFX_SMU_SAFE_AGSH_DBG_DF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSH_DBG_DF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSH_DBG_DF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF11 */
#define IFX_SMU_SAFE_AGSH_DBG_DF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSH_DBG_DF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSH_DBG_DF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF12 */
#define IFX_SMU_SAFE_AGSH_DBG_DF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSH_DBG_DF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSH_DBG_DF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF13 */
#define IFX_SMU_SAFE_AGSH_DBG_DF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSH_DBG_DF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSH_DBG_DF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF14 */
#define IFX_SMU_SAFE_AGSH_DBG_DF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSH_DBG_DF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSH_DBG_DF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF15 */
#define IFX_SMU_SAFE_AGSH_DBG_DF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSH_DBG_DF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSH_DBG_DF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF16 */
#define IFX_SMU_SAFE_AGSH_DBG_DF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSH_DBG_DF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSH_DBG_DF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF17 */
#define IFX_SMU_SAFE_AGSH_DBG_DF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSH_DBG_DF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSH_DBG_DF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF18 */
#define IFX_SMU_SAFE_AGSH_DBG_DF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSH_DBG_DF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSH_DBG_DF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF19 */
#define IFX_SMU_SAFE_AGSH_DBG_DF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSH_DBG_DF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSH_DBG_DF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF20 */
#define IFX_SMU_SAFE_AGSH_DBG_DF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSH_DBG_DF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSH_DBG_DF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF21 */
#define IFX_SMU_SAFE_AGSH_DBG_DF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSH_DBG_DF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSH_DBG_DF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF22 */
#define IFX_SMU_SAFE_AGSH_DBG_DF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSH_DBG_DF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSH_DBG_DF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF23 */
#define IFX_SMU_SAFE_AGSH_DBG_DF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSH_DBG_DF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSH_DBG_DF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF24 */
#define IFX_SMU_SAFE_AGSH_DBG_DF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSH_DBG_DF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSH_DBG_DF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF25 */
#define IFX_SMU_SAFE_AGSH_DBG_DF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSH_DBG_DF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSH_DBG_DF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF26 */
#define IFX_SMU_SAFE_AGSH_DBG_DF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSH_DBG_DF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSH_DBG_DF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF27 */
#define IFX_SMU_SAFE_AGSH_DBG_DF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSH_DBG_DF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSH_DBG_DF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF28 */
#define IFX_SMU_SAFE_AGSH_DBG_DF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSH_DBG_DF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSH_DBG_DF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF29 */
#define IFX_SMU_SAFE_AGSH_DBG_DF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSH_DBG_DF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSH_DBG_DF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF30 */
#define IFX_SMU_SAFE_AGSH_DBG_DF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSH_DBG_DF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSH_DBG_DF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_DBG_Bits.DF31 */
#define IFX_SMU_SAFE_AGSH_DBG_DF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CAS_CF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CAS_CF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF0 */
#define IFX_SMU_SAFE_AGSH_CAS_CF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CAS_CF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CAS_CF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF1 */
#define IFX_SMU_SAFE_AGSH_CAS_CF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CAS_CF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CAS_CF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF2 */
#define IFX_SMU_SAFE_AGSH_CAS_CF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CAS_CF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CAS_CF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF3 */
#define IFX_SMU_SAFE_AGSH_CAS_CF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CAS_CF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CAS_CF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF4 */
#define IFX_SMU_SAFE_AGSH_CAS_CF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CAS_CF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CAS_CF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF5 */
#define IFX_SMU_SAFE_AGSH_CAS_CF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CAS_CF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CAS_CF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF6 */
#define IFX_SMU_SAFE_AGSH_CAS_CF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CAS_CF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CAS_CF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF7 */
#define IFX_SMU_SAFE_AGSH_CAS_CF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CAS_CF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CAS_CF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF8 */
#define IFX_SMU_SAFE_AGSH_CAS_CF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CAS_CF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CAS_CF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF9 */
#define IFX_SMU_SAFE_AGSH_CAS_CF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CAS_CF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CAS_CF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF10 */
#define IFX_SMU_SAFE_AGSH_CAS_CF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CAS_CF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CAS_CF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF11 */
#define IFX_SMU_SAFE_AGSH_CAS_CF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CAS_CF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CAS_CF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF12 */
#define IFX_SMU_SAFE_AGSH_CAS_CF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CAS_CF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CAS_CF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF13 */
#define IFX_SMU_SAFE_AGSH_CAS_CF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CAS_CF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CAS_CF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF14 */
#define IFX_SMU_SAFE_AGSH_CAS_CF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CAS_CF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CAS_CF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF15 */
#define IFX_SMU_SAFE_AGSH_CAS_CF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CAS_CF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CAS_CF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF16 */
#define IFX_SMU_SAFE_AGSH_CAS_CF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CAS_CF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CAS_CF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF17 */
#define IFX_SMU_SAFE_AGSH_CAS_CF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CAS_CF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CAS_CF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF18 */
#define IFX_SMU_SAFE_AGSH_CAS_CF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CAS_CF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CAS_CF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF19 */
#define IFX_SMU_SAFE_AGSH_CAS_CF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CAS_CF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CAS_CF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF20 */
#define IFX_SMU_SAFE_AGSH_CAS_CF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CAS_CF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CAS_CF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF21 */
#define IFX_SMU_SAFE_AGSH_CAS_CF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CAS_CF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CAS_CF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF22 */
#define IFX_SMU_SAFE_AGSH_CAS_CF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CAS_CF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CAS_CF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF23 */
#define IFX_SMU_SAFE_AGSH_CAS_CF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CAS_CF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CAS_CF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF24 */
#define IFX_SMU_SAFE_AGSH_CAS_CF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CAS_CF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CAS_CF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF25 */
#define IFX_SMU_SAFE_AGSH_CAS_CF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CAS_CF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CAS_CF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF26 */
#define IFX_SMU_SAFE_AGSH_CAS_CF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CAS_CF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CAS_CF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF27 */
#define IFX_SMU_SAFE_AGSH_CAS_CF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CAS_CF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CAS_CF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF28 */
#define IFX_SMU_SAFE_AGSH_CAS_CF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CAS_CF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CAS_CF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF29 */
#define IFX_SMU_SAFE_AGSH_CAS_CF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CAS_CF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CAS_CF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF30 */
#define IFX_SMU_SAFE_AGSH_CAS_CF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CAS_CF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CAS_CF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_CAS_Bits.CF31 */
#define IFX_SMU_SAFE_AGSH_CAS_CF31_OFF (31u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_SS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_SS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF0 */
#define IFX_SMU_SAFE_AGSH_SS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_SS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_SS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF1 */
#define IFX_SMU_SAFE_AGSH_SS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_SS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_SS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF2 */
#define IFX_SMU_SAFE_AGSH_SS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_SS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_SS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF3 */
#define IFX_SMU_SAFE_AGSH_SS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_SS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_SS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF4 */
#define IFX_SMU_SAFE_AGSH_SS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_SS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_SS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF5 */
#define IFX_SMU_SAFE_AGSH_SS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_SS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_SS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF6 */
#define IFX_SMU_SAFE_AGSH_SS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_SS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_SS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF7 */
#define IFX_SMU_SAFE_AGSH_SS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_SS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_SS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF8 */
#define IFX_SMU_SAFE_AGSH_SS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_SS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_SS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF9 */
#define IFX_SMU_SAFE_AGSH_SS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_SS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_SS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF10 */
#define IFX_SMU_SAFE_AGSH_SS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_SS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_SS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF11 */
#define IFX_SMU_SAFE_AGSH_SS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_SS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_SS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF12 */
#define IFX_SMU_SAFE_AGSH_SS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_SS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_SS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF13 */
#define IFX_SMU_SAFE_AGSH_SS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_SS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_SS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF14 */
#define IFX_SMU_SAFE_AGSH_SS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_SS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_SS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF15 */
#define IFX_SMU_SAFE_AGSH_SS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_SS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_SS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF16 */
#define IFX_SMU_SAFE_AGSH_SS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_SS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_SS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF17 */
#define IFX_SMU_SAFE_AGSH_SS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_SS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_SS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF18 */
#define IFX_SMU_SAFE_AGSH_SS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_SS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_SS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF19 */
#define IFX_SMU_SAFE_AGSH_SS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_SS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_SS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF20 */
#define IFX_SMU_SAFE_AGSH_SS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_SS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_SS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF21 */
#define IFX_SMU_SAFE_AGSH_SS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_SS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_SS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF22 */
#define IFX_SMU_SAFE_AGSH_SS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_SS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_SS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF23 */
#define IFX_SMU_SAFE_AGSH_SS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_SS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_SS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF24 */
#define IFX_SMU_SAFE_AGSH_SS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_SS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_SS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF25 */
#define IFX_SMU_SAFE_AGSH_SS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_SS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_SS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF26 */
#define IFX_SMU_SAFE_AGSH_SS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_SS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_SS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF27 */
#define IFX_SMU_SAFE_AGSH_SS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_SS_SF28_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_SS_SF28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF28 */
#define IFX_SMU_SAFE_AGSH_SS_SF28_OFF (28u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_SS_SF29_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_SS_SF29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF29 */
#define IFX_SMU_SAFE_AGSH_SS_SF29_OFF (29u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_SS_SF30_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_SS_SF30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF30 */
#define IFX_SMU_SAFE_AGSH_SS_SF30_OFF (30u)

/** \brief Length for Ifx_SMU_SAFE_AGSH_SS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_SS_SF31_LEN (1u)

/** \brief Mask for Ifx_SMU_SAFE_AGSH_SS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_SS_SF31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_SAFE_AGSH_SS_Bits.SF31 */
#define IFX_SMU_SAFE_AGSH_SS_SF31_OFF (31u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSMU_BF_H */
