// Seed: 2833665789
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri1 id_6
);
endmodule
module module_1 #(
    parameter id_0  = 32'd24,
    parameter id_10 = 32'd37
) (
    input tri1 _id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    output logic id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input tri0 id_9,
    output uwire _id_10,
    output logic id_11
);
  logic id_13;
  ;
  bit id_14 = 1'b0;
  always begin : LABEL_0
    if (-1'b0)
      @(posedge -1) begin : LABEL_1
        id_11 <= -1 & id_14;
      end
    else if (-1) id_5 = id_2;
    else id_14 = 1'b0;
    id_14 <= -1 - id_3;
    struct packed {
      logic id_15;
      logic id_16;
      logic id_17;
      logic id_18;
      logic [id_10 : 1 'b0] id_19;
      logic id_20;
      id_21 id_22;
      logic [id_10 : (  1 'b0 *  1  )] id_23;
      logic [-1 'b0 : id_0] id_24;
    } id_25;
    ;
    if (1) begin : LABEL_2
      id_25.id_23 = -1;
    end
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_4,
      id_4
  );
endmodule
