<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.622 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;basic_arith_array_ap.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;print&apos;: /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 8.43 seconds. CPU system time: 1.02 seconds. Elapsed time: 10.12 seconds; current allocated memory: 253.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-279]" key="HLS 214-279" tag="" content="Initial Interval estimation mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;out4&apos; with field bit alignment mode in 6-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;out3&apos; with field bit alignment mode in 22-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;out2&apos; with field bit alignment mode in 13-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;out1&apos; with field bit alignment mode in 18-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;inD&apos; with field bit alignment mode in 33-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;inC&apos; with field bit alignment mode in 22-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;inB&apos; with field bit alignment mode in 12-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;inA&apos; with field bit alignment mode in 6-bits (basic_arith_array_ap.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i18.s_struct.ap_int.9s&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:16:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i6.s_struct.ap_ints.1&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:19:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i6.s_struct.ap_ints&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:19:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i22.s_struct.ap_int.3s.1&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:18:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i22.s_struct.ap_int.3s&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:18:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i13.s_struct.ap_int.12s.1&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:17:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i13.s_struct.ap_int.12s&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:17:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i18.s_struct.ap_int.9s.1&apos; into &apos;basic_arith_array_ap(ap_int&lt;6&gt;*, ap_int&lt;12&gt;*, ap_int&lt;22&gt;*, ap_int&lt;33&gt;*, ap_int&lt;18&gt;*, ap_int&lt;13&gt;*, ap_int&lt;22&gt;*, ap_int&lt;6&gt;*, int)&apos; (basic_arith_array_ap.cpp:16:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 5.19 seconds. CPU system time: 1.52 seconds. Elapsed time: 7.03 seconds; current allocated memory: 254.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.877 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 260.417 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 267.614 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos; (basic_arith_array_ap.cpp:14) in function &apos;basic_arith_array_ap&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 295.400 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.487 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;basic_arith_array_ap&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;basic_arith_array_ap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop &apos;VITIS_LOOP_14_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 292.937 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 293.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;basic_arith_array_ap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/inA&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/inB&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/inC&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/inD&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/out1&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/out2&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/out3&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/out4&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;basic_arith_array_ap/size&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;basic_arith_array_ap&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12s_6s_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sdiv_22ns_6s_22_26_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;srem_33ns_6s_6_37_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;basic_arith_array_ap&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 294.041 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.97 seconds; current allocated memory: 296.753 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 299.428 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for basic_arith_array_ap." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for basic_arith_array_ap." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 376.22 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 15.79 seconds. CPU system time: 3.07 seconds. Elapsed time: 20.38 seconds; current allocated memory: 299.415 MB." resolution=""/>
</Messages>
