Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Apr 19 01:17:30 2022
| Host         : xcosswbld08 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : project_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.825        0.000                      0                 1029        0.122        0.000                      0                 1029        9.020        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.825        0.000                      0                 1029        0.122        0.000                      0                 1029        9.020        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.825ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.285ns (34.489%)  route 6.240ns (65.511%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.316    10.640    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    10.968 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_3/O
                         net (fo=3, routed)           0.807    11.775    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X29Y94         LUT3 (Prop_lut3_I1_O)        0.154    11.929 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_1/O
                         net (fo=1, routed)           0.626    12.555    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    22.704    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y94         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.250    22.381    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  9.825    

Slack (MET) :             10.639ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 3.131ns (35.617%)  route 5.660ns (64.383%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.566    11.822    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    22.703    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.229    22.932    
                         clock uncertainty           -0.302    22.630    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169    22.461    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.461    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                 10.639    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.131ns (35.851%)  route 5.602ns (64.149%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.509    11.764    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    22.703    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.229    22.932    
                         clock uncertainty           -0.302    22.630    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205    22.425    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.131ns (35.851%)  route 5.602ns (64.149%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.509    11.764    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    22.703    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/C
                         clock pessimism              0.229    22.932    
                         clock uncertainty           -0.302    22.630    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205    22.425    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.131ns (35.851%)  route 5.602ns (64.149%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.509    11.764    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    22.703    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/C
                         clock pessimism              0.229    22.932    
                         clock uncertainty           -0.302    22.630    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205    22.425    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 3.131ns (35.931%)  route 5.583ns (64.069%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.490    11.745    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    22.704    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y93         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.426    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 3.131ns (35.931%)  route 5.583ns (64.069%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.490    11.745    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    22.704    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y93         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.426    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.687ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.131ns (35.683%)  route 5.644ns (64.317%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.550    11.805    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520    22.699    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X26Y91         FDRE (Setup_fdre_C_CE)      -0.169    22.492    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.492    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                 10.687    

Slack (MET) :             10.687ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.131ns (35.683%)  route 5.644ns (64.317%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.550    11.805    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.520    22.699    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X26Y91         FDRE (Setup_fdre_C_CE)      -0.169    22.492    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.492    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                 10.687    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 3.131ns (35.818%)  route 5.610ns (64.182%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/zynqps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWLEN[0])
                                                      1.380     4.411 f  project_1_i/zynqps_0/inst/PS7_i/MAXIGP0AWLEN[0]
                         net (fo=1, routed)           0.852     5.262    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awlen[0]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.386 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8/O
                         net (fo=1, routed)           1.018     6.404    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.528 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.743     7.271    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X29Y98         LUT5 (Prop_lut5_I1_O)        0.150     7.421 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.838     8.259    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.360     8.619 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.559     9.178    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.341     9.519 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.482    10.000    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.324    10.324 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.603    10.927    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.328    11.255 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.517    11.772    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    22.703    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y91         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/C
                         clock pessimism              0.229    22.932    
                         clock uncertainty           -0.302    22.630    
    SLICE_X30Y91         FDRE (Setup_fdre_C_CE)      -0.169    22.461    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.461    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                 10.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.554     0.890    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.086    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.296     0.890    
    SLICE_X35Y85         FDCE (Hold_fdce_C_D)         0.075     0.965    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.555     0.891    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.087    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.821     1.187    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.296     0.891    
    SLICE_X35Y87         FDCE (Hold_fdce_C_D)         0.075     0.966    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.554     0.890    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.086    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.296     0.890    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)         0.075     0.965    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y94         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.090    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X35Y94         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y94         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.894    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.075     0.969    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y95         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.090    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X33Y95         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y95         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.894    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.075     0.969    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.553     0.889    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.085    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.297     0.889    
    SLICE_X37Y87         FDCE (Hold_fdce_C_D)         0.075     0.964    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.574     0.910    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y97         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[48]/Q
                         net (fo=1, routed)           0.080     1.131    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[29]
    SLICE_X26Y97         LUT2 (Prop_lut2_I0_O)        0.049     1.180 r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.180    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[29]
    SLICE_X26Y97         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.844     1.210    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y97         FDRE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.131     1.054    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.557     0.893    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X35Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=3, routed)           0.074     1.108    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/areset_r
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1/O
                         net (fo=1, routed)           0.000     1.153    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.824     1.190    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X34Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.557     0.893    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X35Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=3, routed)           0.076     1.110    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/areset_r
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.full_r_i_1/O
                         net (fo=1, routed)           0.000     1.155    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_1
    SLICE_X34Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.824     1.190    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X34Y90         FDRE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X35Y96         FDSE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.141     1.035 f  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.087     1.122    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/Bsr_out
    SLICE_X34Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.167 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1/O
                         net (fo=1, routed)           0.000     1.167    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/SEQ_n_0
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.120     1.027    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X33Y86    project_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y88    project_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X32Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X33Y88    project_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynqps_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.850ns  (logic 0.124ns (6.703%)  route 1.726ns (93.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  project_1_i/zynqps_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.413     1.413    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.537 r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.313     1.850    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y95         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.480     2.659    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y95         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynqps_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  project_1_i/zynqps_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.548     0.548    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.116     0.709    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y95         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y95         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.671ns (24.895%)  route 2.024ns (75.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.364     4.828    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.153     4.981 f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     5.641    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.671ns (24.895%)  route 2.024ns (75.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.364     4.828    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.153     4.981 f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     5.641    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.671ns (24.895%)  route 2.024ns (75.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.364     4.828    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.153     4.981 f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     5.641    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.642ns (24.758%)  route 1.951ns (75.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.329     4.793    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.917 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     5.539    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y85         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.642ns (24.758%)  route 1.951ns (75.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.329     4.793    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.917 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     5.539    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y85         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.642ns (24.758%)  route 1.951ns (75.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.329     4.793    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.917 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     5.539    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y85         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y85         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 0.642ns (25.727%)  route 1.853ns (74.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.192     4.656    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.780 f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.662     5.441    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 0.642ns (25.727%)  route 1.853ns (74.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.192     4.656    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.780 f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.662     5.441    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 0.642ns (25.727%)  route 1.853ns (74.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.192     4.656    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.780 f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.662     5.441    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.475     2.654    project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.493ns  (logic 0.672ns (26.955%)  route 1.821ns (73.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.652     2.946    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.329     4.793    project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.154     4.947 f  project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.492     5.439    project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y85         FDCE                                         f  project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.474     2.653    project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y85         FDCE                                         r  project_1_i/smartcon_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.816%)  route 0.428ns (67.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y94         FDRE                                         r  project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.163     1.219    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.264 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.265     1.528    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X33Y95         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y95         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.132%)  route 0.623ns (74.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.443     1.501    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.546 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.725    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y88         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.842     1.208    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y88         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.132%)  route 0.623ns (74.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.443     1.501    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.546 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.725    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y88         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.842     1.208    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y88         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.132%)  route 0.623ns (74.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.443     1.501    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.546 f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.725    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y88         FDCE                                         f  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.842     1.208    project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y88         FDCE                                         r  project_1_i/smartcon_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.208ns (24.682%)  route 0.635ns (75.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.044     1.554 f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.736    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y86         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.208ns (24.682%)  route 0.635ns (75.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.044     1.554 f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.736    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y86         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.208ns (24.682%)  route 0.635ns (75.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.044     1.554 f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.736    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y86         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.820     1.186    project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y86         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.434%)  route 0.683ns (76.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.785    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.821     1.187    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.434%)  route 0.683ns (76.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.785    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.821     1.187    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.434%)  route 0.683ns (76.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y96         FDRE                                         r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  project_1_i/smartcon_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.452     1.510    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.785    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y87         FDCE                                         f  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.821     1.187    project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y87         FDCE                                         r  project_1_i/smartcon_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 3.400ns (37.517%)  route 5.662ns (62.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.650     2.944    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.662     9.124    lopt_3
    V7                   OBUF (Prop_obuf_I_O)         2.882    12.006 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.006    leds_4bits_tri_o[3]
    V7                                                                r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 3.592ns (43.365%)  route 4.691ns (56.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.650     2.944    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.691     8.113    lopt
    P17                  OBUF (Prop_obuf_I_O)         3.114    11.226 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.226    leds_4bits_tri_o[0]
    P17                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 3.551ns (45.787%)  route 4.204ns (54.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.650     2.944    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.204     7.626    lopt_1
    P18                  OBUF (Prop_obuf_I_O)         3.073    10.699 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.699    leds_4bits_tri_o[1]
    P18                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 3.564ns (46.800%)  route 4.052ns (53.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.650     2.944    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.052     7.514    lopt_2
    W10                  OBUF (Prop_obuf_I_O)         3.046    10.560 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.560    leds_4bits_tri_o[2]
    W10                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.362ns (47.834%)  route 1.485ns (52.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.485     2.525    lopt_1
    P18                  OBUF (Prop_obuf_I_O)         1.214     3.739 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.739    leds_4bits_tri_o[1]
    P18                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.473ns (50.004%)  route 1.473ns (49.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.473     2.528    lopt_2
    W10                  OBUF (Prop_obuf_I_O)         1.309     3.837 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.837    leds_4bits_tri_o[2]
    W10                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.404ns (43.749%)  route 1.806ns (56.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.806     2.845    lopt
    P17                  OBUF (Prop_obuf_I_O)         1.256     4.102 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.102    leds_4bits_tri_o[0]
    P17                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.310ns (36.942%)  route 2.236ns (63.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/zynqps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/zynqps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/zynqps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  project_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.236     3.292    lopt_3
    V7                   OBUF (Prop_obuf_I_O)         1.146     4.438 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.438    leds_4bits_tri_o[3]
    V7                                                                r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





