{
	"design": {
		"name": "my_design",
		"clocks": [
			{
				"name": "clk",
				"has_reset": true,
				"origin": ":clk"
			},
			{
				"name": "core_clk",
				"has_reset": true,
				"origin": "clockmanager:core_clk"
			}
		],
		"children": [
			{
				"name": "clockmanager",
				"connectsTo": [
					"clk"
				],
				"port": [
					{
						"name": "ctrl",
						"type": "axi4",
						"direction": "in"
					}
				]
			},
			{
				"name": "control_plane",
				"connectsTo": [
					"core_clk"
				],
				"port": [
					{
						"name": "clk_ctrl",
						"type": "axi4",
						"direction": "out"
					}
				]
			},
			{
				"name": "core",
				"connectsTo": [
					"core_clk"
				]
			},
			{
				"name": "periphery",
				"connectsTo": [
					"core_clk"
				],
				"repeat": 4
			}
		],
		"connections": [
			{
				"name": "clk_ctrl",
				"type": "axi4",
				"endpoints": [
					"clockmanager:ctrl",
					"control_plane:clk_ctrl"
				]
			}
		]
	}
}
