// Seed: 3445228486
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input tri id_11,
    output supply1 id_12,
    input supply1 id_13,
    output wor id_14,
    input supply1 id_15,
    output uwire id_16,
    output tri0 id_17,
    input wire id_18,
    output supply0 id_19,
    output tri id_20,
    input tri0 id_21,
    output wand id_22,
    input wire id_23
    , id_27,
    input wire id_24,
    output tri0 id_25
);
  assign id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    output supply0 id_5
);
  assign id_0 = 1'h0;
  final $signed(15);
  ;
  wire id_7;
  ;
  logic id_8;
  ;
  logic [7:0] id_9;
  initial begin : LABEL_0
    id_9[-1] <= id_8;
    $clog2(33);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_1,
      id_5,
      id_0,
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_17 = 0;
  assign id_5 = 1'b0;
  wire id_10;
endmodule
