Fitter report for testRam
Tue Dec 01 15:58:17 2020
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 01 15:58:17 2020           ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                      ; testRam                                         ;
; Top-level Entity Name              ; testRam                                         ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX22CF19C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 131 / 21,280 ( < 1 % )                          ;
;     Total combinational functions  ; 94 / 21,280 ( < 1 % )                           ;
;     Dedicated logic registers      ; 68 / 21,280 ( < 1 % )                           ;
; Total registers                    ; 68                                              ;
; Total pins                         ; 76 / 167 ( 46 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 480,000 / 774,144 ( 62 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                                  ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processor 3            ;   0.6%      ;
;     Processor 4            ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+--------------------------------+-------------------------------+
; Pin Name                       ; Reason                        ;
+--------------------------------+-------------------------------+
; Avalon_ST_Sink_ready           ; Incomplete set of assignments ;
; Avalon_ST_Source_data[0]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[1]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[2]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[3]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[4]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[5]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[6]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[7]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[8]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[9]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[10]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[11]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[12]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[13]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[14]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[15]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[16]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[17]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[18]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[19]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[20]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[21]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[22]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[23]      ; Incomplete set of assignments ;
; Avalon_ST_Source_endofpacket   ; Incomplete set of assignments ;
; Avalon_ST_Source_startofpacket ; Incomplete set of assignments ;
; Avalon_ST_Source_valid         ; Incomplete set of assignments ;
; Input[2]                       ; Incomplete set of assignments ;
; Input[3]                       ; Incomplete set of assignments ;
; Input[4]                       ; Incomplete set of assignments ;
; Input[5]                       ; Incomplete set of assignments ;
; Input[6]                       ; Incomplete set of assignments ;
; Input[7]                       ; Incomplete set of assignments ;
; Input[8]                       ; Incomplete set of assignments ;
; Input[9]                       ; Incomplete set of assignments ;
; Input[10]                      ; Incomplete set of assignments ;
; Input[11]                      ; Incomplete set of assignments ;
; Input[12]                      ; Incomplete set of assignments ;
; Input[13]                      ; Incomplete set of assignments ;
; Input[14]                      ; Incomplete set of assignments ;
; Input[15]                      ; Incomplete set of assignments ;
; Input[16]                      ; Incomplete set of assignments ;
; Input[17]                      ; Incomplete set of assignments ;
; Avalon_ST_Source_ready         ; Incomplete set of assignments ;
; Input[1]                       ; Incomplete set of assignments ;
; Input[0]                       ; Incomplete set of assignments ;
; Avalon_ST_Sink_valid           ; Incomplete set of assignments ;
; Clock                          ; Incomplete set of assignments ;
; aclr                           ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[0]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[1]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[2]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[3]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[4]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[5]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[6]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[7]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[8]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[9]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[10]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[11]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[12]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[13]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[14]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[15]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[16]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[17]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[18]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[19]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[20]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[21]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[22]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[23]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_endofpacket     ; Incomplete set of assignments ;
; Avalon_ST_Sink_startofpacket   ; Incomplete set of assignments ;
; Avalon_ST_Sink_ready           ; Missing location assignment   ;
; Avalon_ST_Source_data[0]       ; Missing location assignment   ;
; Avalon_ST_Source_data[1]       ; Missing location assignment   ;
; Avalon_ST_Source_data[2]       ; Missing location assignment   ;
; Avalon_ST_Source_data[3]       ; Missing location assignment   ;
; Avalon_ST_Source_data[4]       ; Missing location assignment   ;
; Avalon_ST_Source_data[5]       ; Missing location assignment   ;
; Avalon_ST_Source_data[6]       ; Missing location assignment   ;
; Avalon_ST_Source_data[7]       ; Missing location assignment   ;
; Avalon_ST_Source_data[8]       ; Missing location assignment   ;
; Avalon_ST_Source_data[9]       ; Missing location assignment   ;
; Avalon_ST_Source_data[10]      ; Missing location assignment   ;
; Avalon_ST_Source_data[11]      ; Missing location assignment   ;
; Avalon_ST_Source_data[12]      ; Missing location assignment   ;
; Avalon_ST_Source_data[13]      ; Missing location assignment   ;
; Avalon_ST_Source_data[14]      ; Missing location assignment   ;
; Avalon_ST_Source_data[15]      ; Missing location assignment   ;
; Avalon_ST_Source_data[16]      ; Missing location assignment   ;
; Avalon_ST_Source_data[17]      ; Missing location assignment   ;
; Avalon_ST_Source_data[18]      ; Missing location assignment   ;
; Avalon_ST_Source_data[19]      ; Missing location assignment   ;
; Avalon_ST_Source_data[20]      ; Missing location assignment   ;
; Avalon_ST_Source_data[21]      ; Missing location assignment   ;
; Avalon_ST_Source_data[22]      ; Missing location assignment   ;
; Avalon_ST_Source_data[23]      ; Missing location assignment   ;
; Avalon_ST_Source_endofpacket   ; Missing location assignment   ;
; Avalon_ST_Source_startofpacket ; Missing location assignment   ;
; Avalon_ST_Source_valid         ; Missing location assignment   ;
; Input[2]                       ; Missing location assignment   ;
; Input[3]                       ; Missing location assignment   ;
; Input[4]                       ; Missing location assignment   ;
; Input[5]                       ; Missing location assignment   ;
; Input[6]                       ; Missing location assignment   ;
; Input[7]                       ; Missing location assignment   ;
; Input[8]                       ; Missing location assignment   ;
; Input[9]                       ; Missing location assignment   ;
; Input[10]                      ; Missing location assignment   ;
; Input[11]                      ; Missing location assignment   ;
; Input[12]                      ; Missing location assignment   ;
; Input[13]                      ; Missing location assignment   ;
; Input[14]                      ; Missing location assignment   ;
; Input[15]                      ; Missing location assignment   ;
; Input[16]                      ; Missing location assignment   ;
; Input[17]                      ; Missing location assignment   ;
; Avalon_ST_Source_ready         ; Missing location assignment   ;
; Input[1]                       ; Missing location assignment   ;
; Input[0]                       ; Missing location assignment   ;
; Avalon_ST_Sink_valid           ; Missing location assignment   ;
; Clock                          ; Missing location assignment   ;
; aclr                           ; Missing location assignment   ;
; Avalon_ST_Sink_data[0]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[1]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[2]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[3]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[4]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[5]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[6]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[7]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[8]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[9]         ; Missing location assignment   ;
; Avalon_ST_Sink_data[10]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[11]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[12]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[13]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[14]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[15]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[16]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[17]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[18]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[19]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[20]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[21]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[22]        ; Missing location assignment   ;
; Avalon_ST_Sink_data[23]        ; Missing location assignment   ;
; Avalon_ST_Sink_endofpacket     ; Missing location assignment   ;
; Avalon_ST_Sink_startofpacket   ; Missing location assignment   ;
+--------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 422 ) ; 0.00 % ( 0 / 422 )         ; 0.00 % ( 0 / 422 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 422 ) ; 0.00 % ( 0 / 422 )         ; 0.00 % ( 0 / 422 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 412 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/testRam.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 131 / 21,280 ( < 1 % )     ;
;     -- Combinational with no register       ; 63                         ;
;     -- Register only                        ; 37                         ;
;     -- Combinational with a register        ; 31                         ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 58                         ;
;     -- 3 input functions                    ; 2                          ;
;     -- <=2 input functions                  ; 34                         ;
;     -- Register only                        ; 37                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 66                         ;
;     -- arithmetic mode                      ; 28                         ;
;                                             ;                            ;
; Total registers*                            ; 68 / 22,031 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 68 / 21,280 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 12 / 1,330 ( < 1 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 76 / 167 ( 46 % )          ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 16 ( 0 % )             ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M9Ks                                        ; 60 / 84 ( 71 % )           ;
; Total block memory bits                     ; 480,000 / 774,144 ( 62 % ) ;
; Total block memory implementation bits      ; 552,960 / 774,144 ( 71 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 2 / 20 ( 10 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )              ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1.7% / 1.6% / 1.9%         ;
; Peak interconnect usage (total/H/V)         ; 6.1% / 6.0% / 6.2%         ;
; Maximum fan-out                             ; 158                        ;
; Highest non-global fan-out                  ; 72                         ;
; Total fan-out                               ; 2577                       ;
; Average fan-out                             ; 6.29                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 131 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 63                    ; 0                              ;
;     -- Register only                        ; 37                    ; 0                              ;
;     -- Combinational with a register        ; 31                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 58                    ; 0                              ;
;     -- 3 input functions                    ; 2                     ; 0                              ;
;     -- <=2 input functions                  ; 34                    ; 0                              ;
;     -- Register only                        ; 37                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 66                    ; 0                              ;
;     -- arithmetic mode                      ; 28                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 68                    ; 0                              ;
;     -- Dedicated logic registers            ; 68 / 21280 ( < 1 % )  ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 12 / 1330 ( < 1 % )   ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 76                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 480000                ; 0                              ;
; Total RAM block bits                        ; 552960                ; 0                              ;
; M9K                                         ; 60 / 84 ( 71 % )      ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 2632                  ; 5                              ;
;     -- Registered Connections               ; 1774                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 48                    ; 0                              ;
;     -- Output Ports                         ; 28                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Avalon_ST_Sink_data[0]       ; A16   ; 7        ; 38           ; 41           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[10]      ; P13   ; 4        ; 38           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[11]      ; L16   ; 5        ; 52           ; 13           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[12]      ; T11   ; 4        ; 31           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[13]      ; N17   ; 5        ; 52           ; 16           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[14]      ; R9    ; 3        ; 18           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[15]      ; M16   ; 5        ; 52           ; 15           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[16]      ; N7    ; 3        ; 10           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[17]      ; N15   ; 5        ; 52           ; 9            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[18]      ; P12   ; 4        ; 38           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[19]      ; R16   ; 5        ; 52           ; 10           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[1]       ; N16   ; 5        ; 52           ; 9            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[20]      ; G18   ; 6        ; 52           ; 25           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[21]      ; C8    ; 8        ; 14           ; 41           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[22]      ; E15   ; 6        ; 52           ; 32           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[23]      ; T10   ; 3        ; 23           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[2]       ; F15   ; 6        ; 52           ; 32           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[3]       ; E18   ; 6        ; 52           ; 30           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[4]       ; C12   ; 7        ; 36           ; 41           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[5]       ; A12   ; 7        ; 27           ; 41           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[6]       ; B12   ; 7        ; 27           ; 41           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[7]       ; A15   ; 7        ; 34           ; 41           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[8]       ; L15   ; 5        ; 52           ; 13           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_data[9]       ; N18   ; 5        ; 52           ; 16           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_endofpacket   ; M18   ; 5        ; 52           ; 19           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_startofpacket ; G15   ; 6        ; 52           ; 28           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Sink_valid         ; V13   ; 4        ; 29           ; 0            ; 0            ; 42                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Avalon_ST_Source_ready       ; A7    ; 8        ; 12           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Clock                        ; M10   ; 3A       ; 27           ; 0            ; 14           ; 158                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[0]                     ; R13   ; 4        ; 36           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[10]                    ; R7    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[11]                    ; N5    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[12]                    ; A18   ; 7        ; 46           ; 41           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[13]                    ; D13   ; 7        ; 41           ; 41           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[14]                    ; A6    ; 8        ; 7            ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[15]                    ; T17   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[16]                    ; V10   ; 3        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[17]                    ; P10   ; 3        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[1]                     ; F18   ; 6        ; 52           ; 30           ; 0            ; 36                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[2]                     ; T9    ; 3        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[3]                     ; T8    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[4]                     ; U10   ; 3        ; 23           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[5]                     ; V16   ; 4        ; 43           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[6]                     ; A10   ; 8        ; 23           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[7]                     ; D7    ; 8        ; 10           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[8]                     ; D14   ; 7        ; 43           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Input[9]                     ; U15   ; 4        ; 41           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; aclr                         ; M9    ; 3A       ; 27           ; 0            ; 21           ; 126                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Avalon_ST_Sink_ready           ; B7    ; 8        ; 12           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[0]       ; G17   ; 6        ; 52           ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[10]      ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[11]      ; F17   ; 6        ; 52           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[12]      ; T12   ; 4        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[13]      ; L18   ; 5        ; 52           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[14]      ; T18   ; 5        ; 52           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[15]      ; R11   ; 4        ; 31           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[16]      ; M17   ; 5        ; 52           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[17]      ; J17   ; 6        ; 52           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[18]      ; T13   ; 4        ; 41           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[19]      ; R17   ; 5        ; 52           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[1]       ; P18   ; 5        ; 52           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[20]      ; D17   ; 6        ; 52           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[21]      ; R10   ; 3        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[22]      ; C15   ; 7        ; 41           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[23]      ; V14   ; 4        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[2]       ; H16   ; 6        ; 52           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[3]       ; J16   ; 6        ; 52           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[4]       ; D18   ; 6        ; 52           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[5]       ; K15   ; 5        ; 52           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[6]       ; G16   ; 6        ; 52           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[7]       ; E12   ; 7        ; 41           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[8]       ; R18   ; 5        ; 52           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[9]       ; K16   ; 5        ; 52           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_endofpacket   ; R12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_startofpacket ; U16   ; 4        ; 41           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_valid         ; U12   ; 4        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                  ;
+----------+----------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------+--------------------------+-------------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                       ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                       ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                       ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                       ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                       ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~           ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; Avalon_ST_Sink_data[20] ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; Avalon_ST_Sink_data[3]  ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~           ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~           ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                       ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                       ; Dedicated Programming Pin ;
+----------+----------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 12 / 26 ( 46 % ) ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 16 / 28 ( 57 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 17 / 20 ( 85 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 14 / 18 ( 78 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 10 / 28 ( 36 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 6 / 23 ( 26 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; Input[14]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 157        ; 8        ; Avalon_ST_Source_ready                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 153        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 154        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 147        ; 8        ; Input[6]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 141        ; 7        ; Avalon_ST_Sink_data[5]                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 137        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 133        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 134        ; 7        ; Avalon_ST_Sink_data[7]                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; Avalon_ST_Sink_data[0]                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 122        ; 7        ; Input[12]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; Avalon_ST_Sink_ready                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 150        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; Avalon_ST_Sink_data[6]                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 138        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 130        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; Avalon_ST_Sink_data[21]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 151        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 145        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 146        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 131        ; 7        ; Avalon_ST_Sink_data[4]                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 123        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 126        ; 7        ; Avalon_ST_Source_data[22]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 118        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 115        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; Input[7]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 139        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 135        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 136        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 127        ; 7        ; Input[13]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; Input[8]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 120        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 110        ; 6        ; Avalon_ST_Source_data[20]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; Avalon_ST_Source_data[4]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; Avalon_ST_Source_data[7]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; Avalon_ST_Sink_data[22]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; Avalon_ST_Sink_data[3]                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; Avalon_ST_Sink_data[2]                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F17      ; 102        ; 6        ; Avalon_ST_Source_data[11]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; Input[1]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; Avalon_ST_Sink_startofpacket                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; Avalon_ST_Source_data[6]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; Avalon_ST_Source_data[0]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; Avalon_ST_Sink_data[20]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; Avalon_ST_Source_data[2]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; Avalon_ST_Source_data[3]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; Avalon_ST_Source_data[17]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; Avalon_ST_Source_data[5]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; Avalon_ST_Source_data[9]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; Avalon_ST_Sink_data[8]                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 85         ; 5        ; Avalon_ST_Sink_data[11]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; Avalon_ST_Source_data[13]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; aclr                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 48         ; 3A       ; Clock                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; Avalon_ST_Sink_data[15]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; Avalon_ST_Source_data[16]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; Avalon_ST_Sink_endofpacket                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; Input[11]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; Avalon_ST_Sink_data[16]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; Avalon_ST_Sink_data[17]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 78         ; 5        ; Avalon_ST_Sink_data[1]                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 90         ; 5        ; Avalon_ST_Sink_data[13]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; Avalon_ST_Sink_data[9]                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; Input[17]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; Avalon_ST_Sink_data[18]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 62         ; 4        ; Avalon_ST_Sink_data[10]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; Avalon_ST_Source_data[1]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; Input[10]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; Avalon_ST_Sink_data[14]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 46         ; 3        ; Avalon_ST_Source_data[21]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; Avalon_ST_Source_data[15]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; Avalon_ST_Source_endofpacket                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 60         ; 4        ; Input[0]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; Avalon_ST_Sink_data[19]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 82         ; 5        ; Avalon_ST_Source_data[19]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 84         ; 5        ; Avalon_ST_Source_data[8]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; Input[3]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 40         ; 3        ; Input[2]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 43         ; 3        ; Avalon_ST_Sink_data[23]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 54         ; 4        ; Avalon_ST_Sink_data[12]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; Avalon_ST_Source_data[12]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; Avalon_ST_Source_data[18]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; Input[15]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T18      ; 81         ; 5        ; Avalon_ST_Source_data[14]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; Input[4]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; Avalon_ST_Source_valid                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; Input[9]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 66         ; 4        ; Avalon_ST_Source_startofpacket                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 41         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 42         ; 3        ; Input[16]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 50         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 52         ; 4        ; Avalon_ST_Sink_valid                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; Avalon_ST_Source_data[23]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; Avalon_ST_Source_data[10]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; Input[5]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Entity Name                           ; Library Name ;
+-------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |testRam                                                          ; 131 (1)     ; 68 (0)                    ; 0 (0)         ; 480000      ; 60   ; 0            ; 0       ; 0         ; 0         ; 76   ; 0            ; 63 (1)       ; 37 (0)            ; 31 (0)           ; |testRam                                                                                                                                                                                                                                              ; testRam                               ; work         ;
;    |testRam_GN:\testRam_GN_0:inst_testRam_GN_0|                   ; 130 (0)     ; 68 (0)                    ; 0 (0)         ; 480000      ; 60   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 62 (0)       ; 37 (0)            ; 31 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0                                                                                                                                                                                                   ; testRam_GN                            ; work         ;
;       |testRam_GN_testRam_ram:testram_ram_0|                      ; 130 (0)     ; 68 (0)                    ; 0 (0)         ; 480000      ; 60   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 62 (0)       ; 37 (0)            ; 31 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0                                                                                                                                                              ; testRam_GN_testRam_ram                ; work         ;
;          |alt_dspbuilder_delay_GNGQ56ZS4N:delay3|                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3                                                                                                                       ; alt_dspbuilder_delay_GNGQ56ZS4N       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNGQ56ZS4N:delay5|                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5                                                                                                                       ; alt_dspbuilder_delay_GNGQ56ZS4N       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNLRSWL7NV:delay2|                 ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2                                                                                                                       ; alt_dspbuilder_delay_GNLRSWL7NV       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNQBXYU75H:delay1|                 ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1                                                                                                                       ; alt_dspbuilder_delay_GNQBXYU75H       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNQBXYU75H:delay4|                 ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4                                                                                                                       ; alt_dspbuilder_delay_GNQBXYU75H       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1                                                                                                             ; alt_dspbuilder_dualram_GNPI5EKKTA     ; work         ;
;             |altsyncram:u1|                                       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1                                                                                               ; altsyncram                            ; work         ;
;                |altsyncram_0uu3:auto_generated|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated                                                                ; altsyncram_0uu3                       ; work         ;
;                   |decode_d0b:decode2|                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2                                             ; decode_d0b                            ; work         ;
;          |alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|        ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram                                                                                                              ; alt_dspbuilder_dualram_GNYFEXMTMW     ; work         ;
;             |altsyncram:u1|                                       ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_9qu3:auto_generated|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 240000      ; 30   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated                                                                 ; altsyncram_9qu3                       ; work         ;
;          |alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1                                                                                                           ; alt_dspbuilder_multiplexer_GNAIWAHV3K ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                  ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                   ; lpm_mux                               ; work         ;
;                   |mux_cbe:auto_generated|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated                            ; mux_cbe                               ; work         ;
;          |alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|      ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer                                                                                                            ; alt_dspbuilder_multiplexer_GNAIWAHV3K ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                   ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                    ; lpm_mux                               ; work         ;
;                   |mux_cbe:auto_generated|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated                             ; mux_cbe                               ; work         ;
;          |alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|     ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2                                                                                                           ; alt_dspbuilder_multiplexer_GNCALBUTDR ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                  ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                   ; lpm_mux                               ; work         ;
;                   |mux_1de:auto_generated|                        ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated                            ; mux_1de                               ; work         ;
;          |testRam_GN_testRam_ram_counter1:testram_ram_counter1_0| ; 20 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0                                                                                                       ; testRam_GN_testRam_ram_counter1       ; work         ;
;             |alt_dspbuilder_counter_GNIBE3FG2X:counter|           ; 20 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter                                                             ; alt_dspbuilder_counter_GNIBE3FG2X     ; work         ;
;                |lpm_counter:Counteri|                             ; 20 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri                                        ; lpm_counter                           ; work         ;
;                   |cntr_50o:auto_generated|                       ; 20 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 14 (14)          ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated                ; cntr_50o                              ; work         ;
;                      |cmpr_5mc:cmpr1|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1 ; cmpr_5mc                              ; work         ;
;          |testRam_GN_testRam_ram_counter:testram_ram_counter_0|   ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0                                                                                                         ; testRam_GN_testRam_ram_counter        ; work         ;
;             |alt_dspbuilder_counter_GNIBE3FG2X:counter|           ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter                                                               ; alt_dspbuilder_counter_GNIBE3FG2X     ; work         ;
;                |lpm_counter:Counteri|                             ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri                                          ; lpm_counter                           ; work         ;
;                   |cntr_50o:auto_generated|                       ; 21 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 14 (14)          ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated                  ; cntr_50o                              ; work         ;
;                      |cmpr_5mc:cmpr1|                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1   ; cmpr_5mc                              ; work         ;
+-------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                            ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Avalon_ST_Sink_ready           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_data[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_endofpacket   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_startofpacket ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_valid         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Input[2]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[3]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[4]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[5]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[6]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[7]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[8]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[9]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[10]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[11]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[12]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[13]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[14]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[15]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[16]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Input[17]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Source_ready         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Input[1]                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Input[0]                       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_valid           ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Clock                          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; aclr                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[0]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[2]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[3]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[4]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[5]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[6]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[7]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[8]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[9]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[10]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[11]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[12]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[13]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[14]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[15]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[16]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[17]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[18]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[19]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[20]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[21]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[22]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_data[23]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; Avalon_ST_Sink_endofpacket     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Avalon_ST_Sink_startofpacket   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Input[2]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[3]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[4]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[5]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[6]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[7]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[8]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[9]                                                                                                                                                                                                                                                   ;                   ;         ;
; Input[10]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[11]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[12]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[13]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[14]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[15]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[16]                                                                                                                                                                                                                                                  ;                   ;         ;
; Input[17]                                                                                                                                                                                                                                                  ;                   ;         ;
; Avalon_ST_Source_ready                                                                                                                                                                                                                                     ;                   ;         ;
;      - Avalon_ST_Sink_ready~output                                                                                                                                                                                                                         ; 0                 ; 6       ;
; Input[1]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[0]~0                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[0]~1                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[1]~2                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[2]~4                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[2]~5                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[3]~6                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[4]~8                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[4]~9                  ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[5]~10                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[6]~12                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[6]~13                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[7]~14                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[8]~16                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[8]~17                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[9]~18                 ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[10]~20                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[10]~21                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[11]~22                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[12]~24                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[12]~25                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[13]~26                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[14]~28                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[14]~29                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[15]~30                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[16]~32                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[16]~33                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[17]~34                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[18]~36                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[18]~37                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[19]~38                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[20]~40                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[20]~41                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[21]~42                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[22]~44                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[22]~45                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[23]~46                ; 0                 ; 6       ;
; Input[0]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated|result_node[0]~0                   ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated|result_node[0]~0                  ; 1                 ; 6       ;
; Avalon_ST_Sink_valid                                                                                                                                                                                                                                       ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                      ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                      ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2|eq_node[0]                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2|eq_node[1]                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                                                                               ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|_~0                     ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                                ; 0                 ; 6       ;
;      - Avalon_ST_Source_valid~output                                                                                                                                                                                                                       ; 0                 ; 6       ;
; Clock                                                                                                                                                                                                                                                      ;                   ;         ;
; aclr                                                                                                                                                                                                                                                       ;                   ;         ;
; Avalon_ST_Sink_data[0]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a0                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a24                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a0                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a24                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[1]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a1                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a1                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a24                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a24                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[2]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a2                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a2                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a24                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a24                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[3]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a3                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a3                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a24                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a24                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[4]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a4                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a28                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a4                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a28                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[5]                                                                                                                                                                                                                                     ;                   ;         ;
; Avalon_ST_Sink_data[6]                                                                                                                                                                                                                                     ;                   ;         ;
; Avalon_ST_Sink_data[7]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a7                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a7                                                           ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a28                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a28                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[8]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a8                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a32                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a8                                                           ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a32                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[9]                                                                                                                                                                                                                                     ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a9                                                           ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a32                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a32                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[10]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a10                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a10                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a32                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a32                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[11]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a11                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a11                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a32                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a32                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[12]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a12                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a12                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[13]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a13                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[14]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a14                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[15]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a15                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[16]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a40                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a40                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[17]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a17                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a40                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a40                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[18]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a18                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a18                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a40                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a40                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[19]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a19                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a19                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a40                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a40                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[20]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a20                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44                                                         ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a20                                                          ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44                                                          ; 0                 ; 6       ;
; Avalon_ST_Sink_data[21]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[22]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a22                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a22                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_data[23]                                                                                                                                                                                                                                    ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a23                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23                                                          ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44                                                         ; 1                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44                                                          ; 1                 ; 6       ;
; Avalon_ST_Sink_endofpacket                                                                                                                                                                                                                                 ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]~3   ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|_~0                     ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                                ; 0                 ; 6       ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]~3 ; 0                 ; 6       ;
; Avalon_ST_Sink_startofpacket                                                                                                                                                                                                                               ;                   ;         ;
;      - testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                                ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Avalon_ST_Sink_valid                                                                                                                                                                                                                                ; PIN_V13            ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Clock                                                                                                                                                                                                                                               ; PIN_M10            ; 128     ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; aclr                                                                                                                                                                                                                                                ; PIN_M9             ; 126     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2|eq_node[0]                                         ; LCCOMB_X37_Y20_N0  ; 48      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2|eq_node[1]                                         ; LCCOMB_X37_Y20_N8  ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]~3 ; LCCOMB_X35_Y20_N0  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|_~0                     ; LCCOMB_X37_Y20_N28 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]     ; FF_X38_Y19_N29     ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]~3   ; LCCOMB_X38_Y19_N0  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clock ; PIN_M10  ; 128     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; aclr  ; PIN_M9   ; 126     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 10000        ; 24           ; 10000        ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 240000 ; 10000                       ; 24                          ; 10000                       ; 24                          ; 240000              ; 30   ; None ; M9K_X40_Y23_N0, M9K_X33_Y30_N0, M9K_X40_Y12_N0, M9K_X40_Y28_N0, M9K_X40_Y29_N0, M9K_X33_Y25_N0, M9K_X40_Y31_N0, M9K_X33_Y22_N0, M9K_X33_Y31_N0, M9K_X33_Y28_N0, M9K_X40_Y17_N0, M9K_X40_Y11_N0, M9K_X40_Y20_N0, M9K_X33_Y15_N0, M9K_X40_Y18_N0, M9K_X33_Y17_N0, M9K_X33_Y13_N0, M9K_X40_Y21_N0, M9K_X9_Y11_N0, M9K_X33_Y19_N0, M9K_X40_Y15_N0, M9K_X9_Y15_N0, M9K_X40_Y19_N0, M9K_X33_Y11_N0, M9K_X33_Y12_N0, M9K_X33_Y24_N0, M9K_X40_Y26_N0, M9K_X33_Y20_N0, M9K_X40_Y27_N0, M9K_X33_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 10000        ; 24           ; 10000        ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 240000 ; 10000                       ; 24                          ; 10000                       ; 24                          ; 240000              ; 30   ; None ; M9K_X33_Y34_N0, M9K_X40_Y24_N0, M9K_X40_Y7_N0, M9K_X40_Y33_N0, M9K_X40_Y25_N0, M9K_X40_Y34_N0, M9K_X33_Y27_N0, M9K_X33_Y32_N0, M9K_X33_Y33_N0, M9K_X33_Y29_N0, M9K_X40_Y9_N0, M9K_X40_Y16_N0, M9K_X40_Y22_N0, M9K_X33_Y10_N0, M9K_X40_Y13_N0, M9K_X33_Y9_N0, M9K_X33_Y18_N0, M9K_X33_Y21_N0, M9K_X33_Y8_N0, M9K_X33_Y16_N0, M9K_X9_Y12_N0, M9K_X40_Y14_N0, M9K_X40_Y8_N0, M9K_X33_Y7_N0, M9K_X40_Y10_N0, M9K_X33_Y26_N0, M9K_X33_Y23_N0, M9K_X9_Y19_N0, M9K_X40_Y30_N0, M9K_X9_Y17_N0        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 1,898 / 88,936 ( 2 % ) ;
; C16 interconnects                 ; 58 / 2,912 ( 2 % )     ;
; C4 interconnects                  ; 961 / 54,912 ( 2 % )   ;
; Direct links                      ; 19 / 88,936 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 82 / 29,440 ( < 1 % )  ;
; R24 interconnects                 ; 65 / 3,040 ( 2 % )     ;
; R4 interconnects                  ; 1,038 / 76,160 ( 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.92) ; Number of LABs  (Total = 12) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 2                            ;
; 16                                          ; 3                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.33) ; Number of LABs  (Total = 12) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 6                            ;
; 1 Clock enable                     ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.50) ; Number of LABs  (Total = 12) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.58) ; Number of LABs  (Total = 12) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 0                            ;
; 6                                               ; 1                            ;
; 7                                               ; 6                            ;
; 8                                               ; 0                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.92) ; Number of LABs  (Total = 12) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                      ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 76        ; 0            ; 0            ; 76        ; 76        ; 0            ; 28           ; 0            ; 0            ; 48           ; 0            ; 28           ; 48           ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 76        ; 0            ; 0            ;
; Total Unchecked                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable             ; 76           ; 76           ; 76           ; 76           ; 76           ; 0         ; 76           ; 76           ; 0         ; 0         ; 76           ; 48           ; 76           ; 76           ; 28           ; 76           ; 48           ; 28           ; 76           ; 76           ; 76           ; 48           ; 76           ; 76           ; 76           ; 76           ; 76           ; 0         ; 76           ; 76           ;
; Total Fail                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Avalon_ST_Sink_ready           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_endofpacket   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_startofpacket ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_valid         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[14]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[15]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[16]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[17]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_ready         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_valid           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clock                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aclr                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_endofpacket     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_startofpacket   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                       ; Destination Register                                                                                                                                                                                           ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0 ; 0.177             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0 ; 0.177             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0 ; 0.177             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 3 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CGX22CF19C6 for design testRam
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'testRam.sdc'
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    6.666        Clock
Info (176353): Automatically promoted node Clock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node aclr~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 74 (unused VREF, 2.5V VCCIO, 46 input, 28 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin Clock uses I/O standard 2.5 V at M10 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 23
    Info (169178): Pin aclr uses I/O standard 2.5 V at M9 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 25
Info (144001): Generated suppressed messages file C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/testRam.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5914 megabytes
    Info: Processing ended: Tue Dec 01 15:58:18 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/testRam.fit.smsg.


