{
  "module_name": "smu_v13_0_6_pmfw.h",
  "hash_id": "6dabf3abe4b7689a19b59ab0f26994f82fe767f6ebbe3d8ec5c376d55684c7ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu_v13_0_6_pmfw.h",
  "human_readable_source": " \n#ifndef SMU_13_0_6_PMFW_H\n#define SMU_13_0_6_PMFW_H\n\n#define NUM_VCLK_DPM_LEVELS   4\n#define NUM_DCLK_DPM_LEVELS   4\n#define NUM_SOCCLK_DPM_LEVELS 4\n#define NUM_LCLK_DPM_LEVELS   4\n#define NUM_UCLK_DPM_LEVELS   4\n#define NUM_FCLK_DPM_LEVELS   4\n#define NUM_XGMI_DPM_LEVELS   2\n#define NUM_CXL_BITRATES      4\n#define NUM_PCIE_BITRATES     4\n#define NUM_XGMI_BITRATES     4\n#define NUM_XGMI_WIDTHS       3\n\ntypedef enum {\n    FEATURE_DATA_CALCULATION            = 0,\n    FEATURE_DPM_CCLK                    = 1,\n    FEATURE_DPM_FCLK                    = 2,\n    FEATURE_DPM_GFXCLK                  = 3,\n    FEATURE_DPM_LCLK                    = 4,\n    FEATURE_DPM_SOCCLK                  = 5,\n    FEATURE_DPM_UCLK                    = 6,\n    FEATURE_DPM_VCN                     = 7,\n    FEATURE_DPM_XGMI                    = 8,\n    FEATURE_DS_FCLK                     = 9,\n   FEATURE_DS_GFXCLK                   = 10,\n   FEATURE_DS_LCLK                     = 11,\n   FEATURE_DS_MP0CLK                   = 12,\n   FEATURE_DS_MP1CLK                   = 13,\n   FEATURE_DS_MPIOCLK                  = 14,\n   FEATURE_DS_SOCCLK                   = 15,\n   FEATURE_DS_VCN                      = 16,\n   FEATURE_APCC_DFLL                   = 17,\n   FEATURE_APCC_PLUS                   = 18,\n   FEATURE_DF_CSTATE                   = 19,\n   FEATURE_CC6                         = 20,\n   FEATURE_PC6                         = 21,\n   FEATURE_CPPC                        = 22,\n   FEATURE_PPT                         = 23,\n   FEATURE_TDC                         = 24,\n   FEATURE_THERMAL                     = 25,\n   FEATURE_SOC_PCC                     = 26,\n   FEATURE_CCD_PCC                     = 27,\n   FEATURE_CCD_EDC                     = 28,\n   FEATURE_PROCHOT                     = 29,\n   FEATURE_DVO_CCLK                    = 30,\n   FEATURE_FDD_AID_HBM                 = 31,\n   FEATURE_FDD_AID_SOC                 = 32,\n   FEATURE_FDD_XCD_EDC                 = 33,\n   FEATURE_FDD_XCD_XVMIN               = 34,\n   FEATURE_FW_CTF                      = 35,\n   FEATURE_GFXOFF                      = 36,\n   FEATURE_SMU_CG                      = 37,\n   FEATURE_PSI7                        = 38,\n   FEATURE_CSTATE_BOOST                = 39,\n   FEATURE_XGMI_PER_LINK_PWR_DOWN      = 40,\n   FEATURE_CXL_QOS                     = 41,\n   FEATURE_SOC_DC_RTC                  = 42,\n   FEATURE_GFX_DC_RTC                  = 43,\n\n   NUM_FEATURES                        = 44\n} FEATURE_LIST_e;\n\n\ntypedef enum {\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN1,\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN2,\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN3,\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN4,\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN4_ESM,\n  PCIE_LINK_SPEED_INDEX_TABLE_GEN5,\n  PCIE_LINK_SPEED_INDEX_TABLE_COUNT\n} PCIE_LINK_SPEED_INDEX_TABLE_e;\n\ntypedef enum {\n  VOLTAGE_COLD_0,\n  VOLTAGE_COLD_1,\n  VOLTAGE_COLD_2,\n  VOLTAGE_COLD_3,\n  VOLTAGE_COLD_4,\n  VOLTAGE_COLD_5,\n  VOLTAGE_COLD_6,\n  VOLTAGE_COLD_7,\n  VOLTAGE_MID_0,\n  VOLTAGE_MID_1,\n  VOLTAGE_MID_2,\n  VOLTAGE_MID_3,\n  VOLTAGE_MID_4,\n  VOLTAGE_MID_5,\n  VOLTAGE_MID_6,\n  VOLTAGE_MID_7,\n  VOLTAGE_HOT_0,\n  VOLTAGE_HOT_1,\n  VOLTAGE_HOT_2,\n  VOLTAGE_HOT_3,\n  VOLTAGE_HOT_4,\n  VOLTAGE_HOT_5,\n  VOLTAGE_HOT_6,\n  VOLTAGE_HOT_7,\n  VOLTAGE_GUARDBAND_COUNT\n} GFX_GUARDBAND_e;\n\n#define SMU_METRICS_TABLE_VERSION 0x7\n\ntypedef struct __attribute__((packed, aligned(4))) {\n  uint32_t AccumulationCounter;\n\n  \n  uint32_t MaxSocketTemperature;\n  uint32_t MaxVrTemperature;\n  uint32_t MaxHbmTemperature;\n  uint64_t MaxSocketTemperatureAcc;\n  uint64_t MaxVrTemperatureAcc;\n  uint64_t MaxHbmTemperatureAcc;\n\n  \n  uint32_t SocketPowerLimit;\n  uint32_t MaxSocketPowerLimit;\n  uint32_t SocketPower;\n\n  \n  uint64_t Timestamp;\n  uint64_t SocketEnergyAcc;\n  uint64_t CcdEnergyAcc;\n  uint64_t XcdEnergyAcc;\n  uint64_t AidEnergyAcc;\n  uint64_t HbmEnergyAcc;\n\n  \n  uint32_t CclkFrequencyLimit;\n  uint32_t GfxclkFrequencyLimit;\n  uint32_t FclkFrequency;\n  uint32_t UclkFrequency;\n  uint32_t SocclkFrequency[4];\n  uint32_t VclkFrequency[4];\n  uint32_t DclkFrequency[4];\n  uint32_t LclkFrequency[4];\n  uint64_t GfxclkFrequencyAcc[8];\n  uint64_t CclkFrequencyAcc[96];\n\n  \n  uint32_t MaxCclkFrequency;\n  uint32_t MinCclkFrequency;\n  uint32_t MaxGfxclkFrequency;\n  uint32_t MinGfxclkFrequency;\n  uint32_t FclkFrequencyTable[4];\n  uint32_t UclkFrequencyTable[4];\n  uint32_t SocclkFrequencyTable[4];\n  uint32_t VclkFrequencyTable[4];\n  uint32_t DclkFrequencyTable[4];\n  uint32_t LclkFrequencyTable[4];\n  uint32_t MaxLclkDpmRange;\n  uint32_t MinLclkDpmRange;\n\n  \n  uint32_t XgmiWidth;\n  uint32_t XgmiBitrate;\n  uint64_t XgmiReadBandwidthAcc[8];\n  uint64_t XgmiWriteBandwidthAcc[8];\n\n  \n  uint32_t SocketC0Residency;\n  uint32_t SocketGfxBusy;\n  uint32_t DramBandwidthUtilization;\n  uint64_t SocketC0ResidencyAcc;\n  uint64_t SocketGfxBusyAcc;\n  uint64_t DramBandwidthAcc;\n  uint32_t MaxDramBandwidth;\n  uint64_t DramBandwidthUtilizationAcc;\n  uint64_t PcieBandwidthAcc[4];\n\n  \n  uint32_t ProchotResidencyAcc;\n  uint32_t PptResidencyAcc;\n  uint32_t SocketThmResidencyAcc;\n  uint32_t VrThmResidencyAcc;\n  uint32_t HbmThmResidencyAcc;\n  uint32_t GfxLockXCDMak;\n\n  \n  uint32_t GfxclkFrequency[8];\n\n  \n  uint64_t PublicSerialNumber_AID[4];\n  uint64_t PublicSerialNumber_XCD[8];\n  uint64_t PublicSerialNumber_CCD[12];\n} MetricsTable_t;\n\n#define SMU_VF_METRICS_TABLE_VERSION 0x3\n\ntypedef struct __attribute__((packed, aligned(4))) {\n  uint32_t AccumulationCounter;\n  uint32_t InstGfxclk_TargFreq;\n  uint64_t AccGfxclk_TargFreq;\n  uint64_t AccGfxRsmuDpm_Busy;\n} VfMetricsTable_t;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}