

================================================================
== Vitis HLS Report for 'FFT'
================================================================
* Date:           Sat Apr 27 16:46:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        32pt_fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  1.440 us|  1.440 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT_stage_fu_138    |FFT_stage    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_FFT_stage_1_fu_146  |FFT_stage_1  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_FFT_stage_2_fu_154  |FFT_stage_2  |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_FFT_stage_3_fu_162  |FFT_stage_3  |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_FFT_stage_4_fu_174  |FFT_stage_4  |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label_bit_reversal  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   12|     891|   1558|    -|
|Memory           |        0|    -|     261|     67|    0|
|Multiplexer      |        -|    -|       -|    735|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1190|   2392|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+-----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |grp_FFT_stage_fu_138    |FFT_stage    |        0|   0|   16|  162|    0|
    |grp_FFT_stage_1_fu_146  |FFT_stage_1  |        0|   0|   69|  466|    0|
    |grp_FFT_stage_2_fu_154  |FFT_stage_2  |        0|   4|  261|  357|    0|
    |grp_FFT_stage_3_fu_162  |FFT_stage_3  |        0|   4|  278|  328|    0|
    |grp_FFT_stage_4_fu_174  |FFT_stage_4  |        0|   4|  267|  245|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |Total                   |             |        0|  12|  891| 1558|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |rev_32_U     |rev_32_ROM_AUTO_1R       |        0|   5|   3|    0|    32|    5|     1|          160|
    |s1_M_real_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s1_M_imag_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s2_M_real_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s2_M_imag_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s3_M_real_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s3_M_imag_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s4_M_real_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |s4_M_imag_U  |s1_M_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0| 261|  67|    0|   288|  133|     9|         4256|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_200_p2       |         +|   0|  0|  14|           6|           1|
    |icmp_ln38_fu_194_p2      |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  32|          15|          11|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         13|    1|         13|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_OUT_address0        |  17|          4|    5|         20|
    |data_OUT_address1        |  13|          3|    5|         15|
    |data_OUT_ce0             |  17|          4|    1|          4|
    |data_OUT_ce1             |  13|          3|    1|          3|
    |data_OUT_d0              |  13|          3|   32|         96|
    |data_OUT_we0             |  13|          3|    1|          3|
    |data_OUT_we1             |   9|          2|    1|          2|
    |n_fu_62                  |   9|          2|    6|         12|
    |s1_M_imag_address0       |  13|          3|    5|         15|
    |s1_M_imag_address1       |  13|          3|    5|         15|
    |s1_M_imag_ce0            |  13|          3|    1|          3|
    |s1_M_imag_ce1            |  13|          3|    1|          3|
    |s1_M_imag_we0            |   9|          2|    1|          2|
    |s1_M_imag_we1            |   9|          2|    1|          2|
    |s1_M_real_address0       |  13|          3|    5|         15|
    |s1_M_real_address1       |  13|          3|    5|         15|
    |s1_M_real_ce0            |  13|          3|    1|          3|
    |s1_M_real_ce1            |  13|          3|    1|          3|
    |s1_M_real_we0            |   9|          2|    1|          2|
    |s1_M_real_we1            |   9|          2|    1|          2|
    |s2_M_imag_address0       |  13|          3|    5|         15|
    |s2_M_imag_address1       |  13|          3|    5|         15|
    |s2_M_imag_ce0            |  13|          3|    1|          3|
    |s2_M_imag_ce1            |  13|          3|    1|          3|
    |s2_M_imag_we0            |   9|          2|    1|          2|
    |s2_M_imag_we1            |   9|          2|    1|          2|
    |s2_M_real_address0       |  13|          3|    5|         15|
    |s2_M_real_address1       |  13|          3|    5|         15|
    |s2_M_real_ce0            |  13|          3|    1|          3|
    |s2_M_real_ce1            |  13|          3|    1|          3|
    |s2_M_real_we0            |   9|          2|    1|          2|
    |s2_M_real_we1            |   9|          2|    1|          2|
    |s3_M_imag_address0       |  13|          3|    5|         15|
    |s3_M_imag_address1       |  13|          3|    5|         15|
    |s3_M_imag_ce0            |  13|          3|    1|          3|
    |s3_M_imag_ce1            |  13|          3|    1|          3|
    |s3_M_imag_we0            |   9|          2|    1|          2|
    |s3_M_imag_we1            |   9|          2|    1|          2|
    |s3_M_real_address0       |  13|          3|    5|         15|
    |s3_M_real_address1       |  13|          3|    5|         15|
    |s3_M_real_ce0            |  13|          3|    1|          3|
    |s3_M_real_ce1            |  13|          3|    1|          3|
    |s3_M_real_we0            |   9|          2|    1|          2|
    |s3_M_real_we1            |   9|          2|    1|          2|
    |s4_M_imag_address0       |  13|          3|    5|         15|
    |s4_M_imag_address1       |  13|          3|    5|         15|
    |s4_M_imag_ce0            |  13|          3|    1|          3|
    |s4_M_imag_ce1            |  13|          3|    1|          3|
    |s4_M_imag_we0            |   9|          2|    1|          2|
    |s4_M_imag_we1            |   9|          2|    1|          2|
    |s4_M_real_address0       |  13|          3|    5|         15|
    |s4_M_real_address1       |  13|          3|    5|         15|
    |s4_M_real_ce0            |  13|          3|    1|          3|
    |s4_M_real_ce1            |  13|          3|    1|          3|
    |s4_M_real_we0            |   9|          2|    1|          2|
    |s4_M_real_we1            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 735|        169|  167|        492|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |grp_FFT_stage_1_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |grp_FFT_stage_2_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |grp_FFT_stage_3_fu_162_ap_start_reg  |   1|   0|    1|          0|
    |grp_FFT_stage_4_fu_174_ap_start_reg  |   1|   0|    1|          0|
    |grp_FFT_stage_fu_138_ap_start_reg    |   1|   0|    1|          0|
    |n_fu_62                              |   6|   0|    6|          0|
    |zext_ln38_reg_231                    |   6|   0|   64|         58|
    |zext_ln38_reg_231_pp0_iter1_reg      |   6|   0|   64|         58|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  38|   0|  154|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|data_IN_address0   |  out|    5|   ap_memory|       data_IN|         array|
|data_IN_ce0        |  out|    1|   ap_memory|       data_IN|         array|
|data_IN_q0         |   in|   32|   ap_memory|       data_IN|         array|
|data_OUT_address0  |  out|    5|   ap_memory|      data_OUT|         array|
|data_OUT_ce0       |  out|    1|   ap_memory|      data_OUT|         array|
|data_OUT_we0       |  out|    1|   ap_memory|      data_OUT|         array|
|data_OUT_d0        |  out|   32|   ap_memory|      data_OUT|         array|
|data_OUT_q0        |   in|   32|   ap_memory|      data_OUT|         array|
|data_OUT_address1  |  out|    5|   ap_memory|      data_OUT|         array|
|data_OUT_ce1       |  out|    1|   ap_memory|      data_OUT|         array|
|data_OUT_we1       |  out|    1|   ap_memory|      data_OUT|         array|
|data_OUT_d1        |  out|   32|   ap_memory|      data_OUT|         array|
|data_OUT_q1        |   in|   32|   ap_memory|      data_OUT|         array|
+-------------------+-----+-----+------------+--------------+--------------+

