Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 14:20:16 2025
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              64 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u4/enable_bcd    | BTNC_IBUF        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u9/u0/E[0]                      | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u9/u2/tc_2                      | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u9/u1/E[0]                      | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uu0/E[0]                        | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uu1/E[0]                        | BTNC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uu6/E[0]                        | BTNC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uu7/E[0]                        | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uu8/E[0]                        | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uu3/tc_3                        | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uu5/E[0]                        | BTNC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u0/E[0]          | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u1/E[0]          | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u1/Q_reg[1]_0[0] | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u3/E[0]          | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u4/state_reg[0]  | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line52/u4/E[0]          | BTNC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                 | BTNC_IBUF        |                6 |             20 |         3.33 |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+


