<stg><name>imNegation</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="27">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imINPUT) nounwind, !map !384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imOUTPUT) nounwind, !map !390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imHeight) nounwind, !map !394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imWidth) nounwind, !map !400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @imNegation_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth) nounwind

]]></Node>
<StgValue><ssdm name="imWidth_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight) nounwind

]]></Node>
<StgValue><ssdm name="imHeight_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %row = phi i31 [ 0, %0 ], [ %row_1, %5 ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i42 [ 0, %0 ], [ %next_mul, %5 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="42">
<![CDATA[
:2  %tmp_1 = trunc i42 %phi_mul to i22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:3  %next_mul = add i42 1200, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
:4  %row_cast = zext i31 %row to i32

]]></Node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp = icmp slt i32 %row_cast, %imHeight_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %row_1 = add i31 1, %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %2, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %col = phi i31 [ 0, %2 ], [ %col_1, %4 ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="31">
<![CDATA[
:1  %col_cast = zext i31 %col to i32

]]></Node>
<StgValue><ssdm name="col_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_2 = icmp slt i32 %col_cast, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %col_1 = add i31 %col, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_2, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="31">
<![CDATA[
:1  %tmp_3 = trunc i31 %col to i22

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %tmp_4 = add i22 %tmp_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="22">
<![CDATA[
:3  %tmp_11_cast = zext i22 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imOUTPUT, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
:7  %tmp_9 = trunc i32 %imINPUT_load to i8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_5 = xor i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp_8 = xor i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_10 = xor i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_12 = xor i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:15  %tmp_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_12, i8 %tmp_10, i8 %tmp_8, i8 %tmp_5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:16  store i32 %tmp_13, i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:16  store i32 %tmp_13, i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="imINPUT" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="imOUTPUT" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="imOUTPUT"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="imHeight" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="imHeight"/></StgValue>
</port>
<port id="69" name="imWidth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="imWidth"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="imINPUT" to="StgValue_8" fromId="66" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="70" toId="9">
</dataflow>
<dataflow id="74" from="imOUTPUT" to="StgValue_9" fromId="67" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="70" toId="10">
</dataflow>
<dataflow id="76" from="imHeight" to="StgValue_10" fromId="68" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="70" toId="11">
</dataflow>
<dataflow id="78" from="imWidth" to="StgValue_11" fromId="69" toId="11">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecTopModule" to="StgValue_12" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="imNegation_str" to="StgValue_12" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i32" to="imWidth_read" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="imWidth" to="imWidth_read" fromId="69" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i32" to="imHeight_read" fromId="83" toId="14">
</dataflow>
<dataflow id="87" from="imHeight" to="imHeight_read" fromId="68" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="row" fromId="88" toId="16">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="StgValue_15" to="row" fromId="15" toId="16">
</dataflow>
<dataflow id="91" from="row_1" to="row" fromId="22" toId="16">
<BackEdge/>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="StgValue_39" to="row" fromId="39" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="94" from="StgValue_93" to="phi_mul" fromId="93" toId="17">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="StgValue_15" to="phi_mul" fromId="15" toId="17">
</dataflow>
<dataflow id="96" from="next_mul" to="phi_mul" fromId="19" toId="17">
<BackEdge/>
<condition id="38">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_39" to="phi_mul" fromId="39" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="98" from="phi_mul" to="tmp_1" fromId="17" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_99" to="next_mul" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="phi_mul" to="next_mul" fromId="17" toId="19">
</dataflow>
<dataflow id="102" from="row" to="row_cast" fromId="16" toId="20">
</dataflow>
<dataflow id="103" from="row_cast" to="tmp" fromId="20" toId="21">
</dataflow>
<dataflow id="104" from="imHeight_read" to="tmp" fromId="14" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="row_1" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="row" to="row_1" fromId="16" toId="22">
</dataflow>
<dataflow id="108" from="tmp" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopName" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="112" from="p_str" to="StgValue_24" fromId="111" toId="24">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="113" toId="25">
</dataflow>
<dataflow id="115" from="p_str" to="tmp_6" fromId="111" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_88" to="col" fromId="88" toId="28">
<condition id="39">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_26" to="col" fromId="26" toId="28">
</dataflow>
<dataflow id="118" from="col_1" to="col" fromId="31" toId="28">
<BackEdge/>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_56" to="col" fromId="56" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="120" from="col" to="col_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="col_cast" to="tmp_2" fromId="29" toId="30">
</dataflow>
<dataflow id="122" from="imWidth_read" to="tmp_2" fromId="13" toId="30">
</dataflow>
<dataflow id="123" from="col" to="col_1" fromId="28" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_105" to="col_1" fromId="105" toId="31">
</dataflow>
<dataflow id="125" from="tmp_2" to="StgValue_32" fromId="30" toId="32">
</dataflow>
<dataflow id="126" from="col" to="tmp_3" fromId="28" toId="33">
</dataflow>
<dataflow id="127" from="tmp_3" to="tmp_4" fromId="33" toId="34">
</dataflow>
<dataflow id="128" from="tmp_1" to="tmp_4" fromId="18" toId="34">
</dataflow>
<dataflow id="129" from="tmp_4" to="tmp_11_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="130" from="imINPUT" to="imINPUT_addr" fromId="66" toId="36">
</dataflow>
<dataflow id="132" from="StgValue_131" to="imINPUT_addr" fromId="131" toId="36">
</dataflow>
<dataflow id="133" from="tmp_11_cast" to="imINPUT_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="134" from="imINPUT_addr" to="imINPUT_load" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="135" toId="38">
</dataflow>
<dataflow id="137" from="p_str" to="empty" fromId="111" toId="38">
</dataflow>
<dataflow id="138" from="tmp_6" to="empty" fromId="25" toId="38">
</dataflow>
<dataflow id="139" from="imINPUT_addr" to="imINPUT_load" fromId="36" toId="40">
</dataflow>
<dataflow id="140" from="imINPUT_addr" to="imINPUT_load" fromId="36" toId="41">
</dataflow>
<dataflow id="141" from="imOUTPUT" to="imOUTPUT_addr" fromId="67" toId="42">
</dataflow>
<dataflow id="142" from="StgValue_131" to="imOUTPUT_addr" fromId="131" toId="42">
</dataflow>
<dataflow id="143" from="tmp_11_cast" to="imOUTPUT_addr" fromId="35" toId="42">
</dataflow>
<dataflow id="144" from="imINPUT_addr" to="imINPUT_load" fromId="36" toId="43">
</dataflow>
<dataflow id="145" from="imINPUT_load" to="tmp_9" fromId="43" toId="44">
</dataflow>
<dataflow id="146" from="tmp_9" to="tmp_5" fromId="44" toId="45">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_5" fromId="147" toId="45">
</dataflow>
<dataflow id="150" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_7" fromId="149" toId="46">
</dataflow>
<dataflow id="151" from="imINPUT_load" to="tmp_7" fromId="43" toId="46">
</dataflow>
<dataflow id="153" from="StgValue_152" to="tmp_7" fromId="152" toId="46">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp_7" fromId="154" toId="46">
</dataflow>
<dataflow id="156" from="tmp_7" to="tmp_8" fromId="46" toId="47">
</dataflow>
<dataflow id="157" from="StgValue_147" to="tmp_8" fromId="147" toId="47">
</dataflow>
<dataflow id="158" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_s" fromId="149" toId="48">
</dataflow>
<dataflow id="159" from="imINPUT_load" to="tmp_s" fromId="43" toId="48">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_s" fromId="160" toId="48">
</dataflow>
<dataflow id="163" from="StgValue_162" to="tmp_s" fromId="162" toId="48">
</dataflow>
<dataflow id="164" from="tmp_s" to="tmp_10" fromId="48" toId="49">
</dataflow>
<dataflow id="165" from="StgValue_147" to="tmp_10" fromId="147" toId="49">
</dataflow>
<dataflow id="166" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_11" fromId="149" toId="50">
</dataflow>
<dataflow id="167" from="imINPUT_load" to="tmp_11" fromId="43" toId="50">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp_11" fromId="168" toId="50">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp_11" fromId="170" toId="50">
</dataflow>
<dataflow id="172" from="tmp_11" to="tmp_12" fromId="50" toId="51">
</dataflow>
<dataflow id="173" from="StgValue_147" to="tmp_12" fromId="147" toId="51">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="tmp_13" fromId="174" toId="52">
</dataflow>
<dataflow id="176" from="tmp_12" to="tmp_13" fromId="51" toId="52">
</dataflow>
<dataflow id="177" from="tmp_10" to="tmp_13" fromId="49" toId="52">
</dataflow>
<dataflow id="178" from="tmp_8" to="tmp_13" fromId="47" toId="52">
</dataflow>
<dataflow id="179" from="tmp_5" to="tmp_13" fromId="45" toId="52">
</dataflow>
<dataflow id="180" from="tmp_13" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="181" from="imOUTPUT_addr" to="StgValue_53" fromId="42" toId="53">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="StgValue_54" fromId="109" toId="54">
</dataflow>
<dataflow id="184" from="p_str1" to="StgValue_54" fromId="183" toId="54">
</dataflow>
<dataflow id="185" from="tmp_13" to="StgValue_55" fromId="52" toId="55">
</dataflow>
<dataflow id="186" from="imOUTPUT_addr" to="StgValue_55" fromId="42" toId="55">
</dataflow>
<dataflow id="187" from="tmp" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="188" from="tmp_2" to="StgValue_3" fromId="30" toId="3">
</dataflow>
</dataflows>


</stg>
