// Seed: 2202966277
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    input id_7
);
  always @(1) id_5 = 1;
endmodule
