;redcode
;assert 1
	SPL -9, @12
	MOV 100, @802
	SPL 0, <-54
	MOV -1, <-26
	MOV 117, <-20
	SLT @20, @2
	ADD 270, 60
	MOV -9, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB @129, 106
	SPL 30, 197
	SPL 30, 197
	SLT 121, 20
	SUB 10, 1
	SUB 10, 1
	ADD 12, <10
	ADD 1, 0
	DJN 0, 900
	DJN 0, 900
	ADD 10, 20
	SUB <0, -4
	SUB @1, 2
	ADD 10, 20
	SUB #22, @2
	JMP 121, 20
	SUB @1, <-495
	SUB <0, -4
	SUB 10, 1
	SUB 10, 1
	SUB 10, 1
	SUB 10, 1
	SUB 10, 1
	SUB 10, 1
	MOV 100, @802
	SUB 10, 1
	SUB #12, @0
	SUB #12, @0
	JMP 121, 20
	JMP 121, 20
	JMP 121, 20
	SUB <0, -4
	SUB 100, 10
	MOV -1, <-26
	JMP 121, 20
	ADD 271, @60
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, <-54
