

================================================================
== Vivado HLS Report for 'Block_preheader117_s'
================================================================
* Date:           Sun Feb  7 17:35:31 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|   74|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         8|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     17|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     885|   1498|
|Memory           |        0|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    273|
|Register         |        -|      -|     126|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    1043|   1792|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |wrapped_mmult_hw_cud_U8   |wrapped_mmult_hw_cud  |        0|      2|  205|  390|
    |wrapped_mmult_hw_dEe_U9   |wrapped_mmult_hw_dEe  |        0|      0|  340|  554|
    |wrapped_mmult_hw_dEe_U10  |wrapped_mmult_hw_dEe  |        0|      0|  340|  554|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      2|  885| 1498|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |vectorMedia1_U  |Block_preheader11bkb  |        0|  32|   4|     8|   32|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        0|  32|   4|     8|   32|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_278_p2        |     +    |      0|  0|  13|           4|           1|
    |exitcond2_fu_272_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  17|           9|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |X_MAT_0_address0  |  33|          6|    3|         18|
    |X_MAT_0_address1  |  33|          6|    3|         18|
    |X_MAT_0_d1        |  15|          3|   32|         96|
    |ap_NS_fsm         |  93|         19|    1|         19|
    |ap_done           |   9|          2|    1|          2|
    |dato_V_address0   |  27|          5|    2|         10|
    |grp_fu_192_p0     |  27|          5|   32|        160|
    |grp_fu_196_p0     |  27|          5|   32|        160|
    |i_reg_177         |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             | 273|         53|  110|        491|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |X_MAT_0_addr_8_reg_357     |   3|   0|    3|          0|
    |X_MAT_0_load_reg_363       |  32|   0|   32|          0|
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |i_1_reg_347                |   4|   0|    4|          0|
    |i_reg_177                  |   4|   0|    4|          0|
    |tmp_reg_373                |  32|   0|   32|          0|
    |vectorMedia1_load_reg_368  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 126|   0|  126|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_done           | out |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Block_.preheader117. | return value |
|dato_V_address0   | out |    2|  ap_memory |        dato_V        |     array    |
|dato_V_ce0        | out |    1|  ap_memory |        dato_V        |     array    |
|dato_V_q0         |  in |   32|  ap_memory |        dato_V        |     array    |
|X_MAT_0_address0  | out |    3|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_ce0       | out |    1|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_we0       | out |    1|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_d0        | out |   32|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_q0        |  in |   32|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_address1  | out |    3|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_ce1       | out |    1|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_we1       | out |    1|  ap_memory |        X_MAT_0       |     array    |
|X_MAT_0_d1        | out |   32|  ap_memory |        X_MAT_0       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

