<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,minimum-scale=1,user-scalable=no"><title>MPI vs. OpenMP in 2025: Where Each Wins · Leonardo Benicio</title><meta name=description content="A practical guide to choosing between message passing and shared-memory parallelism for modern HPC and hybrid nodes."><link rel=alternate type=application/rss+xml title=RSS href=https://lbenicio.dev/index.xml><link rel=canonical href=https://blog.lbenicio.dev/blog/mpi-vs.-openmp-in-2025-where-each-wins/><link rel=preload href=/static/fonts/OpenSans-Regular.ttf as=font type=font/ttf crossorigin><link rel="stylesheet" href="/assets/css/fonts.min.40e2054b739ac45a0f9c940f4b44ec00c3b372356ebf61440a413c0337c5512e.css" crossorigin="anonymous" integrity="sha256-QOIFS3OaxFoPnJQPS0TsAMOzcjVuv2FECkE8AzfFUS4="><link rel="shortcut icon" href=/static/assets/favicon/favicon.ico><link rel=icon type=image/x-icon href=/static/assets/favicon/favicon.ico><link rel=icon href=/static/assets/favicon/favicon.svg type=image/svg+xml><link rel=icon href=/static/assets/favicon/favicon-32x32.png sizes=32x32 type=image/png><link rel=icon href=/static/assets/favicon/favicon-16x16.png sizes=16x16 type=image/png><link rel=apple-touch-icon href=/static/assets/favicon/apple-touch-icon.png><link rel=manifest href=/static/assets/favicon/site.webmanifest><link rel=mask-icon href=/static/assets/favicon/safari-pinned-tab.svg color=#209cee><meta name=msapplication-TileColor content="#209cee"><meta name=msapplication-config content="/static/assets/favicon/browserconfig.xml"><meta name=theme-color content="#d2e9f8"><meta property="og:title" content="MPI vs. OpenMP in 2025: Where Each Wins · Leonardo Benicio"><meta property="og:description" content="A practical guide to choosing between message passing and shared-memory parallelism for modern HPC and hybrid nodes."><meta property="og:url" content="https://blog.lbenicio.dev/blog/mpi-vs.-openmp-in-2025-where-each-wins/"><meta property="og:type" content="article"><meta property="og:image" content="https://blog.lbenicio.dev/static/assets/images/blog/mpi-openmp.png"><meta name=twitter:card content="summary_large_image"><meta name=twitter:title content="MPI vs. OpenMP in 2025: Where Each Wins · Leonardo Benicio"><meta name=twitter:description content="A practical guide to choosing between message passing and shared-memory parallelism for modern HPC and hybrid nodes."><meta name=twitter:site content="@lbenicio_"><script type=application/ld+json>{"@context":"https://schema.org","@type":"WebSite","name":"About Leonardo Benicio","url":"https://blog.lbenicio.dev"}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"Person","name":"Leonardo Benicio","sameAs":["https://github.com/lbenicio","https://www.linkedin.com/in/leonardo-benicio","https://twitter.com/lbenicio_"],"url":"https://blog.lbenicio.dev"}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","item":"https://blog.lbenicio.dev/","name":"Home","position":1},{"@type":"ListItem","item":"https://blog.lbenicio.dev/","name":"Blog","position":2},{"@type":"ListItem","item":"https://blog.lbenicio.dev/blog/mpi-vs.-openmp-in-2025-where-each-wins/","name":"Mpi vs. Openmp in 2025 Where Each Wins","position":3}]}</script><link rel="stylesheet" href="/assets/css/main.min.1e8a566ac8bc3f0664d0db4ec8a015b07421c33fa11d336a6b914522a9cabf30.css" crossorigin="anonymous" integrity="sha256-6lhUOpwCHMSMROmggsVSp3AHKud6gBrIFGTzl3GV4BY="></head><body class="c6942b3 c03620d cf3bd2e"><script>(function(){try{document.addEventListener("gesturestart",function(e){e.preventDefault()}),document.addEventListener("touchstart",function(e){e.touches&&e.touches.length>1&&e.preventDefault()},{passive:!1});var e=0;document.addEventListener("touchend",function(t){var n=Date.now();n-e<=300&&t.preventDefault(),e=n},{passive:!1})}catch{}})()</script><a href=#content class="cba5854 c21e770 caffa6e cc5f604 cf2c31d cdd44dd c10dda9 c43876e c787e9b cddc2d2 cf55a7b c6dfb1e c9391e2">Skip to content</a>
<script>(function(){try{const e=localStorage.getItem("theme");e==="dark"&&document.documentElement.classList.add("dark");const t=document.querySelector('button[aria-label="Toggle theme"]');t&&t.setAttribute("aria-pressed",String(e==="dark"))}catch{}})();function toggleTheme(e){const s=document.documentElement,t=s.classList.toggle("dark");try{localStorage.setItem("theme",t?"dark":"light")}catch{}try{var n=e&&e.nodeType===1?e:document.querySelector('button[aria-label="Toggle theme"]');n&&n.setAttribute("aria-pressed",String(!!t))}catch{}}(function(){function e(){try{return document.documentElement.classList.contains("dark")?"dark":"light"}catch{return"light"}}function n(t){const n=document.getElementById("i98aca2"),s=document.getElementById("iad2af0"),o=document.getElementById("i975fb5");if(!n||!s||!o)return;try{n.style.transform="translateX(0)",n.style.transition||(n.style.transition="transform 200ms ease-out")}catch{}try{s.hidden=!1,s.style.display="block"}catch{}o.setAttribute("aria-expanded","true"),n.setAttribute("aria-hidden","false");try{document.body.classList.add("c150bbe")}catch{}const i=document.getElementById("i190984");i&&i.focus();try{window.umami&&typeof window.umami.track=="function"&&window.umami.track("mobile_menu_open",{page:location.pathname,theme:e(),source:t||"programmatic"})}catch{}}function t(t){const n=document.getElementById("i98aca2"),s=document.getElementById("iad2af0"),o=document.getElementById("i975fb5");if(!n||!s||!o)return;try{n.style.transform="translateX(100%)",n.style.transition||(n.style.transition="transform 200ms ease-out")}catch{}try{s.hidden=!0,s.style.display="none"}catch{}o.setAttribute("aria-expanded","false"),n.setAttribute("aria-hidden","true");try{document.body.classList.remove("c150bbe")}catch{}o.focus();try{window.umami&&typeof window.umami.track=="function"&&window.umami.track("mobile_menu_close",{page:location.pathname,theme:e(),source:t||"programmatic"})}catch{}}function s(e){e.key==="Escape"&&t("escape")}window.__openMobileMenu=n,window.__closeMobileMenu=t;try{window.addEventListener("keydown",s,!0)}catch{}})()</script><header class="cd019ba c98dfae cdd44dd cfdda01 c9ee25d ce2dc7a cd72dd7 cc0dc37" role=banner><div class="cfdda01 c6942b3 ccf47f4 c7c11d8"><a href=/ class="c87e2b0 c6942b3 c7c11d8 c1838fa cb594e4" aria-label=Home><img src=/static/assets/favicon/favicon.svg alt=Logo width=32 height=32 class="c3de71a c4d5191">
<span class="cf8f011 c4d1253 cbd72bc cd7e69e">Leonardo Benicio</span></a><div class="c6942b3 c85cbd4 c7c11d8 ca798da c1838fa c7a0580"><nav class="cc1689c cd9b445 c75065d c04bab1" aria-label=Main><a href=/ class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">Home</a>
<a href=https://lbenicio.dev/about target=_blank rel="noopener noreferrer" class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">About</a>
<a href=https://lbenicio.dev/timeline target=_blank rel="noopener noreferrer" class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">Timeline</a>
<a href=https://lbenicio.dev/reading target=_blank rel="noopener noreferrer" class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">Reading</a>
<a href=https://publications.lbenicio.dev target=_blank rel="noopener noreferrer" class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">Publications</a>
<a href=https://lbenicio.dev/contact target=_blank rel="noopener noreferrer" class="c4d1253 c9e4539 cbbda39 c01f421 c19ee42 c3ecea6">Contact</a></nav><button id="i1d73d4" type=button class="c1d6c20 c81ac7c c6a899b c7c11d8 c1d0018 c10dda9 c8e184d c514027 c88daee c7a66a6 c097fa1 cfc01c7 c286dd7 c2bd687 cfdce1d cfef18f" onclick=toggleTheme(this) aria-label="Toggle theme" aria-pressed=false title="Toggle theme">
<svg class="cb26e41 c50ceea cb69a5c c4f45c8 c8c2c40" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" aria-hidden="true"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg class="cb26e41 c8fca2b cb69a5c c4f45c8 cc1689c c9c27ff" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" aria-hidden="true"><circle cx="12" cy="12" r="4"/><path d="M12 2v4"/><path d="M12 18v4"/><path d="M2 12h4"/><path d="M18 12h4"/><path d="M4.93 4.93l2.83 2.83"/><path d="M16.24 16.24l2.83 2.83"/><path d="M6.34 17.66l2.83-2.83"/><path d="M14.83 9.17l2.83-2.83"/></svg>
<span class="cba5854">Toggle theme</span></button><div class="c658bcf c097fa1"><button id="i975fb5" type=button class="c1d6c20 c81ac7c c6a899b c7c11d8 c1d0018 c10dda9 c8e184d c514027 c88daee c7a66a6 cfc01c7 c286dd7 c2bd687 cfdce1d cfef18f" aria-label="Open menu" aria-controls="i98aca2" aria-expanded=false onclick='window.__openMobileMenu("button")' data-d38f920=mobile_menu_open_click>
<svg class="c20e4eb cb58471" fill="none" viewBox="0 0 24 24" stroke="currentColor"><path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M4 6h16M4 12h16M4 18h16"/></svg>
<span class="cba5854">Open menu</span></button></div></div></div></header><div id="iad2af0" class="caffa6e ce4b5f4 c14639a" style=background-color:hsl(var(--background)) hidden onclick='window.__closeMobileMenu("overlay")' data-d38f920=mobile_menu_overlay_click></div><aside id="i98aca2" class="caffa6e c9efbc5 c437fa9 c49e97e c6c6936 c7cacca c7b34a4 c787e9b c88daee cad071a c6942b3 c03620d" role=dialog aria-modal=true aria-hidden=true aria-label="Mobile navigation" style="transform:translateX(100%);transition:transform 200ms ease-out;will-change:transform"><div class="c6942b3 c7c11d8 c82c52d c5df473 ccf47f4 c9ee25d"><a href=/ class="c6942b3 c7c11d8 c1838fa" aria-label=Home><img src=/static/assets/favicon/favicon.svg alt=Logo width=24 height=24 class="c20e4eb cb58471">
<span class="c62aaf0 c7c1b66 cbd72bc">Leonardo Benicio</span>
</a><button id="i190984" type=button class="c1d6c20 c81ac7c c6a899b c7c11d8 c1d0018 c10dda9 c514027 c286dd7 c2bd687 cfdce1d" aria-label="Close menu" onclick='window.__closeMobileMenu("button")' data-d38f920=mobile_menu_close_click>
<svg class="c16e528 c61f467" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M18 6 6 18"/><path d="m6 6 12 12"/></svg>
<span class="cba5854">Close</span></button></div><nav class="c85cbd4 ca0eaa4 c5df473 c6689b9"><ul class="cd69733"><li><a href=/ class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>Home</a></li><li><a href=https://lbenicio.dev/about target=_blank rel="noopener noreferrer" class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>About</a></li><li><a href=https://lbenicio.dev/timeline target=_blank rel="noopener noreferrer" class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>Timeline</a></li><li><a href=https://lbenicio.dev/reading target=_blank rel="noopener noreferrer" class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>Reading</a></li><li><a href=https://publications.lbenicio.dev target=_blank rel="noopener noreferrer" class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>Publications</a></li><li><a href=https://lbenicio.dev/contact target=_blank rel="noopener noreferrer" class="c3b5299 c10dda9 cddc2d2 cf55a7b c7c1b66 cbbda39 c3ecea6 c19ee42 c514027" onclick=window.__closeMobileMenu()>Contact</a></li></ul></nav><div class="c60a4cc ccdf0e8 c277478 c13044e"><p>&copy; 2026 Leonardo Benicio</p></div></aside><div class="caffa6e c437fa9 ce9aced c97bba6 c15da2a c975cba" role=complementary aria-label="GitHub repository"><div class="c9d056d c252f85 ca22532 ca88a1a c876315"><div class="c6942b3 c7c11d8 c1d0018 cd1fd22 c6066e4 c43876e ce3d5b6 caa20d2 c3ecea6 c0cd2e2 cddc2d2 c3ed5c9 cd4074c c876315"><a href=https://github.com/lbenicio/aboutme target=_blank rel="noopener noreferrer" class="c6942b3 c7c11d8 cd1fd22 c71bae8 cfac1ac c19ee42 c25dc7c cb40739 cbbda39 cf55a7b" aria-label="View source on GitHub"><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="cb26e41 c41bcd4 cf17690 cfa4e34 c78d562" aria-hidden="true"><path d="M15 22v-4a4.8 4.8.0 00-1-3.5c3 0 6-2 6-5.5.08-1.25-.27-2.48-1-3.5.28-1.15.28-2.35.0-3.5.0.0-1 0-3 1.5-2.64-.5-5.36-.5-8 0C6 2 5 2 5 2c-.3 1.15-.3 2.35.0 3.5A5.403 5.403.0 004 9c0 3.5 3 5.5 6 5.5-.39.49-.68 1.05-.85 1.65-.17.6-.22 1.23-.15 1.85v4"/><path d="M9 18c-4.51 2-5-2-7-2"/></svg>
<span class="cb5c327 cd7e69e">Fork me</span></a></div></div></div><main id="i7eccc0" class="cfdda01 c5df473 c0eecc8 c85cbd4" role=main aria-label=Content><nav class="cb545ce c8d8ae4 c277478" aria-label=Breadcrumb><ol class="c6942b3 c3adaf2 c7c11d8 cd365ee c3ecea6"><li><a href=/ class="c19ee42 c71bae8 cfac1ac">Home</a></li><li class="c6942b3 c7c11d8 cd365ee"><span class="cb82ddd">/</span><a href=/ class="c19ee42 c71bae8 cfac1ac">Blog</a></li><li class="c6942b3 c7c11d8 cd365ee"><span class="cb82ddd">/</span><span class="c88daee">Mpi vs. Openmp in 2025 Where Each Wins</span></li></ol></nav><article class="c461ba0 c1c203f cfb6084 c995404 c6ca165"><nav class="cb545ce c8d8ae4 c277478" aria-label=Breadcrumb><ol class="c6942b3 c3adaf2 c7c11d8 cd365ee c3ecea6"><li><a href=/ class="c19ee42 c71bae8 cfac1ac">Home</a></li><li class="c6942b3 c7c11d8 cd365ee"><span class="cb82ddd">/</span><a href=/ class="c19ee42 c71bae8 cfac1ac">Blog</a></li><li class="c6942b3 c7c11d8 cd365ee"><span class="cb82ddd">/</span><span class="c88daee">Mpi vs. Openmp in 2025 Where Each Wins</span></li></ol></nav><header class="c8aedc7"><h1 class="cf304bc c6fb0fe cf8f011 cc484e1">MPI vs. OpenMP in 2025: Where Each Wins</h1><div class="c277478 c3ecea6 c8fb24a">2025-07-04
· Leonardo Benicio</div><div class="c1a1a3f c8124f2"><img src=/static/assets/images/blog/mpi-openmp.png alt class="cfdda01 c524300 c677556"></div><p class="lead c3ecea6">A practical guide to choosing between message passing and shared-memory parallelism for modern HPC and hybrid nodes.</p></header><div class="content"><p>Modern clusters have fat nodes (many cores, large memory) and fast interconnects. That’s why hybrid patterns—MPI between nodes and OpenMP within a node—are common.</p><h3 id="when-mpi-wins">When MPI wins</h3><ul><li>Distributed memory by necessity: datasets exceed a node’s RAM.</li><li>Clear data ownership and minimal sharing.</li><li>Coarse-grained decomposition with small surface/volume ratio.</li></ul><h3 id="when-openmp-wins">When OpenMP wins</h3><ul><li>Shared-memory parallel loops and tasks with modest synchronization.</li><li>NUMA-aware data placement still local to a node.</li><li>Rapid prototyping and incremental parallelization of CPU-bound kernels.</li></ul><h3 id="hybrid-design-tips">Hybrid design tips</h3><ul><li>Bind MPI ranks to NUMA domains; spawn OpenMP threads within each. Avoid oversubscription.</li><li>Use non-blocking collectives (MPI_Iallreduce) to hide latency.</li><li>Pin memory and leverage huge pages where available.</li><li>Profile: check MPI time vs. compute vs. OpenMP overhead; fix the biggest slice first.</li></ul><h3 id="example-openmp-reduction-vs-mpi-allreduce">Example: OpenMP reduction vs. MPI allreduce</h3><div class="highlight"><pre tabindex=0 style=color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class="language-c" data-lang=c><span style=display:flex><span><span style=color:#8b949e;font-style:italic>// OpenMP reduction inside a rank
</span></span></span><span style=display:flex><span><span style=color:#8b949e;font-weight:700;font-style:italic>#pragma omp parallel for reduction(+:sum)
</span></span></span><span style=display:flex><span><span style=color:#ff7b72>for</span> (<span style=color:#ff7b72>int</span> i <span style=color:#ff7b72;font-weight:700>=</span> <span style=color:#a5d6ff>0</span>; i <span style=color:#ff7b72;font-weight:700>&lt;</span> n; <span style=color:#ff7b72;font-weight:700>++</span>i) sum <span style=color:#ff7b72;font-weight:700>+=</span> a[i] <span style=color:#ff7b72;font-weight:700>*</span> b[i];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#8b949e;font-style:italic>// Then global reduce across ranks
</span></span></span><span style=display:flex><span><span style=color:#d2a8ff;font-weight:700>MPI_Allreduce</span>(<span style=color:#ff7b72;font-weight:700>&amp;</span>sum, <span style=color:#ff7b72;font-weight:700>&amp;</span>global, <span style=color:#a5d6ff>1</span>, MPI_DOUBLE, MPI_SUM, MPI_COMM_WORLD);
</span></span></code></pre></div><p>Rule of thumb: start simple (single model) and add hybrid complexity only when measurements show you must.</p><hr><h2 id="1-background--evolution">1. Background & Evolution</h2><p>The Message Passing Interface (MPI) emerged in the early 1990s to unify disparate vendor-specific libraries (PVM, NX, Express). Its design goals: portability, performance transparency, and a comprehensive set of point-to-point and collective operations for distributed-memory architectures. OpenMP appeared later (1997+) as a directive-based standard enabling incremental parallelization of shared-memory (single process, multiple threads) applications—initially focusing on Fortran DO loops, then expanding to C/C++ and more complex constructs.</p><p>From 2005–2015, cluster nodes scaled core counts (multi-socket NUMA), GPUs began dominating floating-point throughput, and memory hierarchies deepened (L1/L2/L3, HBM, device memory). By 2025 modern HPC nodes combine:</p><ol><li>Dozens to hundreds of CPU cores (x86_64, ARM Neoverse, RISC-V prototypes) across NUMA domains.</li><li>Multiple GPUs or accelerators (NVIDIA Hopper/Blackwell, AMD MI3x, Intel Max) with >3 TB/s aggregate on-device bandwidth.</li><li>High Bandwidth Memory (HBM) stacks plus conventional DDR5 DIMMs; sometimes CXL-attached memory pools.</li><li>High-speed interconnects (InfiniBand NDR/XDR, HPE Slingshot, Ethernet w/ RoCE v2) enabling sub-microsecond NIC latency with GPU-direct paths.</li></ol><p>Hybrid programming is a response to this heterogeneity: MPI expresses <em>distributed ownership</em> across nodes; OpenMP (or other intra-node models) exploits <em>shared memory parallelism</em> within a node or even within an accelerator’s logical cores (e.g., CPU side pre/post processing). Both ecosystems have evolved—MPI adding neighborhood collectives, non-blocking collectives, persistent operations, partitioned communication; OpenMP adding tasks, task dependencies, SIMD, memory allocators, target offload, and detach semantics.</p><p>The central question in 2025 is no longer “MPI or OpenMP?” but “Where is the seam between distributed and shared memory responsibilities, and how do we balance concurrency, memory bandwidth, latency hiding, and programmability?”</p><h2 id="2-execution--memory-models-deep-dive">2. Execution & Memory Models Deep Dive</h2><h3 id="mpi-execution-semantics">MPI Execution Semantics</h3><p>An MPI program is an SPMD (Single Program, Multiple Data) execution of N <em>ranks</em>. Each rank has its own address space; communication is explicit via MPI calls. Key semantics:</p><ol><li><strong>Ordering</strong>: Point-to-point operations follow <em>matching</em> rules, not strict FIFO for mismatched tags/sources. Message ordering is defined per (source, tag, communicator) pair.</li><li><strong>Progress</strong>: Some MPI implementations require the application to enter the library (e.g., via <code>MPI_Test</code>, <code>MPI_Wait</code>) to advance outstanding communications; others provide asynchronous progress threads or NIC offload.</li><li><strong>Memory Model</strong>: No global shared memory; data movement is explicit. MPI-3 RMA (Remote Memory Access) introduces windows for one-sided puts/gets with memory ordering epochs (fence, lock/unlock, PSCW, flush). Still, semantics revolve around explicit synchronization.</li></ol><h3 id="openmp-execution-semantics">OpenMP Execution Semantics</h3><p>An OpenMP program begins as a single <em>initial thread</em>. Parallel regions create a team of threads; worksharing constructs (for, sections) divide iterations. More advanced semantics:</p><ol><li><strong>Memory Model</strong>: Based on a relaxed consistency with <em>flush</em> operations (implicitly inserted at certain constructs) establishing ordering. Data scoping clauses (shared, private, firstprivate, reduction) control variable visibility.</li><li><strong>Tasks</strong>: Units of work with potential dependencies forming a directed acyclic graph; runtime schedules tasks potentially out-of-order respecting dependencies.</li><li><strong>SIMD & Vectorization</strong>: <code>#pragma omp simd</code> conveys to the compiler vectorization is safe, controlling reductions and alignment.</li><li><strong>Target Offload</strong>: <code>target teams distribute parallel for</code> maps league-of-teams + threads to accelerator execution hierarchies.</li></ol><h3 id="comparative-implications">Comparative Implications</h3><table><thead><tr><th>Aspect</th><th>MPI</th><th>OpenMP</th></tr></thead><tbody><tr><td>Memory Isolation</td><td>Strict (separate processes)</td><td>Shared address space</td></tr><tr><td>Failure Scope</td><td>Rank failure often fatal (ULFM in progress)</td><td>Thread failure undefined</td></tr><tr><td>Communication Cost Model</td><td>Latency/ bandwidth + matching overhead</td><td>Mostly shared loads/stores, coherence & NUMA effects</td></tr><tr><td>Synchronization</td><td>Collective / point-to-point calls</td><td>Barriers, atomics, locks, task dependencies</td></tr><tr><td>Overheads</td><td>Context switch (process) + message protocol</td><td>Runtime scheduling, false sharing, synchronization</td></tr><tr><td>Scaling Limit</td><td>Memory per rank; network contention</td><td>Memory bandwidth per socket; Amdahl on serial sections</td></tr></tbody></table><p>MPI exposes costs explicitly; OpenMP hides some costs (cache coherence, false sharing) requiring profiling to reveal them.</p><h3 id="memory-hierarchy-impacts">Memory Hierarchy Impacts</h3><p>In MPI, <em>first-touch</em> is rank-local by construction. In OpenMP, first-touch placement is crucial to avoid remote NUMA traffic; one should initialize large arrays inside a parallel region bound to threads pinned to target NUMA domains. For hybrid codes, allocate large distributed arrays per rank (NUMA aligned), then thread-parallelize inner loops.</p><h2 id="3-communication-patterns--costs">3. Communication Patterns & Costs</h2><h3 id="latency-vs-bandwidth-micro--macro">Latency vs. Bandwidth (Micro & Macro)</h3><p>Point-to-point time for a message of size m can be approximated as:<br>T(m) ≈ α + β·m + γ·contention<br>Where α is startup latency, β inverse bandwidth, γ accounts for queuing or serialization on the network. For small control messages, α dominates; for large halo exchanges, β·m dominates.</p><h3 id="collective-algorithms">Collective Algorithms</h3><table><thead><tr><th>Collective</th><th>Small Message Algorithm</th><th>Large Message Algorithm</th><th>Notes</th></tr></thead><tbody><tr><td>Broadcast</td><td>Binomial tree</td><td>Pipelined chain / scatter-allgather</td><td>Topology-aware variants reduce hop count</td></tr><tr><td>Allreduce</td><td>Recursive doubling</td><td>Ring / Rabenseifner</td><td>Ring saturates bandwidth; tree minimizes latency</td></tr><tr><td>Alltoall</td><td>Pairwise exchange</td><td>Pairwise (same) with pipelining</td><td>Hierarchical for multi-level networks</td></tr><tr><td>Allgather</td><td>Recursive doubling</td><td>Ring</td><td>Hybrid algorithms switch by size</td></tr></tbody></table><p>Modern MPI libraries choose algorithms via message size thresholds and topology introspection (e.g., UCX, OFI providers). GPU-aware collectives extend these choices (e.g., NCCL ring, tree, CollNet) integrated via MPI interop.</p><h3 id="neighborhood-collectives">Neighborhood Collectives</h3><p>Stencil / graph workloads benefit from <code>MPI_Ineighbor_alltoallw</code> to express sparse exchange patterns, reducing software overhead compared to repeated point-to-point postings.</p><h3 id="openmp-synchronization-costs">OpenMP Synchronization Costs</h3><p>Implicit barriers at end of <code>parallel for</code> may dominate when loop bodies are short. Using <code>nowait</code> or tasks with dependencies can mitigate. False sharing inflates coherence traffic when adjacent cache lines are updated by different threads; padding or array-of-structs → struct-of-arrays transformations help.</p><h3 id="modeling-overlap">Modeling Overlap</h3><p>Overlap potential = (Communication Time – Overlappable Fraction) – Computation Slack. Non-blocking collectives (<code>MPI_Iallreduce</code>) or task-based compute scheduling can hide part of α & β·m. Effective overlap demands progress (either hardware or dedicated thread) and enough independent work.</p><h2 id="4-numa-affinity--topology-awareness">4. NUMA, Affinity & Topology Awareness</h2><h3 id="why-affinity-matters">Why Affinity Matters</h3><p>Memory bandwidth per socket is finite; cross-socket traffic costs higher latency and lower effective bandwidth. Poor thread placement can degrade performance >30% on bandwidth-bound kernels.</p><h3 id="tools--techniques">Tools & Techniques</h3><ol><li><strong>hwloc / lstopo</strong>: Visualize topology (sockets, NUMA nodes, cores, caches, GPUs, NICs).</li><li><strong>numactl / taskset</strong>: Launch-time pinning for MPI ranks.</li><li><strong>OpenMP Proc Bind / Places</strong>: <code>OMP_PROC_BIND=close</code> / <code>spread</code> control thread distribution relative to parent.</li><li><strong>MPI Rank Mapping</strong>: <code>--map-by ppr:4:socket</code> (Open MPI) or <code>--bind-to core</code> ensure even distribution.</li></ol><h3 id="first-touch--page-migration">First-Touch & Page Migration</h3><p>Initialize arrays in the parallel context used for computation. Page migration (e.g., automatic NUMA balancing) may introduce jitter; disable if predictable locality outperforms dynamic heuristics.</p><h3 id="measuring-locality">Measuring Locality</h3><p>Use performance counters (e.g., <code>mem_load_retired.local_dram</code> vs. <code>remote_dram</code>) or vendor profilers. High remote traffic suggests mis-pinning or irregular access.</p><h3 id="hybrid-strategy-example">Hybrid Strategy Example</h3><p>Assign one MPI rank per NUMA domain (or per GPU) and spawn OpenMP threads confined within that domain. This reduces lock contention and keeps memory accesses local.</p><h2 id="5-tasking--asynchrony-openmp-vs-non-blocking-mpi">5. Tasking & Asynchrony (OpenMP) vs. Non-Blocking (MPI)</h2><h3 id="openmp-tasks">OpenMP Tasks</h3><p>Tasks allow irregular parallelism (adaptive mesh refinement, graph traversals). Dependency clauses (<code>depend(in:...)</code>) create edges so runtime schedules when inputs are ready. <code>taskloop</code> partitions iteration spaces adaptively. <code>detach</code> supports asynchronous completion (e.g., integrated with I/O or device operations).</p><h3 id="mpi-non-blocking--persistent-ops">MPI Non-Blocking & Persistent Ops</h3><p>Non-blocking (<code>MPI_Isend</code>, <code>MPI_Irecv</code>, <code>MPI_Iallreduce</code>) enable the program to return immediately and perform useful work before <code>MPI_Wait</code>. Persistent collectives (MPI-4) pre-initialize communication schedules reducing per-call setup overhead.</p><h3 id="integrating-tasks--mpi">Integrating Tasks & MPI</h3><p>Approach: Create a task for posting non-blocking communication, another task for dependent compute, and a task for completion wait. Careful to avoid early waits that serialize. Some runtimes integrate progress when a task yields.</p><h3 id="progress-considerations">Progress Considerations</h3><p>If the MPI implementation lacks asynchronous progress, prolonged compute tasks starve message completion. Solutions: dedicate a communication thread; use <code>MPI_Test</code> polling tasks; enable progress threads (build or env variable).</p><h3 id="choosing-mechanism">Choosing Mechanism</h3><table><thead><tr><th>Need</th><th>OpenMP Tasking</th><th>MPI Non-Blocking</th></tr></thead><tbody><tr><td>Fine-grained dynamic DAG</td><td>Strong</td><td>Weak</td></tr><tr><td>Wide-area data movement</td><td>N/A</td><td>Strong</td></tr><tr><td>Overlap compute & comm</td><td>Moderate (with polling)</td><td>Strong</td></tr><tr><td>Offload integration</td><td>Via target tasks</td><td>GPU-aware collectives</td></tr></tbody></table><p>The hybrid: OpenMP tasks schedule CPU compute & data staging while MPI transfers halos concurrently.</p><h2 id="6-hybrid-patterns-catalog">6. Hybrid Patterns Catalog</h2><ol><li><strong>Flat MPI</strong>: One rank per core (or hardware thread). Pros: Simplicity, explicit control. Cons: Memory overhead per rank, pressure on network endpoints, replicated metadata.</li><li><strong>MPI + OpenMP Threads</strong>: One rank per NUMA domain or socket; threads exploit shared caches. Reduces MPI envelope size; risk of false sharing & load imbalance.</li><li><strong>MPI + OpenMP Tasks</strong>: Adds dynamic scheduling inside rank for irregular algorithms (sparse factorization, adaptive meshes).</li><li><strong>MPI + OpenMP Target (GPU)</strong>: CPU orchestrates data movement; kernels executed via OpenMP target constructs. Limited maturity vs. native CUDA/HIP but improving portability story.</li><li><strong>Process-per-GPU + Intra-Process Threads</strong>: Each rank bound to a GPU; OpenMP threads handle host staging, pre/post processing pipelines.</li><li><strong>Hierarchical Collectives</strong>: Intra-node reduction via shared memory + inter-node MPI reduction reduces network load (two-level schemes). Libraries sometimes auto-detect; manual optimization possible for custom data layouts.</li><li><strong>Hybrid Nested Parallelism</strong>: Outer level across MPI ranks; inner OpenMP parallel sections for separate pipeline stages (I/O, compute, compression) overlapping.</li></ol><p>Trade-offs revolve around memory footprint, load balance, and latency hiding capacity.</p><h2 id="7-integration-with-accelerators">7. Integration with Accelerators</h2><h3 id="data-movement-paths">Data Movement Paths</h3><ol><li>Host Staging: GPU memory → host pinned buffer → NIC → remote host → remote GPU. Adds latency and consumes PCIe bandwidth.</li><li>GPU-Direct RDMA: NIC reads/writes GPU memory directly; reduces latency & host CPU overhead.</li><li>Peer-to-Peer (NVLink/XGMI): Intra-node GPU transfers bypass host memory.</li></ol><h3 id="openmp-target-offload-considerations">OpenMP Target Offload Considerations</h3><p>OpenMP <code>target data</code> regions keep allocations resident; <code>use_device_ptr</code> or <code>is_device_ptr</code> help interoperate with custom kernels. Mapping overhead can dominate short kernels; batch small kernels or fuse loops.</p><h3 id="mpi-gpu-aware-communication">MPI GPU-Aware Communication</h3><p>If MPI is GPU-aware, pass device pointers directly. If not, explicit staging is needed; encapsulate in utility functions to minimize code duplication.</p><h3 id="overlapping-compute--transfers">Overlapping Compute & Transfers</h3><p>Launch asynchronous GPU kernels (e.g., via vendor runtime or OpenMP <code>nowait</code> target) followed by non-blocking MPI using already available data; meanwhile process previous batch’s results on CPU.</p><h3 id="packingunpacking">Packing/Unpacking</h3><p>Non-contiguous halos often require packing. Techniques: custom CUDA kernels, <code>omp target teams distribute</code> loops writing into contiguous buffers, or derived MPI datatypes (host side) when staging.</p><h3 id="memory-footprint--numa">Memory Footprint & NUMA</h3><p>Pin host staging buffers local to the NIC’s NUMA node to reduce QPI/Infinity Fabric traffic. On multi-rail systems, distribute buffers by rail.</p><h2 id="8-performance-modeling--scaling-laws">8. Performance Modeling & Scaling Laws</h2><h3 id="amdahl--gustafson-revisited">Amdahl & Gustafson Revisited</h3><p>Amdahl: Speedup ≤ 1 / (S + P/N) where S is serial fraction. In hybrid codes S includes: initialization, I/O, sequential phases, synchronization overhead (global barriers, collectives). Gustafson scales problem size with N making effective serial fraction shrink—provided memory capacity or bandwidth scales proportionally.</p><h3 id="communication-avoiding-strategies">Communication-Avoiding Strategies</h3><p>Blocking algorithms replaced with s-step (batched) variants reduce collective frequency: perform k local compute steps, aggregate updates once. Trade-off: extra local memory/register pressure vs. fewer high-latency ops.</p><h3 id="logp--extensions">LogP & Extensions</h3><p>LogP parameters (L latency, o overhead, g gap, P processors) highlight that reducing message count (amortizing overhead o) can dominate optimizing peak bandwidth. For GPU-aware paths, effective o shrinks but g may increase under PCIe contention.</p><h3 id="roofline-hybrid-view">Roofline Hybrid View</h3><p>Attainable performance bounded by min(Compute Peak, Memory BW × Operational Intensity, Network BW × Distributed Operational Intensity). Introduce Distributed OI = flops / bytes communicated per time-step. Raising local arithmetic intensity or fusing halo exchanges improves distributed OI.</p><h3 id="strong-vs-weak-scaling-diagnostics">Strong vs. Weak Scaling Diagnostics</h3><table><thead><tr><th>Symptom</th><th>Possible Cause</th><th>Probe</th><th>Mitigation</th></tr></thead><tbody><tr><td>Flattening speedup (strong)</td><td>Communication dominated</td><td>Vary message size synthetic test</td><td>Aggregate messages, overlap, topology-aware placement</td></tr><tr><td>Super-linear speedup (weak)</td><td>Cache effects</td><td>Hardware counters</td><td>Accept; document scaling window</td></tr><tr><td>Increased variability</td><td>OS jitter / imbalance</td><td>Timeline traces</td><td>Pin interrupts, rebalance workload</td></tr><tr><td>Memory-bound plateau</td><td>Insufficient BW per rank</td><td>Stream triad vs. peak</td><td>Adjust rank/thread mapping, optimize layout</td></tr></tbody></table><h3 id="performance-counters--tracing">Performance Counters & Tracing</h3><p>Combine MPI profiling (PMPI) to capture call durations with OMPT callbacks for task events, merging timelines (e.g., via OTF2) to spot overlap failure.</p><h2 id="9-debugging--tooling">9. Debugging & Tooling</h2><h3 id="deadlock-patterns">Deadlock Patterns</h3><ol><li>Wildcard receives (<code>MPI_Recv</code> with <code>MPI_ANY_SOURCE</code>) matched unexpectedly, causing circular waits.</li><li>Mismatched collectives (rank skips a collective path).</li><li>Ordering assumptions with non-blocking ops (Wait posted in wrong sequence).</li></ol><h3 id="tools">Tools</h3><table><thead><tr><th>Tool</th><th>Layer</th><th>Use Case</th></tr></thead><tbody><tr><td>PMPI Wrappers</td><td>MPI</td><td>Instrument call durations / arguments</td></tr><tr><td>OTF2 / Score-P</td><td>MPI + OpenMP</td><td>Unified trace timeline</td></tr><tr><td>Intel VTune / AMD uProf</td><td>CPU</td><td>Memory bandwidth, hotspots</td></tr><tr><td>Nsight Systems</td><td>GPU + MPI</td><td>Overlap visualization</td></tr><tr><td>OMPT Interface</td><td>OpenMP</td><td>Task / thread events</td></tr><tr><td>Thread Sanitizer (partial)</td><td>OpenMP</td><td>Data race detection (limited for tasks)</td></tr></tbody></table><h3 id="race--data-issues">Race & Data Issues</h3><p>OpenMP races: missing <code>reduction</code> clause, improper <code>private</code> vs <code>firstprivate</code>, false sharing due to contiguous scalar array updates. MPI ordering bugs: mixing blocking send with wildcard receive.</p><h3 id="reproducibility">Reproducibility</h3><p>Record environment (OMP settings, MPI rank mapping, GPU clock state). Small differences (turbo states) affect scaling curves.</p><h2 id="10-case-study-3d-stencil-hybrid">10. Case Study: 3D Stencil (Hybrid)</h2><h3 id="problem">Problem</h3><p>Compute heat diffusion over a 3D grid (Nx×Ny×Nz) for T time steps. 7-point stencil each iteration. Domain decomposed in 3D across MPI ranks; each rank holds sub-block plus halo layers.</p><h3 id="baseline-flat-mpi">Baseline (Flat MPI)</h3><p>Each rank updates interior, then exchanges 6 face halos via blocking sends/receives. Performance issues: idle time waiting for halos; small messages for thin faces (cache-unfriendly packing).</p><h3 id="hybrid-transformation">Hybrid Transformation</h3><ol><li>One MPI rank per NUMA domain; OpenMP <code>parallel for collapse(2)</code> over y,z planes per x-slab.</li><li>Overlap: Post non-blocking halo exchanges (<code>MPI_Irecv/Isend</code>) early, compute deep interior while halos in flight, then compute boundary.</li><li>Introduce tasking: Create tasks for each face boundary update dependent on completion of corresponding halo receive requests.</li></ol><h3 id="gpu-offload-variant">GPU Offload Variant</h3><p>Offload interior update to GPU; concurrently CPU packs halos and initiates MPI transfers using GPU-direct RDMA after device-to-device synchronization event.</p><h3 id="performance-outcomes">Performance Outcomes</h3><table><thead><tr><th>Version</th><th>Time/Step</th><th>Network Idle %</th><th>Memory BW Utilization</th><th>Notes</th></tr></thead><tbody><tr><td>Flat MPI</td><td>1.0 (norm)</td><td>22%</td><td>65%</td><td>Baseline</td></tr><tr><td>Hybrid Threads</td><td>0.78</td><td>14%</td><td>72%</td><td>Better cache locality</td></tr><tr><td>Hybrid + Overlap</td><td>0.63</td><td>5%</td><td>74%</td><td>Interior/boundary overlap</td></tr><tr><td>Hybrid + Tasks</td><td>0.59</td><td>4%</td><td>75%</td><td>Task latency hiding</td></tr><tr><td>Hybrid + GPU</td><td>0.31</td><td>6%</td><td>68% (host)</td><td>GPU compute dominated</td></tr></tbody></table><p>Relative speedups demonstrate benefit stacking; diminishing returns after GPU introduction due to communication still serial fraction.</p><h2 id="11-common-pitfalls--anti-patterns">11. Common Pitfalls & Anti-Patterns</h2><ol><li><strong>Over-Decomposition</strong>: Excessively small MPI subdomains inflate surface/volume ratio, increasing halo overhead.</li><li><strong>Oversubscription</strong>: More threads than hardware contexts—context switch overhead + cache thrash.</li><li><strong>Eager Protocol Thrash</strong>: Many small messages trigger eager path saturating NIC; coalesce or aggregate.</li><li><strong>False Sharing</strong>: Adjacent frequently updated scalars on same cache line; pad or restructure.</li><li><strong>Implicit Barriers Everywhere</strong>: Default <code>parallel for</code> barrier slows pipeline patterns; use <code>nowait</code> where correctness allows.</li><li><strong>Poor Rank Mapping</strong>: Not aligning ranks with physical topology causes extra hops; leverage topology hints.</li><li><strong>Pinned Memory Exhaustion</strong>: Overuse of pinned buffers reduces pageable memory available; pool them.</li><li><strong>Ignoring Progress</strong>: Non-blocking ops without periodic test/wait lead to delayed completion.</li><li><strong>Premature Hybridization</strong>: Complexity increases debugging cost; measure before refactor.</li><li><strong>Unbalanced Task Graphs</strong>: Single long-running task serializes completion; split or add granularity controls.</li></ol><h2 id="12-tuning-checklist">12. Tuning Checklist</h2><table><thead><tr><th>Category</th><th>Check</th><th>Tool / Metric</th><th>Action</th></tr></thead><tbody><tr><td>Affinity</td><td>Threads/ranks pinned?</td><td><code>hwloc-ps</code>, perf counters</td><td>Adjust binding policy</td></tr><tr><td>Memory BW</td><td>Achieve ≥85% STREAM?</td><td>STREAM, VTune</td><td>Re-layout, align, prefetch</td></tr><tr><td>Communication</td><td>Large fraction time in MPI?</td><td>MPI profile %</td><td>Overlap, reduce calls, compress</td></tr><tr><td>Collectives</td><td>Dominant call?</td><td>PMPI trace</td><td>Switch algorithm / size thresholds</td></tr><tr><td>Load Balance</td><td>Straggler ranks exist?</td><td>Timeline</td><td>Domain redistribution</td></tr><tr><td>Tasks</td><td>Long idle thread time?</td><td>OMPT trace</td><td>Adjust grain size / cut tasks</td></tr><tr><td>GPU Utilization</td><td>&lt;50% SM active?</td><td>Nsight</td><td>Kernel fusion, better batching</td></tr><tr><td>Halo Packing</td><td>High pack time?</td><td>Profiler region</td><td>Vectorize pack/unpack kernels</td></tr><tr><td>NUMA Traffic</td><td>High remote misses?</td><td>perf, numastat</td><td>Re-pin, first-touch init</td></tr><tr><td>Barriers</td><td>Many short loops w/ barrier</td><td>Trace</td><td>Add <code>nowait</code> or tasks</td></tr><tr><td>Allocations</td><td>Many small mallocs</td><td>heap profiler</td><td>Pool / arena allocator</td></tr></tbody></table><h2 id="13-future-directions-2025">13. Future Directions (2025+)</h2><ol><li><strong>MPI Sessions & Partitioned Communication</strong>: Decouple initialization from <code>MPI_COMM_WORLD</code>, enabling modular components and better startup scaling; partitioned send/recv encloses large transfers into sub-operations with partial completion signaling (useful for streaming large arrays out incrementally).</li><li><strong>Endpoints / ULFM</strong>: Fault tolerance extensions (User Level Failure Mitigation) aimed at surviving rank failures without global abort—a necessity at exascale where MTBF drops.</li><li><strong>OpenMP Memory Spaces & Allocators</strong>: Finer control of placement (HBM vs. DDR vs. CXL). Dynamic adaptation to bandwidth pressure.</li><li><strong>CXL Disaggregation</strong>: Memory pooling could soften constraints of per-node DRAM, altering domain decomposition heuristics.</li><li><strong>PGAS Convergence</strong>: Hybrid models mixing MPI with unified PGAS abstractions (e.g., MPI+OpenMP+OpenSHMEM or GASNet-based runtimes) to reduce boilerplate for irregular remote data access.</li><li><strong>Energy-Aware Scheduling</strong>: Integrating power/energy metrics into runtime decisions (DVFS adjustments per phase).</li><li><strong>Autotuning Orchestration</strong>: ML-driven selection of thread counts, message aggregation thresholds, collective algorithms at runtime.</li></ol><h2 id="14-references">14. References</h2><ol><li>MPI Forum. MPI: A Message-Passing Interface Standard (v4.1 Draft).</li><li>OpenMP Architecture Review Board. OpenMP Application Programming Interface (5.2).</li><li>Rabenseifner, R. <em>Optimization of collective reduction operations</em>.</li><li>Hoefler, T., Schroeder, C., et al. <em>Latency vs. bandwidth trade-offs in collective algorithms</em>.</li><li>Dagum, L., Menon, R. <em>OpenMP: An industry standard API for shared-memory programming</em>.</li><li>Williams, S., et al. <em>Roofline: An insightful visual performance model</em>.</li><li>Balaji, P., et al. <em>MPI on many-core architectures: design challenges</em>.</li><li>OpenMP TR: <em>Tasks and Dependencies Extensions</em>.</li><li>NVIDIA NCCL Documentation (2025) for GPU collective patterns.</li><li>ULFM Working Group Proposals (2024–2025 revisions).</li></ol><hr></div><footer class="ce1a612 c6dfb1e c3ecea6"><div class="c364589">Categories:
<a href=/categories/programming%20models/>programming models</a>, <a href=/categories/practice/>practice</a></div><div>Tags:
<a href=/tags/mpi/>#mpi</a>, <a href=/tags/openmp/>#openmp</a>, <a href=/tags/hpc/>#hpc</a>, <a href=/tags/hybrid/>#hybrid</a></div></footer></article></main><footer class="ccdf0e8" role=contentinfo aria-label=Footer><div class="cfdda01 c133889 c5df473 c0eecc8 c69618a c6942b3 c03620d c2a9f27 c7c11d8 c82c52d c14527b"><div class="c6dfb1e c3ecea6 c39ef11 c88ae6f">&copy; 2026 Leonardo Benicio. All rights
reserved.</div><div class="c6942b3 c7c11d8 cd1fd22"><a href=https://github.com/lbenicio target=_blank rel="noopener noreferrer" aria-label=GitHub class="c1d6c20 c7c11d8 c1d0018 cd1fd22 cb5c327 c10dda9 c6dfb1e cbbda39 cfc01c7 c01f421 c286dd7 c2bd687 cfdce1d cfef18f c000b66 cf55a7b c514027"><svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 22v-4a4.8 4.8.0 00-1-3.5c3 0 6-2 6-5.5.08-1.25-.27-2.48-1-3.5.28-1.15.28-2.35.0-3.5.0.0-1 0-3 1.5-2.64-.5-5.36-.5-8 0C6 2 5 2 5 2c-.3 1.15-.3 2.35.0 3.5A5.403 5.403.0 004 9c0 3.5 3 5.5 6 5.5-.39.5-.67 1.08-.82 1.7s-.2 1.27-.18 1.9V22"/></svg>
<span class="cba5854">GitHub</span>
</a><a href=https://www.linkedin.com/in/leonardo-benicio target=_blank rel="noopener noreferrer" aria-label=LinkedIn class="c1d6c20 c7c11d8 c1d0018 cd1fd22 cb5c327 c10dda9 c6dfb1e cbbda39 cfc01c7 c01f421 c286dd7 c2bd687 cfdce1d cfef18f c000b66 cf55a7b c514027"><svg width="20" height="20" viewBox="0 0 24 24" fill="currentColor"><path d="M20.447 20.452H17.21V14.86c0-1.333-.027-3.046-1.858-3.046-1.86.0-2.145 1.45-2.145 2.948v5.69H9.069V9h3.112v1.561h.044c.434-.82 1.494-1.686 3.074-1.686 3.29.0 3.897 2.165 3.897 4.983v6.594zM5.337 7.433a1.805 1.805.0 11-.002-3.61 1.805 1.805.0 01.002 3.61zM6.763 20.452H3.911V9h2.852v11.452z"/></svg>
<span class="cba5854">LinkedIn</span>
</a><a href=https://twitter.com/lbenicio_ target=_blank rel="noopener noreferrer" aria-label=Twitter class="c1d6c20 c7c11d8 c1d0018 cd1fd22 cb5c327 c10dda9 c6dfb1e cbbda39 cfc01c7 c01f421 c286dd7 c2bd687 cfdce1d cfef18f c000b66 cf55a7b c514027"><svg width="20" height="20" viewBox="0 0 24 24" fill="currentColor"><path d="M19.633 7.997c.013.177.013.354.013.53.0 5.386-4.099 11.599-11.6 11.599-2.31.0-4.457-.676-6.265-1.842.324.038.636.05.972.05 1.91.0 3.67-.65 5.07-1.755a4.099 4.099.0 01-3.827-2.84c.25.039.5.064.763.064.363.0.726-.051 1.065-.139A4.091 4.091.0 012.542 9.649v-.051c.538.3 1.162.482 1.824.507A4.082 4.082.0 012.54 6.7c0-.751.2-1.435.551-2.034a11.63 11.63.0 008.44 4.281 4.615 4.615.0 01-.101-.938 4.091 4.091.0 017.078-2.799 8.1 8.1.0 002.595-.988 4.112 4.112.0 01-1.8 2.261 8.2 8.2.0 002.357-.638A8.824 8.824.0 0119.613 7.96z"/></svg>
<span class="cba5854">Twitter</span></a></div></div></footer></body></html>