{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481070004416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481070004416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:20:04 2016 " "Processing started: Tue Dec 06 22:20:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481070004416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481070004416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c TrabalhoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c TrabalhoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481070004416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481070004978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/trabalhofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/trabalhofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrabalhoFinal-Behavioral " "Found design unit 1: TrabalhoFinal-Behavioral" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005535 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrabalhoFinal " "Found entity 1: TrabalhoFinal" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/memoria/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/memoria/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "Modulos/Memoria/memoria.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Memoria/memoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005538 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "Modulos/Memoria/memoria.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Memoria/memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/control/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-Behavioral " "Found design unit 1: Somador-Behavioral" {  } { { "Modulos/Control/Somador.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Modulos/Control/Somador.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/control/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "Modulos/Control/ROM.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Modulos/Control/ROM.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/control/estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Estado-Behavioral " "Found design unit 1: Estado-Behavioral" {  } { { "Modulos/Control/Estado.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/Estado.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Estado " "Found entity 1: Estado" {  } { { "Modulos/Control/Estado.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/Estado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/cntrmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/control/cntrmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntrMIPS-Behavioral " "Found design unit 1: cntrMIPS-Behavioral" {  } { { "Modulos/Control/cntrMIPS.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/cntrMIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005551 ""} { "Info" "ISGN_ENTITY_NAME" "1 cntrMIPS " "Found entity 1: cntrMIPS" {  } { { "Modulos/Control/cntrMIPS.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/cntrMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/addresslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/control/addresslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressLogic-Behavioral " "Found design unit 1: AddressLogic-Behavioral" {  } { { "Modulos/Control/AddressLogic.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/AddressLogic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005554 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressLogic " "Found entity 1: AddressLogic" {  } { { "Modulos/Control/AddressLogic.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Control/AddressLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Found design unit 1: ula-behavioral" {  } { { "Modulos/ula.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/ula.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "Modulos/ula.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/shift32_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/shift32_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift32_2-Shift32_2_arch " "Found design unit 1: Shift32_2-Shift32_2_arch" {  } { { "Modulos/Shift32_2.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Shift32_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005562 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift32_2 " "Found entity 1: Shift32_2" {  } { { "Modulos/Shift32_2.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Shift32_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-rtl " "Found design unit 1: reg_32-rtl" {  } { { "Modulos/reg_32.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/reg_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005564 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Modulos/reg_32.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/reg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "Modulos/pc.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005567 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Modulos/pc.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4-rtl " "Found design unit 1: mux_4-rtl" {  } { { "Modulos/mux_4.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005570 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "Modulos/mux_4.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-rtl " "Found design unit 1: mux_3-rtl" {  } { { "Modulos/mux_3.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005574 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "Modulos/mux_3.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "Modulos/mux_2.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005577 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "Modulos/mux_2.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/mux_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/extsgn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/extsgn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extsgn-extsgn_arch " "Found design unit 1: extsgn-extsgn_arch" {  } { { "Modulos/extsgn.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/extsgn.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005580 ""} { "Info" "ISGN_ENTITY_NAME" "1 extsgn " "Found entity 1: extsgn" {  } { { "Modulos/extsgn.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/extsgn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Breg-Behavioral " "Found design unit 1: Breg-Behavioral" {  } { { "Modulos/Breg.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Breg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Breg " "Found entity 1: Breg" {  } { { "Modulos/Breg.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/Breg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481070005583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481070005583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrabalhoFinal " "Elaborating entity \"TrabalhoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481070005626 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SaidaPC TrabalhoFinal.vhd(9) " "VHDL Signal Declaration warning at TrabalhoFinal.vhd(9): used implicit default value for signal \"SaidaPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481070005627 "|TrabalhoFinal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SaidaULA TrabalhoFinal.vhd(10) " "VHDL Signal Declaration warning at TrabalhoFinal.vhd(10): used implicit default value for signal \"SaidaULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481070005627 "|TrabalhoFinal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SaidaRI TrabalhoFinal.vhd(11) " "VHDL Signal Declaration warning at TrabalhoFinal.vhd(11): used implicit default value for signal \"SaidaRI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481070005627 "|TrabalhoFinal"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[0\] GND " "Pin \"SaidaPC\[0\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[1\] GND " "Pin \"SaidaPC\[1\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[2\] GND " "Pin \"SaidaPC\[2\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[3\] GND " "Pin \"SaidaPC\[3\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[4\] GND " "Pin \"SaidaPC\[4\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[5\] GND " "Pin \"SaidaPC\[5\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[6\] GND " "Pin \"SaidaPC\[6\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[7\] GND " "Pin \"SaidaPC\[7\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[8\] GND " "Pin \"SaidaPC\[8\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[9\] GND " "Pin \"SaidaPC\[9\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[10\] GND " "Pin \"SaidaPC\[10\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[11\] GND " "Pin \"SaidaPC\[11\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[12\] GND " "Pin \"SaidaPC\[12\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[13\] GND " "Pin \"SaidaPC\[13\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[14\] GND " "Pin \"SaidaPC\[14\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[15\] GND " "Pin \"SaidaPC\[15\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[16\] GND " "Pin \"SaidaPC\[16\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[17\] GND " "Pin \"SaidaPC\[17\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[18\] GND " "Pin \"SaidaPC\[18\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[19\] GND " "Pin \"SaidaPC\[19\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[20\] GND " "Pin \"SaidaPC\[20\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[21\] GND " "Pin \"SaidaPC\[21\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[22\] GND " "Pin \"SaidaPC\[22\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[23\] GND " "Pin \"SaidaPC\[23\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[24\] GND " "Pin \"SaidaPC\[24\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[25\] GND " "Pin \"SaidaPC\[25\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[26\] GND " "Pin \"SaidaPC\[26\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[27\] GND " "Pin \"SaidaPC\[27\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[28\] GND " "Pin \"SaidaPC\[28\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[29\] GND " "Pin \"SaidaPC\[29\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[30\] GND " "Pin \"SaidaPC\[30\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaPC\[31\] GND " "Pin \"SaidaPC\[31\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaPC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[0\] GND " "Pin \"SaidaULA\[0\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[1\] GND " "Pin \"SaidaULA\[1\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[2\] GND " "Pin \"SaidaULA\[2\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[3\] GND " "Pin \"SaidaULA\[3\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[4\] GND " "Pin \"SaidaULA\[4\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[5\] GND " "Pin \"SaidaULA\[5\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[6\] GND " "Pin \"SaidaULA\[6\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[7\] GND " "Pin \"SaidaULA\[7\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[8\] GND " "Pin \"SaidaULA\[8\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[9\] GND " "Pin \"SaidaULA\[9\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[10\] GND " "Pin \"SaidaULA\[10\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[11\] GND " "Pin \"SaidaULA\[11\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[12\] GND " "Pin \"SaidaULA\[12\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[13\] GND " "Pin \"SaidaULA\[13\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[14\] GND " "Pin \"SaidaULA\[14\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[15\] GND " "Pin \"SaidaULA\[15\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[16\] GND " "Pin \"SaidaULA\[16\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[17\] GND " "Pin \"SaidaULA\[17\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[18\] GND " "Pin \"SaidaULA\[18\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[19\] GND " "Pin \"SaidaULA\[19\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[20\] GND " "Pin \"SaidaULA\[20\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[21\] GND " "Pin \"SaidaULA\[21\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[22\] GND " "Pin \"SaidaULA\[22\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[23\] GND " "Pin \"SaidaULA\[23\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[24\] GND " "Pin \"SaidaULA\[24\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[25\] GND " "Pin \"SaidaULA\[25\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[26\] GND " "Pin \"SaidaULA\[26\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[27\] GND " "Pin \"SaidaULA\[27\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[28\] GND " "Pin \"SaidaULA\[28\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[29\] GND " "Pin \"SaidaULA\[29\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[30\] GND " "Pin \"SaidaULA\[30\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaULA\[31\] GND " "Pin \"SaidaULA\[31\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaULA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[0\] GND " "Pin \"SaidaRI\[0\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[1\] GND " "Pin \"SaidaRI\[1\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[2\] GND " "Pin \"SaidaRI\[2\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[3\] GND " "Pin \"SaidaRI\[3\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[4\] GND " "Pin \"SaidaRI\[4\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[5\] GND " "Pin \"SaidaRI\[5\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[6\] GND " "Pin \"SaidaRI\[6\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[7\] GND " "Pin \"SaidaRI\[7\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[8\] GND " "Pin \"SaidaRI\[8\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[9\] GND " "Pin \"SaidaRI\[9\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[10\] GND " "Pin \"SaidaRI\[10\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[11\] GND " "Pin \"SaidaRI\[11\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[12\] GND " "Pin \"SaidaRI\[12\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[13\] GND " "Pin \"SaidaRI\[13\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[14\] GND " "Pin \"SaidaRI\[14\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[15\] GND " "Pin \"SaidaRI\[15\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[16\] GND " "Pin \"SaidaRI\[16\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[17\] GND " "Pin \"SaidaRI\[17\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[18\] GND " "Pin \"SaidaRI\[18\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[19\] GND " "Pin \"SaidaRI\[19\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[20\] GND " "Pin \"SaidaRI\[20\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[21\] GND " "Pin \"SaidaRI\[21\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[22\] GND " "Pin \"SaidaRI\[22\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[23\] GND " "Pin \"SaidaRI\[23\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[24\] GND " "Pin \"SaidaRI\[24\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[25\] GND " "Pin \"SaidaRI\[25\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[26\] GND " "Pin \"SaidaRI\[26\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[27\] GND " "Pin \"SaidaRI\[27\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[28\] GND " "Pin \"SaidaRI\[28\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[29\] GND " "Pin \"SaidaRI\[29\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[30\] GND " "Pin \"SaidaRI\[30\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRI\[31\] GND " "Pin \"SaidaRI\[31\]\" is stuck at GND" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481070005973 "|TrabalhoFinal|SaidaRI[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481070005973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481070006121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481070006121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481070006165 "|TrabalhoFinal|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SaidaRDM " "No output dependent on input pin \"SaidaRDM\"" {  } { { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481070006165 "|TrabalhoFinal|SaidaRDM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481070006165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481070006165 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481070006165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481070006165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481070006187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:20:06 2016 " "Processing ended: Tue Dec 06 22:20:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481070006187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481070006187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481070006187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481070006187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481070007367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481070007368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:20:06 2016 " "Processing started: Tue Dec 06 22:20:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481070007368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481070007368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481070007368 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481070007559 ""}
{ "Info" "0" "" "Project  = TrabalhoFinal" {  } {  } 0 0 "Project  = TrabalhoFinal" 0 0 "Fitter" 0 0 1481070007560 ""}
{ "Info" "0" "" "Revision = TrabalhoFinal" {  } {  } 0 0 "Revision = TrabalhoFinal" 0 0 "Fitter" 0 0 1481070007560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1481070007633 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrabalhoFinal EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"TrabalhoFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481070007644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481070007694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481070007694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481070007781 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481070007795 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481070008933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481070008935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481070008935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481070008935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481070008935 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[0\] " "Pin SaidaPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[0] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[1\] " "Pin SaidaPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[1] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[2\] " "Pin SaidaPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[2] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[3\] " "Pin SaidaPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[3] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[4\] " "Pin SaidaPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[4] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[5\] " "Pin SaidaPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[5] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[6\] " "Pin SaidaPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[6] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[7\] " "Pin SaidaPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[7] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[8\] " "Pin SaidaPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[8] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[9\] " "Pin SaidaPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[9] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[10\] " "Pin SaidaPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[10] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[11\] " "Pin SaidaPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[11] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[12\] " "Pin SaidaPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[12] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[13\] " "Pin SaidaPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[13] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[14\] " "Pin SaidaPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[14] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[15\] " "Pin SaidaPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[15] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[16\] " "Pin SaidaPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[16] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[17\] " "Pin SaidaPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[17] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[18\] " "Pin SaidaPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[18] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[19\] " "Pin SaidaPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[19] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[20\] " "Pin SaidaPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[20] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[21\] " "Pin SaidaPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[21] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[22\] " "Pin SaidaPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[22] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[23\] " "Pin SaidaPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[23] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[24\] " "Pin SaidaPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[24] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[25\] " "Pin SaidaPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[25] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[26\] " "Pin SaidaPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[26] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[27\] " "Pin SaidaPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[27] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[28\] " "Pin SaidaPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[28] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[29\] " "Pin SaidaPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[29] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[30\] " "Pin SaidaPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[30] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaPC\[31\] " "Pin SaidaPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaPC[31] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[0\] " "Pin SaidaULA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[0] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[1\] " "Pin SaidaULA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[1] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[2\] " "Pin SaidaULA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[2] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[3\] " "Pin SaidaULA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[3] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[4\] " "Pin SaidaULA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[4] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[5\] " "Pin SaidaULA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[5] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[6\] " "Pin SaidaULA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[6] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[7\] " "Pin SaidaULA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[7] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[8\] " "Pin SaidaULA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[8] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[9\] " "Pin SaidaULA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[9] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[10\] " "Pin SaidaULA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[10] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[11\] " "Pin SaidaULA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[11] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[12\] " "Pin SaidaULA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[12] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[13\] " "Pin SaidaULA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[13] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[14\] " "Pin SaidaULA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[14] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[15\] " "Pin SaidaULA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[15] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[16\] " "Pin SaidaULA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[16] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[17\] " "Pin SaidaULA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[17] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[18\] " "Pin SaidaULA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[18] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[19\] " "Pin SaidaULA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[19] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[20\] " "Pin SaidaULA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[20] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[21\] " "Pin SaidaULA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[21] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[22\] " "Pin SaidaULA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[22] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[23\] " "Pin SaidaULA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[23] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[24\] " "Pin SaidaULA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[24] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[25\] " "Pin SaidaULA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[25] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[26\] " "Pin SaidaULA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[26] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[27\] " "Pin SaidaULA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[27] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[28\] " "Pin SaidaULA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[28] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[29\] " "Pin SaidaULA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[29] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[30\] " "Pin SaidaULA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[30] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaULA\[31\] " "Pin SaidaULA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaULA[31] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaULA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[0\] " "Pin SaidaRI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[0] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[1\] " "Pin SaidaRI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[1] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[2\] " "Pin SaidaRI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[2] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[3\] " "Pin SaidaRI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[3] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[4\] " "Pin SaidaRI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[4] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[5\] " "Pin SaidaRI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[5] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[6\] " "Pin SaidaRI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[6] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[7\] " "Pin SaidaRI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[7] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[8\] " "Pin SaidaRI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[8] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[9\] " "Pin SaidaRI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[9] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[10\] " "Pin SaidaRI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[10] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[11\] " "Pin SaidaRI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[11] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[12\] " "Pin SaidaRI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[12] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[13\] " "Pin SaidaRI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[13] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[14\] " "Pin SaidaRI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[14] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[15\] " "Pin SaidaRI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[15] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[16\] " "Pin SaidaRI\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[16] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[17\] " "Pin SaidaRI\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[17] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[18\] " "Pin SaidaRI\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[18] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[19\] " "Pin SaidaRI\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[19] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[20\] " "Pin SaidaRI\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[20] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[21\] " "Pin SaidaRI\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[21] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[22\] " "Pin SaidaRI\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[22] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[23\] " "Pin SaidaRI\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[23] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[24\] " "Pin SaidaRI\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[24] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[25\] " "Pin SaidaRI\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[25] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[26\] " "Pin SaidaRI\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[26] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[27\] " "Pin SaidaRI\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[27] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[28\] " "Pin SaidaRI\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[28] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[29\] " "Pin SaidaRI\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[29] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[30\] " "Pin SaidaRI\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[30] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRI\[31\] " "Pin SaidaRI\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRI[31] } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRI[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SaidaRDM " "Pin SaidaRDM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SaidaRDM } } } { "Modulos/TrabalhoFinal.vhd" "" { Text "C:/Projetos/TrabalhoFinal/Modulos/TrabalhoFinal.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SaidaRDM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481070009109 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1481070009109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrabalhoFinal.sdc " "Synopsys Design Constraints File file not found: 'TrabalhoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481070009274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481070009275 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1481070009275 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1481070009276 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1481070009277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481070009278 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481070009279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481070009279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481070009279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481070009280 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481070009280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481070009280 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481070009281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481070009281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1481070009281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481070009281 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 2 96 0 " "Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 2 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1481070009283 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1481070009283 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1481070009283 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481070009285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1481070009285 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1481070009285 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481070009330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481070012577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481070012708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481070012716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481070013048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481070013049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481070013119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y26 X11_Y38 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } { { "loc" "" { Generic "C:/Projetos/TrabalhoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} 0 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481070014689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481070014689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481070014892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481070014894 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1481070014894 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481070014894 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1481070014908 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481070014911 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[0\] 0 " "Pin \"SaidaPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[1\] 0 " "Pin \"SaidaPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[2\] 0 " "Pin \"SaidaPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[3\] 0 " "Pin \"SaidaPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[4\] 0 " "Pin \"SaidaPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[5\] 0 " "Pin \"SaidaPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[6\] 0 " "Pin \"SaidaPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[7\] 0 " "Pin \"SaidaPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[8\] 0 " "Pin \"SaidaPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[9\] 0 " "Pin \"SaidaPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[10\] 0 " "Pin \"SaidaPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[11\] 0 " "Pin \"SaidaPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[12\] 0 " "Pin \"SaidaPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[13\] 0 " "Pin \"SaidaPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[14\] 0 " "Pin \"SaidaPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[15\] 0 " "Pin \"SaidaPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[16\] 0 " "Pin \"SaidaPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[17\] 0 " "Pin \"SaidaPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[18\] 0 " "Pin \"SaidaPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[19\] 0 " "Pin \"SaidaPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[20\] 0 " "Pin \"SaidaPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[21\] 0 " "Pin \"SaidaPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[22\] 0 " "Pin \"SaidaPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[23\] 0 " "Pin \"SaidaPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[24\] 0 " "Pin \"SaidaPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[25\] 0 " "Pin \"SaidaPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[26\] 0 " "Pin \"SaidaPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[27\] 0 " "Pin \"SaidaPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[28\] 0 " "Pin \"SaidaPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[29\] 0 " "Pin \"SaidaPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[30\] 0 " "Pin \"SaidaPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaPC\[31\] 0 " "Pin \"SaidaPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[0\] 0 " "Pin \"SaidaULA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[1\] 0 " "Pin \"SaidaULA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[2\] 0 " "Pin \"SaidaULA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[3\] 0 " "Pin \"SaidaULA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[4\] 0 " "Pin \"SaidaULA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[5\] 0 " "Pin \"SaidaULA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[6\] 0 " "Pin \"SaidaULA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[7\] 0 " "Pin \"SaidaULA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[8\] 0 " "Pin \"SaidaULA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[9\] 0 " "Pin \"SaidaULA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[10\] 0 " "Pin \"SaidaULA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[11\] 0 " "Pin \"SaidaULA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[12\] 0 " "Pin \"SaidaULA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[13\] 0 " "Pin \"SaidaULA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[14\] 0 " "Pin \"SaidaULA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[15\] 0 " "Pin \"SaidaULA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[16\] 0 " "Pin \"SaidaULA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[17\] 0 " "Pin \"SaidaULA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[18\] 0 " "Pin \"SaidaULA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[19\] 0 " "Pin \"SaidaULA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[20\] 0 " "Pin \"SaidaULA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[21\] 0 " "Pin \"SaidaULA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[22\] 0 " "Pin \"SaidaULA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[23\] 0 " "Pin \"SaidaULA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[24\] 0 " "Pin \"SaidaULA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[25\] 0 " "Pin \"SaidaULA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[26\] 0 " "Pin \"SaidaULA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[27\] 0 " "Pin \"SaidaULA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[28\] 0 " "Pin \"SaidaULA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[29\] 0 " "Pin \"SaidaULA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[30\] 0 " "Pin \"SaidaULA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaULA\[31\] 0 " "Pin \"SaidaULA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[0\] 0 " "Pin \"SaidaRI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[1\] 0 " "Pin \"SaidaRI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[2\] 0 " "Pin \"SaidaRI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[3\] 0 " "Pin \"SaidaRI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[4\] 0 " "Pin \"SaidaRI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[5\] 0 " "Pin \"SaidaRI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[6\] 0 " "Pin \"SaidaRI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[7\] 0 " "Pin \"SaidaRI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[8\] 0 " "Pin \"SaidaRI\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[9\] 0 " "Pin \"SaidaRI\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[10\] 0 " "Pin \"SaidaRI\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[11\] 0 " "Pin \"SaidaRI\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[12\] 0 " "Pin \"SaidaRI\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[13\] 0 " "Pin \"SaidaRI\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[14\] 0 " "Pin \"SaidaRI\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[15\] 0 " "Pin \"SaidaRI\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[16\] 0 " "Pin \"SaidaRI\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[17\] 0 " "Pin \"SaidaRI\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[18\] 0 " "Pin \"SaidaRI\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[19\] 0 " "Pin \"SaidaRI\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[20\] 0 " "Pin \"SaidaRI\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[21\] 0 " "Pin \"SaidaRI\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[22\] 0 " "Pin \"SaidaRI\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[23\] 0 " "Pin \"SaidaRI\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[24\] 0 " "Pin \"SaidaRI\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[25\] 0 " "Pin \"SaidaRI\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[26\] 0 " "Pin \"SaidaRI\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[27\] 0 " "Pin \"SaidaRI\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[28\] 0 " "Pin \"SaidaRI\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[29\] 0 " "Pin \"SaidaRI\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[30\] 0 " "Pin \"SaidaRI\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SaidaRI\[31\] 0 " "Pin \"SaidaRI\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481070014913 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1481070014913 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481070015077 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481070015084 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481070015242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481070015841 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1481070016012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/TrabalhoFinal/output_files/TrabalhoFinal.fit.smsg " "Generated suppressed messages file C:/Projetos/TrabalhoFinal/output_files/TrabalhoFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481070016137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481070016314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:20:16 2016 " "Processing ended: Tue Dec 06 22:20:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481070016314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481070016314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481070016314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481070016314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481070017235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481070017236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:20:17 2016 " "Processing started: Tue Dec 06 22:20:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481070017236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481070017236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481070017236 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481070020070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481070020184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481070021160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:20:21 2016 " "Processing ended: Tue Dec 06 22:20:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481070021160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481070021160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481070021160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481070021160 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481070021741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481070022338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481070022339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:20:21 2016 " "Processing started: Tue Dec 06 22:20:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481070022339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481070022339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrabalhoFinal -c TrabalhoFinal " "Command: quartus_sta TrabalhoFinal -c TrabalhoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481070022340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1481070022533 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481070022717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481070022774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481070022774 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrabalhoFinal.sdc " "Synopsys Design Constraints File file not found: 'TrabalhoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1481070022891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1481070022892 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1481070022892 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1481070022892 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1481070022894 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1481070022901 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1481070022903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022919 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1481070022924 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1481070022925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1481070022933 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1481070022933 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1481070022933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481070022944 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1481070022948 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481070022958 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481070022958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481070022995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:20:22 2016 " "Processing ended: Tue Dec 06 22:20:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481070022995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481070022995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481070022995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481070022995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481070023907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481070023908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:20:23 2016 " "Processing started: Tue Dec 06 22:20:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481070023908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481070023908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrabalhoFinal -c TrabalhoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481070023908 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "TrabalhoFinal.vho\", \"TrabalhoFinal_fast.vho TrabalhoFinal_vhd.sdo TrabalhoFinal_vhd_fast.sdo C:/Projetos/TrabalhoFinal/simulation/modelsim/ simulation " "Generated files \"TrabalhoFinal.vho\", \"TrabalhoFinal_fast.vho\", \"TrabalhoFinal_vhd.sdo\" and \"TrabalhoFinal_vhd_fast.sdo\" in directory \"C:/Projetos/TrabalhoFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1481070024343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481070024382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:20:24 2016 " "Processing ended: Tue Dec 06 22:20:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481070024382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481070024382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481070024382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481070024382 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus II Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481070024962 ""}
