{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439281559685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439281559687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 09:25:59 2015 " "Processing started: Tue Aug 11 09:25:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439281559687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439281559687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439281559687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439281559978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheInstructionMemory " "Found entity 1: TheInstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheDataMemory " "Found entity 1: TheDataMemory" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/dan/Documents/aap/fpga/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439281574661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439281574661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1 DE0_NANO.v(237) " "Verilog HDL Implicit Net warning at DE0_NANO.v(237): created implicit net for \"instruction_wr1\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_data DE0_NANO.v(241) " "Verilog HDL Implicit Net warning at DE0_NANO.v(241): created implicit net for \"instruction_wr1_data\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_enable DE0_NANO.v(245) " "Verilog HDL Implicit Net warning at DE0_NANO.v(245): created implicit net for \"instruction_wr1_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit DE0_NANO.v(271) " "Verilog HDL Implicit Net warning at DE0_NANO.v(271): created implicit net for \"carrybit\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr DE0_NANO.v(272) " "Verilog HDL Implicit Net warning at DE0_NANO.v(272): created implicit net for \"carrybit_wr\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr_enable DE0_NANO.v(273) " "Verilog HDL Implicit Net warning at DE0_NANO.v(273): created implicit net for \"carrybit_wr_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush DE0_NANO.v(309) " "Verilog HDL Implicit Net warning at DE0_NANO.v(309): created implicit net for \"flush\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_a DE0_NANO.v(325) " "Verilog HDL Implicit Net warning at DE0_NANO.v(325): created implicit net for \"super_duper_a\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_b DE0_NANO.v(326) " "Verilog HDL Implicit Net warning at DE0_NANO.v(326): created implicit net for \"super_duper_b\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281574662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439281574739 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_NANO.v(92) " "Output port \"DRAM_ADDR\" at DE0_NANO.v(92) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574744 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_NANO.v(93) " "Output port \"DRAM_BA\" at DE0_NANO.v(93) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE0_NANO.v(99) " "Output port \"DRAM_DQM\" at DE0_NANO.v(99) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_NANO.v(94) " "Output port \"DRAM_CAS_N\" at DE0_NANO.v(94) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_NANO.v(95) " "Output port \"DRAM_CKE\" at DE0_NANO.v(95) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_NANO.v(96) " "Output port \"DRAM_CLK\" at DE0_NANO.v(96) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_NANO.v(97) " "Output port \"DRAM_CS_N\" at DE0_NANO.v(97) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_NANO.v(100) " "Output port \"DRAM_RAS_N\" at DE0_NANO.v(100) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_NANO.v(101) " "Output port \"DRAM_WE_N\" at DE0_NANO.v(101) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.v(104) " "Output port \"EPCS_ASDO\" at DE0_NANO.v(104) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.v(106) " "Output port \"EPCS_DCLK\" at DE0_NANO.v(106) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.v(107) " "Output port \"EPCS_NCSO\" at DE0_NANO.v(107) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.v(110) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.v(110) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.v(112) " "Output port \"I2C_SCLK\" at DE0_NANO.v(112) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.v(116) " "Output port \"ADC_CS_N\" at DE0_NANO.v(116) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.v(117) " "Output port \"ADC_SADDR\" at DE0_NANO.v(117) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.v(118) " "Output port \"ADC_SCLK\" at DE0_NANO.v(118) has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281574745 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheInstructionMemory TheInstructionMemory:i_TheInstructionMemory " "Elaborating entity \"TheInstructionMemory\" for hierarchy \"TheInstructionMemory:i_TheInstructionMemory\"" {  } { { "DE0_NANO.v" "i_TheInstructionMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281574747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 InstructionMemory.v(81) " "Verilog HDL assignment warning at InstructionMemory.v(81): truncated value with size 32 to match size of target (20)" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281574806 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionloopcount InstructionMemory.v(76) " "Verilog HDL Always Construct warning at InstructionMemory.v(76): inferring latch(es) for variable \"instructionloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281574806 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:i_registerfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:i_registerfile\"" {  } { { "DE0_NANO.v" "i_registerfile" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281574810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RegisterFile.v(79) " "Verilog HDL assignment warning at RegisterFile.v(79): truncated value with size 32 to match size of target (20)" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281574815 "|DE0_NANO|registerfile:i_registerfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registerloopcount RegisterFile.v(73) " "Verilog HDL Always Construct warning at RegisterFile.v(73): inferring latch(es) for variable \"registerloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281574842 "|DE0_NANO|registerfile:i_registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheDataMemory TheDataMemory:i_TheDataMemory " "Elaborating entity \"TheDataMemory\" for hierarchy \"TheDataMemory:i_TheDataMemory\"" {  } { { "DE0_NANO.v" "i_TheDataMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281575081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DataMemory.v(61) " "Verilog HDL assignment warning at DataMemory.v(61): truncated value with size 32 to match size of target (20)" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575192 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataloopcount DataMemory.v(57) " "Verilog HDL Always Construct warning at DataMemory.v(57): inferring latch(es) for variable \"dataloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575193 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "DE0_NANO.v" "i_fetch" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281575201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(61) " "Verilog HDL assignment warning at Fetch.v(61): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575203 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(100) " "Verilog HDL assignment warning at Fetch.v(100): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575203 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(107) " "Verilog HDL assignment warning at Fetch.v(107): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575203 "|DE0_NANO|fetch:i_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:i_decoder\"" {  } { { "DE0_NANO.v" "i_decoder" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281575204 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(90) " "Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(107) " "Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 32bitdecoder.v(124) " "Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"destination\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575206 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operationnumber 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"operationnumber\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_a 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_a\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_b 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_b\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_4 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_4\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_5 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_5\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575207 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_b 32bitdecoder.v(107) " "Inferred latch for \"super_duper_b\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_a 32bitdecoder.v(107) " "Inferred latch for \"super_duper_a\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[0\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[1\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[2\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[3\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[4\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[5\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575208 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[16\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[16\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[17\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[17\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[18\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[18\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[19\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[19\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[20\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[20\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[21\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[21\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575209 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575210 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[0\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[1\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[2\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[3\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[4\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[5\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439281575211 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:i_execuition " "Elaborating entity \"execution\" for hierarchy \"execution:i_execuition\"" {  } { { "DE0_NANO.v" "i_execuition" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439281575212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(353) " "Verilog HDL assignment warning at Execute.v(353): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575220 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(361) " "Verilog HDL assignment warning at Execute.v(361): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575221 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(365) " "Verilog HDL assignment warning at Execute.v(365): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575221 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(372) " "Verilog HDL assignment warning at Execute.v(372): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575222 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(377) " "Verilog HDL assignment warning at Execute.v(377): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575222 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(383) " "Verilog HDL assignment warning at Execute.v(383): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575222 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(384) " "Verilog HDL assignment warning at Execute.v(384): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575222 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(390) " "Verilog HDL assignment warning at Execute.v(390): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575223 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(394) " "Verilog HDL assignment warning at Execute.v(394): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575223 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(395) " "Verilog HDL assignment warning at Execute.v(395): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575223 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(401) " "Verilog HDL assignment warning at Execute.v(401): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575224 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(402) " "Verilog HDL assignment warning at Execute.v(402): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575224 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(406) " "Verilog HDL assignment warning at Execute.v(406): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575224 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(413) " "Verilog HDL assignment warning at Execute.v(413): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575225 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(420) " "Verilog HDL assignment warning at Execute.v(420): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575226 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(424) " "Verilog HDL assignment warning at Execute.v(424): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575226 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(431) " "Verilog HDL assignment warning at Execute.v(431): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575226 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(436) " "Verilog HDL assignment warning at Execute.v(436): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575227 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(449) " "Verilog HDL assignment warning at Execute.v(449): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575228 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(453) " "Verilog HDL assignment warning at Execute.v(453): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575228 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(460) " "Verilog HDL assignment warning at Execute.v(460): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575229 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(465) " "Verilog HDL assignment warning at Execute.v(465): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575229 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 Execute.v(470) " "Verilog HDL assignment warning at Execute.v(470): truncated value with size 22 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575230 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(474) " "Verilog HDL assignment warning at Execute.v(474): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575230 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(476) " "Verilog HDL assignment warning at Execute.v(476): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575230 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(481) " "Verilog HDL assignment warning at Execute.v(481): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575230 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(488) " "Verilog HDL assignment warning at Execute.v(488): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575231 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(494) " "Verilog HDL assignment warning at Execute.v(494): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575231 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(500) " "Verilog HDL assignment warning at Execute.v(500): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575232 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(506) " "Verilog HDL assignment warning at Execute.v(506): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575232 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(512) " "Verilog HDL assignment warning at Execute.v(512): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575232 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(522) " "Verilog HDL assignment warning at Execute.v(522): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(526) " "Verilog HDL assignment warning at Execute.v(526): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(534) " "Verilog HDL assignment warning at Execute.v(534): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(536) " "Verilog HDL assignment warning at Execute.v(536): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(541) " "Verilog HDL assignment warning at Execute.v(541): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(544) " "Verilog HDL assignment warning at Execute.v(544): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575233 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(554) " "Verilog HDL assignment warning at Execute.v(554): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575234 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(558) " "Verilog HDL assignment warning at Execute.v(558): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575234 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(568) " "Verilog HDL assignment warning at Execute.v(568): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575235 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(572) " "Verilog HDL assignment warning at Execute.v(572): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575235 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(582) " "Verilog HDL assignment warning at Execute.v(582): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575235 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(586) " "Verilog HDL assignment warning at Execute.v(586): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575235 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(596) " "Verilog HDL assignment warning at Execute.v(596): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575236 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(600) " "Verilog HDL assignment warning at Execute.v(600): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575236 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(611) " "Verilog HDL assignment warning at Execute.v(611): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575237 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(615) " "Verilog HDL assignment warning at Execute.v(615): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575237 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(625) " "Verilog HDL assignment warning at Execute.v(625): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575237 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(629) " "Verilog HDL assignment warning at Execute.v(629): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439281575238 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd2 Execute.v(122) " "Output port \"data_rd2\" at Execute.v(122) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575248 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd3 Execute.v(123) " "Output port \"data_rd3\" at Execute.v(123) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575248 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd4 Execute.v(124) " "Output port \"data_rd4\" at Execute.v(124) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575248 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2 Execute.v(127) " "Output port \"data_wr2\" at Execute.v(127) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575248 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3 Execute.v(128) " "Output port \"data_wr3\" at Execute.v(128) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575249 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4 Execute.v(129) " "Output port \"data_wr4\" at Execute.v(129) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575249 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2_data Execute.v(131) " "Output port \"data_wr2_data\" at Execute.v(131) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575249 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3_data Execute.v(132) " "Output port \"data_wr3_data\" at Execute.v(132) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575249 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4_data Execute.v(133) " "Output port \"data_wr4_data\" at Execute.v(133) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439281575249 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "myreset " "Net \"myreset\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "myreset" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439281576789 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439281576789 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1439281577805 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[0\] " "bidirectional pin \"gpio_0\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[1\] " "bidirectional pin \"gpio_0\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[2\] " "bidirectional pin \"gpio_0\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[3\] " "bidirectional pin \"gpio_0\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[4\] " "bidirectional pin \"gpio_0\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[5\] " "bidirectional pin \"gpio_0\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[6\] " "bidirectional pin \"gpio_0\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[7\] " "bidirectional pin \"gpio_0\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[8\] " "bidirectional pin \"gpio_0\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[9\] " "bidirectional pin \"gpio_0\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[10\] " "bidirectional pin \"gpio_0\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[11\] " "bidirectional pin \"gpio_0\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[12\] " "bidirectional pin \"gpio_0\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[13\] " "bidirectional pin \"gpio_0\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[14\] " "bidirectional pin \"gpio_0\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[15\] " "bidirectional pin \"gpio_0\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[16\] " "bidirectional pin \"gpio_0\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[17\] " "bidirectional pin \"gpio_0\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[18\] " "bidirectional pin \"gpio_0\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[19\] " "bidirectional pin \"gpio_0\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[20\] " "bidirectional pin \"gpio_0\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[21\] " "bidirectional pin \"gpio_0\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[22\] " "bidirectional pin \"gpio_0\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[23\] " "bidirectional pin \"gpio_0\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[24\] " "bidirectional pin \"gpio_0\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[25\] " "bidirectional pin \"gpio_0\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[26\] " "bidirectional pin \"gpio_0\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[27\] " "bidirectional pin \"gpio_0\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[28\] " "bidirectional pin \"gpio_0\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[29\] " "bidirectional pin \"gpio_0\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[30\] " "bidirectional pin \"gpio_0\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[31\] " "bidirectional pin \"gpio_0\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[32\] " "bidirectional pin \"gpio_0\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[33\] " "bidirectional pin \"gpio_0\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[0\] " "bidirectional pin \"gpio_1\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[1\] " "bidirectional pin \"gpio_1\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[2\] " "bidirectional pin \"gpio_1\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[3\] " "bidirectional pin \"gpio_1\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[4\] " "bidirectional pin \"gpio_1\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[5\] " "bidirectional pin \"gpio_1\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[6\] " "bidirectional pin \"gpio_1\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[7\] " "bidirectional pin \"gpio_1\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[8\] " "bidirectional pin \"gpio_1\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[9\] " "bidirectional pin \"gpio_1\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[10\] " "bidirectional pin \"gpio_1\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[11\] " "bidirectional pin \"gpio_1\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[12\] " "bidirectional pin \"gpio_1\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[13\] " "bidirectional pin \"gpio_1\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[14\] " "bidirectional pin \"gpio_1\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[15\] " "bidirectional pin \"gpio_1\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[16\] " "bidirectional pin \"gpio_1\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[17\] " "bidirectional pin \"gpio_1\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[18\] " "bidirectional pin \"gpio_1\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[19\] " "bidirectional pin \"gpio_1\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[20\] " "bidirectional pin \"gpio_1\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[21\] " "bidirectional pin \"gpio_1\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[22\] " "bidirectional pin \"gpio_1\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[23\] " "bidirectional pin \"gpio_1\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[24\] " "bidirectional pin \"gpio_1\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[25\] " "bidirectional pin \"gpio_1\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[26\] " "bidirectional pin \"gpio_1\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[27\] " "bidirectional pin \"gpio_1\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[28\] " "bidirectional pin \"gpio_1\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[29\] " "bidirectional pin \"gpio_1\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[30\] " "bidirectional pin \"gpio_1\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[31\] " "bidirectional pin \"gpio_1\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[32\] " "bidirectional pin \"gpio_1\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[33\] " "bidirectional pin \"gpio_1\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1439281577817 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1439281577817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439281577833 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1439281577833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1439281577848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1439281578028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_0_IN\[0\] " "No output dependent on input pin \"gpio_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|gpio_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_0_IN\[1\] " "No output dependent on input pin \"gpio_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|gpio_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_IN\[0\] " "No output dependent on input pin \"gpio_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|gpio_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_IN\[1\] " "No output dependent on input pin \"gpio_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439281578120 "|DE0_NANO|gpio_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1439281578120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1439281578121 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1439281578121 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1439281578121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1439281578121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439281578146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 09:26:18 2015 " "Processing ended: Tue Aug 11 09:26:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439281578146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439281578146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439281578146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439281578146 ""}
