# system info fpga_mem on 2015.07.02.15:56:37
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1435820145
#
#
# Files generated for fpga_mem on 2015.07.02.15:56:37
files:
filepath,kind,attributes,module,is_top
fpga_mem/simulation/fpga_mem.v,VERILOG,,fpga_mem,true
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0,false
fpga_mem/simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0.v,VERILOG,,fpga_mem_mm_interconnect_0,false
fpga_mem/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
fpga_mem/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
fpga_mem/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_pll0.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_pll0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_clock_pair_generator.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_read_valid_selector.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_reset.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_acv_ldc.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_memphy.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_reset_sync.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_new_io_pads.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_read_datapath.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_write_datapath.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_phy_csr.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_iss_probe.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_flop_mem.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_p0_altdqdqs.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/altdq_dqs2_acv_cyclonev.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_p0,false
fpga_mem/simulation/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer.c,OTHER,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer.h,OTHER,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_software/sequencer_defines.h,OTHER,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl,OTHER,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_lfsr36.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux_002.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux_005.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_data_decoder.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_irq_mapper.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router_002.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_lfsr72.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_ram_csr.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router_001.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_ddr3.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_ram.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_di_buffer.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_lfsr12.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_datamux.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_xbar_mux_003.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_jumplogic.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router_005.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_bitcheck.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_xbar_demux_005.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_write_decoder.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_mm_interconnect_0_id_router_003.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_reg_file.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_read_datapath.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_sequencer_mem.hex,HEX,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_AC_ROM.hex,HEX,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_s0_inst_ROM.hex,HEX,,fpga_mem_mem_if_ddr3_emif_0_s0,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_dmaster,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_c0.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_c0,false
fpga_mem/simulation/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_oct_cyclonev,false
fpga_mem/simulation/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_dll_cyclonev,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_mm_interconnect_0.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_mm_interconnect_0,false
fpga_mem/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
fpga_mem/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
fpga_mem/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
fpga_mem/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
fpga_mem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
fpga_mem/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_addr_router,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_addr_router_010.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_addr_router_010,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_id_router,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_cmd_xbar_demux,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_demux_010.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_cmd_xbar_demux_010,false
fpga_mem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_cmd_xbar_mux,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_cmd_xbar_mux,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_rsp_xbar_demux,false
fpga_mem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_rsp_xbar_mux,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_rsp_xbar_mux,false
fpga_mem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_rsp_xbar_mux_010,false
fpga_mem/simulation/submodules/fpga_mem_mm_interconnect_0_rsp_xbar_mux_010.sv,SYSTEM_VERILOG,,fpga_mem_mm_interconnect_0_rsp_xbar_mux_010,false
fpga_mem/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
fpga_mem/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
fpga_mem/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
fpga_mem/simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_pli_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_timing_adt.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_dmaster_timing_adt,false
fpga_mem/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
fpga_mem/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
fpga_mem/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_dmaster_b2p_adapter,false
fpga_mem/simulation/submodules/fpga_mem_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v,VERILOG,,fpga_mem_mem_if_ddr3_emif_0_dmaster_p2b_adapter,false
fpga_mem/simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
fpga_mem/simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fpga_mem.mem_if_ddr3_emif_0,fpga_mem_mem_if_ddr3_emif_0
fpga_mem.mem_if_ddr3_emif_0.pll0,fpga_mem_mem_if_ddr3_emif_0_pll0
fpga_mem.mem_if_ddr3_emif_0.p0,fpga_mem_mem_if_ddr3_emif_0_p0
fpga_mem.mem_if_ddr3_emif_0.m0,afi_mux_ddr3_ddrx
fpga_mem.mem_if_ddr3_emif_0.s0,fpga_mem_mem_if_ddr3_emif_0_s0
fpga_mem.mem_if_ddr3_emif_0.dmaster,fpga_mem_mem_if_ddr3_emif_0_dmaster
fpga_mem.mem_if_ddr3_emif_0.dmaster.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
fpga_mem.mem_if_ddr3_emif_0.dmaster.timing_adt,fpga_mem_mem_if_ddr3_emif_0_dmaster_timing_adt
fpga_mem.mem_if_ddr3_emif_0.dmaster.fifo,altera_avalon_sc_fifo
fpga_mem.mem_if_ddr3_emif_0.dmaster.b2p,altera_avalon_st_bytes_to_packets
fpga_mem.mem_if_ddr3_emif_0.dmaster.p2b,altera_avalon_st_packets_to_bytes
fpga_mem.mem_if_ddr3_emif_0.dmaster.transacto,altera_avalon_packets_to_master
fpga_mem.mem_if_ddr3_emif_0.dmaster.b2p_adapter,fpga_mem_mem_if_ddr3_emif_0_dmaster_b2p_adapter
fpga_mem.mem_if_ddr3_emif_0.dmaster.p2b_adapter,fpga_mem_mem_if_ddr3_emif_0_dmaster_p2b_adapter
fpga_mem.mem_if_ddr3_emif_0.dmaster.rst_controller,altera_reset_controller
fpga_mem.mem_if_ddr3_emif_0.c0,fpga_mem_mem_if_ddr3_emif_0_c0
fpga_mem.mem_if_ddr3_emif_0.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
fpga_mem.mem_if_ddr3_emif_0.c0.a0,alt_mem_ddrx_mm_st_converter
fpga_mem.mem_if_ddr3_emif_0.oct0,altera_mem_if_oct_cyclonev
fpga_mem.mem_if_ddr3_emif_0.dll0,altera_mem_if_dll_cyclonev
fpga_mem.mem_if_ddr3_emif_0.mm_interconnect_0,fpga_mem_mem_if_ddr3_emif_0_mm_interconnect_0
fpga_mem.mem_if_ddr3_emif_0.mm_interconnect_0.dmaster_master_translator,altera_merlin_master_translator
fpga_mem.mem_if_ddr3_emif_0.mm_interconnect_0.s0_seq_debug_translator,altera_merlin_slave_translator
fpga_mem.mm_bridge_0,altera_avalon_mm_bridge
fpga_mem.mm_bridge_1,altera_avalon_mm_bridge
fpga_mem.mm_bridge_2,altera_avalon_mm_bridge
fpga_mem.mm_bridge_3,altera_avalon_mm_bridge
fpga_mem.mm_bridge_4,altera_avalon_mm_bridge
fpga_mem.mm_bridge_5,altera_avalon_mm_bridge
fpga_mem.mm_bridge_6,altera_avalon_mm_bridge
fpga_mem.mm_bridge_7,altera_avalon_mm_bridge
fpga_mem.mm_bridge_8,altera_avalon_mm_bridge
fpga_mem.mm_bridge_9,altera_avalon_mm_bridge
fpga_mem.mm_bridge_10,altera_avalon_mm_bridge
fpga_mem.mm_bridge_11,altera_avalon_mm_bridge
fpga_mem.mm_interconnect_0,fpga_mem_mm_interconnect_0
fpga_mem.mm_interconnect_0.mm_bridge_0_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_1_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_2_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_3_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_4_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_5_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_6_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_7_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_8_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_9_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_10_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mm_bridge_11_m0_translator,altera_merlin_master_translator
fpga_mem.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator,altera_merlin_slave_translator
fpga_mem.mm_interconnect_0.mm_bridge_0_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_1_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_2_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_3_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_4_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_5_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_6_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_7_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_8_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_9_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_10_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mm_bridge_11_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
fpga_mem.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
fpga_mem.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
fpga_mem.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
fpga_mem.mm_interconnect_0.addr_router,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_001,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_002,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_003,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_004,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_005,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_006,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_007,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_008,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_009,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_011,fpga_mem_mm_interconnect_0_addr_router
fpga_mem.mm_interconnect_0.addr_router_010,fpga_mem_mm_interconnect_0_addr_router_010
fpga_mem.mm_interconnect_0.id_router,fpga_mem_mm_interconnect_0_id_router
fpga_mem.mm_interconnect_0.cmd_xbar_demux,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_001,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_002,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_003,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_004,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_005,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_006,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_007,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_008,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_009,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_011,fpga_mem_mm_interconnect_0_cmd_xbar_demux
fpga_mem.mm_interconnect_0.cmd_xbar_demux_010,fpga_mem_mm_interconnect_0_cmd_xbar_demux_010
fpga_mem.mm_interconnect_0.cmd_xbar_mux,fpga_mem_mm_interconnect_0_cmd_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_demux,fpga_mem_mm_interconnect_0_rsp_xbar_demux
fpga_mem.mm_interconnect_0.rsp_xbar_mux,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_001,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_002,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_003,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_004,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_005,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_006,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_007,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_008,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_009,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_011,fpga_mem_mm_interconnect_0_rsp_xbar_mux
fpga_mem.mm_interconnect_0.rsp_xbar_mux_010,fpga_mem_mm_interconnect_0_rsp_xbar_mux_010
fpga_mem.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
fpga_mem.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
fpga_mem.rst_controller,altera_reset_controller
fpga_mem.rst_controller_001,altera_reset_controller
fpga_mem.rst_controller_002,altera_reset_controller
