{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575657674803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575657674809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:41:14 2019 " "Processing started: Fri Dec 06 13:41:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575657674809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657674809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blockGame -c blockGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off blockGame -c blockGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657674809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575657675941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575657675941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockgame.v 1 1 " "Found 1 design units, including 1 entities, in source file blockgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockGame " "Found entity 1: blockGame" {  } { { "blockGame.v" "" { Text "M:/ECE-287/Final/blockGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575657683390 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "level0_generator.v(63) " "Verilog HDL information at level0_generator.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "level0_generator.v" "" { Text "M:/ECE-287/Final/level0_generator.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575657683394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blocks blockS level0_generator.v(10) " "Verilog HDL Declaration information at level0_generator.v(10): object \"blocks\" differs only in case from object \"blockS\" in the same scope" {  } { { "level0_generator.v" "" { Text "M:/ECE-287/Final/level0_generator.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level0_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file level0_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 level0_generator " "Found entity 1: level0_generator" {  } { { "level0_generator.v" "" { Text "M:/ECE-287/Final/level0_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file level1_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1_generator " "Found entity 1: level1_generator" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blocks blockS level2_generator.v(10) " "Verilog HDL Declaration information at level2_generator.v(10): object \"blocks\" differs only in case from object \"blockS\" in the same scope" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file level2_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_generator " "Found entity 1: level2_generator" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_converter " "Found entity 1: clock_converter" {  } { { "clock_converter.v" "" { Text "M:/ECE-287/Final/clock_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN collision.v(7) " "Verilog HDL Declaration information at collision.v(7): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "collision.v" "" { Text "M:/ECE-287/Final/collision.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.v 1 1 " "Found 1 design units, including 1 entities, in source file collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.v" "" { Text "M:/ECE-287/Final/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.v 1 1 " "Found 1 design units, including 1 entities, in source file text.v" { { "Info" "ISGN_ENTITY_NAME" "1 text " "Found entity 1: text" {  } { { "text.v" "" { Text "M:/ECE-287/Final/text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "M:/ECE-287/Final/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657683425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blockGame " "Elaborating entity \"blockGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575657683467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:clocks " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:clocks\"" {  } { { "blockGame.v" "clocks" { Text "M:/ECE-287/Final/blockGame.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up UP player_movement.v(2) " "Verilog HDL Declaration information at player_movement.v(2): object \"up\" differs only in case from object \"UP\" in the same scope" {  } { { "player_movement.v" "" { Text "M:/ECE-287/Final/player_movement.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down DOWN player_movement.v(2) " "Verilog HDL Declaration information at player_movement.v(2): object \"down\" differs only in case from object \"DOWN\" in the same scope" {  } { { "player_movement.v" "" { Text "M:/ECE-287/Final/player_movement.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT player_movement.v(2) " "Verilog HDL Declaration information at player_movement.v(2): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "player_movement.v" "" { Text "M:/ECE-287/Final/player_movement.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT player_movement.v(2) " "Verilog HDL Declaration information at player_movement.v(2): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "player_movement.v" "" { Text "M:/ECE-287/Final/player_movement.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575657683536 ""}
{ "Warning" "WSGN_SEARCH_FILE" "player_movement.v 1 1 " "Using design file player_movement.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 player_movement " "Found entity 1: player_movement" {  } { { "player_movement.v" "" { Text "M:/ECE-287/Final/player_movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575657683536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575657683536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_movement player_movement:move " "Elaborating entity \"player_movement\" for hierarchy \"player_movement:move\"" {  } { { "blockGame.v" "move" { Text "M:/ECE-287/Final/blockGame.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level0_generator level0_generator:lv0 " "Elaborating entity \"level0_generator\" for hierarchy \"level0_generator:lv0\"" {  } { { "blockGame.v" "lv0" { Text "M:/ECE-287/Final/blockGame.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683542 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blocks\[15..3\] level0_generator.v(10) " "Output port \"blocks\[15..3\]\" at level0_generator.v(10) has no driver" {  } { { "level0_generator.v" "" { Text "M:/ECE-287/Final/level0_generator.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575657683547 "|blockGame|level0_generator:lv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1_generator level1_generator:lv1 " "Elaborating entity \"level1_generator\" for hierarchy \"level1_generator:lv1\"" {  } { { "blockGame.v" "lv1" { Text "M:/ECE-287/Final/blockGame.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(189) " "Verilog HDL assignment warning at level1_generator.v(189): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683584 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(191) " "Verilog HDL assignment warning at level1_generator.v(191): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683584 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(193) " "Verilog HDL assignment warning at level1_generator.v(193): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683584 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(195) " "Verilog HDL assignment warning at level1_generator.v(195): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683584 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(197) " "Verilog HDL assignment warning at level1_generator.v(197): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683585 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(199) " "Verilog HDL assignment warning at level1_generator.v(199): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683585 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(203) " "Verilog HDL assignment warning at level1_generator.v(203): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683585 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(204) " "Verilog HDL assignment warning at level1_generator.v(204): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683586 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(205) " "Verilog HDL assignment warning at level1_generator.v(205): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683586 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(206) " "Verilog HDL assignment warning at level1_generator.v(206): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683586 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(207) " "Verilog HDL assignment warning at level1_generator.v(207): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683586 "|blockGame|level1_generator:lv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level1_generator.v(208) " "Verilog HDL assignment warning at level1_generator.v(208): truncated value with size 10 to match size of target (9)" {  } { { "level1_generator.v" "" { Text "M:/ECE-287/Final/level1_generator.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683586 "|blockGame|level1_generator:lv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_generator level2_generator:lv2 " "Elaborating entity \"level2_generator\" for hierarchy \"level2_generator:lv2\"" {  } { { "blockGame.v" "lv2" { Text "M:/ECE-287/Final/blockGame.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(167) " "Verilog HDL assignment warning at level2_generator.v(167): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683607 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(169) " "Verilog HDL assignment warning at level2_generator.v(169): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683607 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(171) " "Verilog HDL assignment warning at level2_generator.v(171): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(173) " "Verilog HDL assignment warning at level2_generator.v(173): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(175) " "Verilog HDL assignment warning at level2_generator.v(175): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(178) " "Verilog HDL assignment warning at level2_generator.v(178): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(179) " "Verilog HDL assignment warning at level2_generator.v(179): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(180) " "Verilog HDL assignment warning at level2_generator.v(180): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(181) " "Verilog HDL assignment warning at level2_generator.v(181): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 level2_generator.v(182) " "Verilog HDL assignment warning at level2_generator.v(182): truncated value with size 10 to match size of target (9)" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blocks\[15..12\] level2_generator.v(10) " "Output port \"blocks\[15..12\]\" at level2_generator.v(10) has no driver" {  } { { "level2_generator.v" "" { Text "M:/ECE-287/Final/level2_generator.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575657683609 "|blockGame|level2_generator:lv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:WL " "Elaborating entity \"collision\" for hierarchy \"collision:WL\"" {  } { { "blockGame.v" "WL" { Text "M:/ECE-287/Final/blockGame.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text text:words " "Elaborating entity \"text\" for hierarchy \"text:words\"" {  } { { "blockGame.v" "words" { Text "M:/ECE-287/Final/blockGame.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "blockGame.v" "VGA" { Text "M:/ECE-287/Final/blockGame.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657683630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575657685592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575657686465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE-287/Final/output_files/blockGame.map.smsg " "Generated suppressed messages file M:/ECE-287/Final/output_files/blockGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657686574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575657687217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575657687217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1807 " "Implemented 1807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575657687742 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575657687742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1771 " "Implemented 1771 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575657687742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575657687742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575657687986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:41:27 2019 " "Processing ended: Fri Dec 06 13:41:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575657687986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575657687986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575657687986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575657687986 ""}
