GAS LISTING /tmp/ccF2Ts6s.s 			page 1


   1              		.file	"gd32vf103_eclic.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.eclic_global_interrupt_enable,"ax",@progbits
  10              		.align	1
  11              		.globl	eclic_global_interrupt_enable
  13              	eclic_global_interrupt_enable:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \file  gd32vf103_eclic.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief ECLIC(Enhancement Core-Local Interrupt Controller) driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****        this list of conditions and the following disclaimer in the documentation
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****        may be used to endorse or promote products derived from this software without
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** #include "gd32vf103_eclic.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** #include "riscv_encoding.h"
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** #define REG_DBGMCU2       ((uint32_t)0xE0042008)
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** #define REG_DBGMCU2EN     ((uint32_t)0xE004200C)
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      enable the global interrupt
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  none
GAS LISTING /tmp/ccF2Ts6s.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_global_interrupt_enable(void){
  16              		.loc 1 47 41
  17              		.cfi_startproc
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     /* set machine interrupt enable bit */
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     set_csr(mstatus, MSTATUS_MIE);
  18              		.loc 1 49 5
  19              	.LBB2:
  20              		.loc 1 49 5
  21              		.loc 1 49 5
  22              		.loc 1 49 5
  23              	 #APP
  24              	# 49 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c" 1
  50              	}
  25              		csrrs a5, mstatus, 8
  26              	# 0 "" 2
  27              	.LVL0:
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     set_csr(mstatus, MSTATUS_MIE);
  28              		.loc 1 49 5
  29              	 #NO_APP
  30              	.LBE2:
  31              		.loc 1 50 1 is_stmt 0
  32 0004 8280     		ret
  33              		.cfi_endproc
  34              	.LFE2:
  36              		.section	.text.eclic_global_interrupt_disable,"ax",@progbits
  37              		.align	1
  38              		.globl	eclic_global_interrupt_disable
  40              	eclic_global_interrupt_disable:
  41              	.LFB3:
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      disable the global interrupt
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  none
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_global_interrupt_disable(void){
  42              		.loc 1 58 42 is_stmt 1
  43              		.cfi_startproc
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     /* clear machine interrupt enable bit */
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     clear_csr(mstatus, MSTATUS_MIE);
  44              		.loc 1 60 5
  45              	.LBB3:
  46              		.loc 1 60 5
  47              		.loc 1 60 5
  48              		.loc 1 60 5
  49              	 #APP
  50              	# 60 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c" 1
  61              	}
  51              		csrrc a5, mstatus, 8
  52              	# 0 "" 2
  53              	.LVL1:
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     clear_csr(mstatus, MSTATUS_MIE);
  54              		.loc 1 60 5
GAS LISTING /tmp/ccF2Ts6s.s 			page 3


  55              	 #NO_APP
  56              	.LBE3:
  57              		.loc 1 61 1 is_stmt 0
  58 0004 8280     		ret
  59              		.cfi_endproc
  60              	.LFE3:
  62              		.section	.text.eclic_priority_group_set,"ax",@progbits
  63              		.align	1
  64              		.globl	eclic_priority_group_set
  66              	eclic_priority_group_set:
  67              	.LFB4:
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      set the priority group
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  prigroup: specify the priority group
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****       \arg        ECLIC_PRIGROUP_LEVEL0_PRIO4
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****       \arg        ECLIC_PRIGROUP_LEVEL1_PRIO3
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****       \arg        ECLIC_PRIGROUP_LEVEL2_PRIO2
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****       \arg        ECLIC_PRIGROUP_LEVEL3_PRIO1
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****       \arg        ECLIC_PRIGROUP_LEVEL4_PRIO0
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_priority_group_set(uint32_t prigroup) {
  68              		.loc 1 74 50 is_stmt 1
  69              		.cfi_startproc
  70              	.LVL2:
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_set_nlbits(prigroup);
  71              		.loc 1 75 5
  72 0000 1375F50F 		andi	a0,a0,0xff
  73              	.LVL3:
  74 0004 17030000 		tail	eclic_set_nlbits
  74      67000300 
  75              	.LVL4:
  76              		.cfi_endproc
  77              	.LFE4:
  79              		.section	.text.eclic_irq_enable,"ax",@progbits
  80              		.align	1
  81              		.globl	eclic_irq_enable
  83              	eclic_irq_enable:
  84              	.LFB5:
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** }
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      enable the interrupt request
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  source: interrupt request, detailed in IRQn_Type
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  level: the level needed to set (maximum is 15, refer to the priority group)
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  priority: the priority needed to set (maximum is 15, refer to the priority group)
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_irq_enable(uint32_t source, uint8_t lvl_abs, uint8_t priority) {
  85              		.loc 1 86 75
  86              		.cfi_startproc
  87              	.LVL5:
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_enable_interrupt(source);
  88              		.loc 1 87 5
GAS LISTING /tmp/ccF2Ts6s.s 			page 4


  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_enable_interrupt(source);
  89              		.loc 1 86 75 is_stmt 0
  90 0000 4111     		addi	sp,sp,-16
  91              	.LCFI0:
  92              		.cfi_def_cfa_offset 16
  93 0002 06C6     		sw	ra,12(sp)
  94 0004 22C4     		sw	s0,8(sp)
  95 0006 26C2     		sw	s1,4(sp)
  96 0008 4AC0     		sw	s2,0(sp)
  97              		.cfi_offset 1, -4
  98              		.cfi_offset 8, -8
  99              		.cfi_offset 9, -12
 100              		.cfi_offset 18, -16
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_enable_interrupt(source);
 101              		.loc 1 86 75
 102 000a 2A84     		mv	s0,a0
 103 000c B284     		mv	s1,a2
 104 000e 2E89     		mv	s2,a1
 105              		.loc 1 87 5
 106 0010 97000000 		call	eclic_enable_interrupt
 106      E7800000 
 107              	.LVL6:
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_set_irq_lvl_abs(source, lvl_abs);
 108              		.loc 1 88 5 is_stmt 1
 109 0018 CA85     		mv	a1,s2
 110 001a 2285     		mv	a0,s0
 111 001c 97000000 		call	eclic_set_irq_lvl_abs
 111      E7800000 
 112              	.LVL7:
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_set_irq_priority(source, priority);
 113              		.loc 1 89 5
 114 0024 2285     		mv	a0,s0
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** }
 115              		.loc 1 90 1 is_stmt 0
 116 0026 2244     		lw	s0,8(sp)
 117              		.cfi_restore 8
 118              	.LVL8:
 119 0028 B240     		lw	ra,12(sp)
 120              		.cfi_restore 1
 121 002a 0249     		lw	s2,0(sp)
 122              		.cfi_restore 18
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_set_irq_priority(source, priority);
 123              		.loc 1 89 5
 124 002c A685     		mv	a1,s1
 125              		.loc 1 90 1
 126 002e 9244     		lw	s1,4(sp)
 127              		.cfi_restore 9
 128 0030 4101     		addi	sp,sp,16
 129              	.LCFI1:
 130              		.cfi_def_cfa_offset 0
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_set_irq_priority(source, priority);
 131              		.loc 1 89 5
 132 0032 17030000 		tail	eclic_set_irq_priority
 132      67000300 
 133              	.LVL9:
 134              		.cfi_endproc
 135              	.LFE5:
GAS LISTING /tmp/ccF2Ts6s.s 			page 5


 137              		.section	.text.eclic_irq_disable,"ax",@progbits
 138              		.align	1
 139              		.globl	eclic_irq_disable
 141              	eclic_irq_disable:
 142              	.LFB6:
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      disable the interrupt request
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  source: interrupt request, detailed in IRQn_Type
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_irq_disable(uint32_t source) {
 143              		.loc 1 98 41 is_stmt 1
 144              		.cfi_startproc
 145              	.LVL10:
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     eclic_disable_interrupt(source);
 146              		.loc 1 99 5
 147 0000 17030000 		tail	eclic_disable_interrupt
 147      67000300 
 148              	.LVL11:
 149              		.cfi_endproc
 150              	.LFE6:
 152              		.section	.text.eclic_system_reset,"ax",@progbits
 153              		.align	1
 154              		.globl	eclic_system_reset
 156              	eclic_system_reset:
 157              	.LFB7:
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** }
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      reset system
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  none
 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_system_reset(void) {
 158              		.loc 1 108 31
 159              		.cfi_startproc
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     REG32(REG_DBGMCU2EN) = 0x4b5a6978;
 160              		.loc 1 109 5
 161              		.loc 1 109 26 is_stmt 0
 162 0000 B7775A4B 		li	a5,1264218112
 163 0004 372704E0 		li	a4,-536600576
 164 0008 93878797 		addi	a5,a5,-1672
 165 000c 5CC7     		sw	a5,12(a4)
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     REG32(REG_DBGMCU2) = 0x1;
 166              		.loc 1 110 5 is_stmt 1
 167              		.loc 1 110 24 is_stmt 0
 168 000e 8547     		li	a5,1
 169 0010 1CC7     		sw	a5,8(a4)
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** }
 170              		.loc 1 111 1
 171 0012 8280     		ret
 172              		.cfi_endproc
 173              	.LFE7:
 175              		.section	.text.eclic_send_event,"ax",@progbits
GAS LISTING /tmp/ccF2Ts6s.s 			page 6


 176              		.align	1
 177              		.globl	eclic_send_event
 179              	eclic_send_event:
 180              	.LFB8:
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** 
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** /*!
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \brief      send event(SEV)
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[in]  none
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \param[out] none
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     \retval     none
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** */
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c **** void eclic_send_event(void) {
 181              		.loc 1 119 29 is_stmt 1
 182              		.cfi_startproc
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     set_csr(0x812, 0x1);
 183              		.loc 1 120 5
 184              	.LBB4:
 185              		.loc 1 120 5
 186              		.loc 1 120 5
 187              		.loc 1 120 5
 188              	 #APP
 189              	# 120 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c" 1
 121              	}
 190              		csrrs a5, 0x812, 1
 191              	# 0 "" 2
 192              	.LVL12:
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c ****     set_csr(0x812, 0x1);
 193              		.loc 1 120 5
 194              	 #NO_APP
 195              	.LBE4:
 196              		.loc 1 121 1 is_stmt 0
 197 0004 8280     		ret
 198              		.cfi_endproc
 199              	.LFE8:
 201              		.text
 202              	.Letext0:
 203              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 204              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 205              		.file 4 "../Firmware/RISCV/drivers/n200_func.h"
GAS LISTING /tmp/ccF2Ts6s.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_eclic.c
     /tmp/ccF2Ts6s.s:13     .text.eclic_global_interrupt_enable:0000000000000000 eclic_global_interrupt_enable
     /tmp/ccF2Ts6s.s:17     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:18     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:20     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:21     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:22     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c:49     .text.eclic_global_interrupt_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:31     .text.eclic_global_interrupt_enable:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:32     .text.eclic_global_interrupt_enable:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:33     .text.eclic_global_interrupt_enable:0000000000000006 .L0 
     /tmp/ccF2Ts6s.s:40     .text.eclic_global_interrupt_disable:0000000000000000 eclic_global_interrupt_disable
     /tmp/ccF2Ts6s.s:43     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:44     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:46     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:47     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:48     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c:60     .text.eclic_global_interrupt_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:57     .text.eclic_global_interrupt_disable:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:58     .text.eclic_global_interrupt_disable:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:59     .text.eclic_global_interrupt_disable:0000000000000006 .L0 
     /tmp/ccF2Ts6s.s:66     .text.eclic_priority_group_set:0000000000000000 eclic_priority_group_set
     /tmp/ccF2Ts6s.s:69     .text.eclic_priority_group_set:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:71     .text.eclic_priority_group_set:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:72     .text.eclic_priority_group_set:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:76     .text.eclic_priority_group_set:000000000000000c .L0 
     /tmp/ccF2Ts6s.s:83     .text.eclic_irq_enable:0000000000000000 eclic_irq_enable
     /tmp/ccF2Ts6s.s:86     .text.eclic_irq_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:88     .text.eclic_irq_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:89     .text.eclic_irq_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:90     .text.eclic_irq_enable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:92     .text.eclic_irq_enable:0000000000000002 .L0 
     /tmp/ccF2Ts6s.s:97     .text.eclic_irq_enable:000000000000000a .L0 
     /tmp/ccF2Ts6s.s:98     .text.eclic_irq_enable:000000000000000a .L0 
     /tmp/ccF2Ts6s.s:99     .text.eclic_irq_enable:000000000000000a .L0 
     /tmp/ccF2Ts6s.s:100    .text.eclic_irq_enable:000000000000000a .L0 
     /tmp/ccF2Ts6s.s:102    .text.eclic_irq_enable:000000000000000a .L0 
     /tmp/ccF2Ts6s.s:106    .text.eclic_irq_enable:0000000000000010 .L0 
     /tmp/ccF2Ts6s.s:109    .text.eclic_irq_enable:0000000000000018 .L0 
     /tmp/ccF2Ts6s.s:114    .text.eclic_irq_enable:0000000000000024 .L0 
     /tmp/ccF2Ts6s.s:116    .text.eclic_irq_enable:0000000000000026 .L0 
     /tmp/ccF2Ts6s.s:117    .text.eclic_irq_enable:0000000000000028 .L0 
     /tmp/ccF2Ts6s.s:120    .text.eclic_irq_enable:000000000000002a .L0 
     /tmp/ccF2Ts6s.s:122    .text.eclic_irq_enable:000000000000002c .L0 
     /tmp/ccF2Ts6s.s:124    .text.eclic_irq_enable:000000000000002c .L0 
     /tmp/ccF2Ts6s.s:126    .text.eclic_irq_enable:000000000000002e .L0 
     /tmp/ccF2Ts6s.s:127    .text.eclic_irq_enable:0000000000000030 .L0 
     /tmp/ccF2Ts6s.s:130    .text.eclic_irq_enable:0000000000000032 .L0 
     /tmp/ccF2Ts6s.s:132    .text.eclic_irq_enable:0000000000000032 .L0 
     /tmp/ccF2Ts6s.s:134    .text.eclic_irq_enable:000000000000003a .L0 
     /tmp/ccF2Ts6s.s:141    .text.eclic_irq_disable:0000000000000000 eclic_irq_disable
     /tmp/ccF2Ts6s.s:144    .text.eclic_irq_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:146    .text.eclic_irq_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:147    .text.eclic_irq_disable:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:149    .text.eclic_irq_disable:0000000000000008 .L0 
     /tmp/ccF2Ts6s.s:156    .text.eclic_system_reset:0000000000000000 eclic_system_reset
GAS LISTING /tmp/ccF2Ts6s.s 			page 8


     /tmp/ccF2Ts6s.s:159    .text.eclic_system_reset:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:160    .text.eclic_system_reset:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:161    .text.eclic_system_reset:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:162    .text.eclic_system_reset:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:167    .text.eclic_system_reset:000000000000000e .L0 
     /tmp/ccF2Ts6s.s:168    .text.eclic_system_reset:000000000000000e .L0 
     /tmp/ccF2Ts6s.s:171    .text.eclic_system_reset:0000000000000012 .L0 
     /tmp/ccF2Ts6s.s:172    .text.eclic_system_reset:0000000000000014 .L0 
     /tmp/ccF2Ts6s.s:179    .text.eclic_send_event:0000000000000000 eclic_send_event
     /tmp/ccF2Ts6s.s:182    .text.eclic_send_event:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:183    .text.eclic_send_event:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:185    .text.eclic_send_event:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:186    .text.eclic_send_event:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:187    .text.eclic_send_event:0000000000000000 .L0 
../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_eclic.c:120    .text.eclic_send_event:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:196    .text.eclic_send_event:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:197    .text.eclic_send_event:0000000000000004 .L0 
     /tmp/ccF2Ts6s.s:198    .text.eclic_send_event:0000000000000006 .L0 
     /tmp/ccF2Ts6s.s:36     .text.eclic_global_interrupt_enable:0000000000000006 .L0 
     /tmp/ccF2Ts6s.s:62     .text.eclic_global_interrupt_disable:0000000000000006 .L0 
     /tmp/ccF2Ts6s.s:79     .text.eclic_priority_group_set:000000000000000c .L0 
     /tmp/ccF2Ts6s.s:137    .text.eclic_irq_enable:000000000000003a .L0 
     /tmp/ccF2Ts6s.s:152    .text.eclic_irq_disable:0000000000000008 .L0 
     /tmp/ccF2Ts6s.s:175    .text.eclic_system_reset:0000000000000014 .L0 
     /tmp/ccF2Ts6s.s:201    .text.eclic_send_event:0000000000000006 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccF2Ts6s.s:561    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccF2Ts6s.s:952    .debug_str:0000000000000101 .LASF30
     /tmp/ccF2Ts6s.s:938    .debug_str:0000000000000028 .LASF31
     /tmp/ccF2Ts6s.s:940    .debug_str:000000000000006b .LASF32
     /tmp/ccF2Ts6s.s:914    .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccF2Ts6s.s:932    .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccF2Ts6s.s:968    .debug_str:00000000000001f8 .LASF0
     /tmp/ccF2Ts6s.s:996    .debug_str:00000000000002cc .LASF1
     /tmp/ccF2Ts6s.s:936    .debug_str:000000000000001e .LASF6
     /tmp/ccF2Ts6s.s:954    .debug_str:000000000000019a .LASF2
     /tmp/ccF2Ts6s.s:984    .debug_str:000000000000027c .LASF3
     /tmp/ccF2Ts6s.s:958    .debug_str:00000000000001ba .LASF4
     /tmp/ccF2Ts6s.s:992    .debug_str:00000000000002b7 .LASF5
     /tmp/ccF2Ts6s.s:966    .debug_str:00000000000001ed .LASF7
     /tmp/ccF2Ts6s.s:956    .debug_str:00000000000001a8 .LASF8
     /tmp/ccF2Ts6s.s:980    .debug_str:0000000000000255 .LASF9
     /tmp/ccF2Ts6s.s:972    .debug_str:000000000000021d .LASF10
     /tmp/ccF2Ts6s.s:974    .debug_str:0000000000000234 .LASF11
     /tmp/ccF2Ts6s.s:990    .debug_str:00000000000002ae .LASF12
     /tmp/ccF2Ts6s.s:994    .debug_str:00000000000002c0 .LASF13
     /tmp/ccF2Ts6s.s:976    .debug_str:000000000000023c .LASF14
     /tmp/ccF2Ts6s.s:180    .text.eclic_send_event:0000000000000000 .LFB8
     /tmp/ccF2Ts6s.s:199    .text.eclic_send_event:0000000000000006 .LFE8
     /tmp/ccF2Ts6s.s:184    .text.eclic_send_event:0000000000000000 .LBB4
     /tmp/ccF2Ts6s.s:195    .text.eclic_send_event:0000000000000004 .LBE4
     /tmp/ccF2Ts6s.s:964    .debug_str:00000000000001e7 .LASF23
     /tmp/ccF2Ts6s.s:942    .debug_str:000000000000009d .LASF33
     /tmp/ccF2Ts6s.s:157    .text.eclic_system_reset:0000000000000000 .LFB7
     /tmp/ccF2Ts6s.s:173    .text.eclic_system_reset:0000000000000014 .LFE7
     /tmp/ccF2Ts6s.s:948    .debug_str:00000000000000e6 .LASF15
     /tmp/ccF2Ts6s.s:142    .text.eclic_irq_disable:0000000000000000 .LFB6
GAS LISTING /tmp/ccF2Ts6s.s 			page 9


     /tmp/ccF2Ts6s.s:150    .text.eclic_irq_disable:0000000000000008 .LFE6
     /tmp/ccF2Ts6s.s:998    .debug_str:00000000000002d8 .LASF17
     /tmp/ccF2Ts6s.s:793    .debug_loc:0000000000000000 .LLST5
     /tmp/ccF2Ts6s.s:148    .text.eclic_irq_disable:0000000000000008 .LVL11
     /tmp/ccF2Ts6s.s:962    .debug_str:00000000000001d6 .LASF16
     /tmp/ccF2Ts6s.s:84     .text.eclic_irq_enable:0000000000000000 .LFB5
     /tmp/ccF2Ts6s.s:135    .text.eclic_irq_enable:000000000000003a .LFE5
     /tmp/ccF2Ts6s.s:807    .debug_loc:0000000000000021 .LLST1
     /tmp/ccF2Ts6s.s:825    .debug_loc:000000000000004d .LLST2
     /tmp/ccF2Ts6s.s:978    .debug_str:000000000000024d .LASF18
     /tmp/ccF2Ts6s.s:847    .debug_loc:0000000000000084 .LLST3
     /tmp/ccF2Ts6s.s:960    .debug_str:00000000000001cd .LASF19
     /tmp/ccF2Ts6s.s:861    .debug_loc:00000000000000a5 .LLST4
     /tmp/ccF2Ts6s.s:107    .text.eclic_irq_enable:0000000000000018 .LVL6
     /tmp/ccF2Ts6s.s:112    .text.eclic_irq_enable:0000000000000024 .LVL7
     /tmp/ccF2Ts6s.s:133    .text.eclic_irq_enable:000000000000003a .LVL9
     /tmp/ccF2Ts6s.s:982    .debug_str:0000000000000263 .LASF20
     /tmp/ccF2Ts6s.s:67     .text.eclic_priority_group_set:0000000000000000 .LFB4
     /tmp/ccF2Ts6s.s:77     .text.eclic_priority_group_set:000000000000000c .LFE4
     /tmp/ccF2Ts6s.s:950    .debug_str:00000000000000f8 .LASF21
     /tmp/ccF2Ts6s.s:875    .debug_loc:00000000000000c6 .LLST0
     /tmp/ccF2Ts6s.s:75     .text.eclic_priority_group_set:000000000000000c .LVL4
     /tmp/ccF2Ts6s.s:946    .debug_str:00000000000000c7 .LASF22
     /tmp/ccF2Ts6s.s:41     .text.eclic_global_interrupt_disable:0000000000000000 .LFB3
     /tmp/ccF2Ts6s.s:60     .text.eclic_global_interrupt_disable:0000000000000006 .LFE3
     /tmp/ccF2Ts6s.s:45     .text.eclic_global_interrupt_disable:0000000000000000 .LBB3
     /tmp/ccF2Ts6s.s:56     .text.eclic_global_interrupt_disable:0000000000000004 .LBE3
     /tmp/ccF2Ts6s.s:934    .debug_str:0000000000000000 .LASF24
     /tmp/ccF2Ts6s.s:14     .text.eclic_global_interrupt_enable:0000000000000000 .LFB2
     /tmp/ccF2Ts6s.s:34     .text.eclic_global_interrupt_enable:0000000000000006 .LFE2
     /tmp/ccF2Ts6s.s:19     .text.eclic_global_interrupt_enable:0000000000000000 .LBB2
     /tmp/ccF2Ts6s.s:30     .text.eclic_global_interrupt_enable:0000000000000004 .LBE2
     /tmp/ccF2Ts6s.s:970    .debug_str:0000000000000205 .LASF25
     /tmp/ccF2Ts6s.s:944    .debug_str:00000000000000b0 .LASF26
     /tmp/ccF2Ts6s.s:1000   .debug_str:00000000000002df .LASF27
     /tmp/ccF2Ts6s.s:986    .debug_str:0000000000000286 .LASF28
     /tmp/ccF2Ts6s.s:988    .debug_str:000000000000029d .LASF29
     /tmp/ccF2Ts6s.s:145    .text.eclic_irq_disable:0000000000000000 .LVL10
     /tmp/ccF2Ts6s.s:91     .text.eclic_irq_enable:0000000000000002 .LCFI0
     /tmp/ccF2Ts6s.s:129    .text.eclic_irq_enable:0000000000000032 .LCFI1
     /tmp/ccF2Ts6s.s:87     .text.eclic_irq_enable:0000000000000000 .LVL5
     /tmp/ccF2Ts6s.s:118    .text.eclic_irq_enable:0000000000000028 .LVL8
     /tmp/ccF2Ts6s.s:70     .text.eclic_priority_group_set:0000000000000000 .LVL2
     /tmp/ccF2Ts6s.s:73     .text.eclic_priority_group_set:0000000000000004 .LVL3
     /tmp/ccF2Ts6s.s:207    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
eclic_set_nlbits
eclic_enable_interrupt
eclic_set_irq_lvl_abs
eclic_set_irq_priority
eclic_disable_interrupt
