# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: SOC_FPGA_TEMPERATURE
desc: SOC Temperature Interface
category: periphery

ports:
   TEMPERATURE[7:0]:
     dir: output
     desc: Temperature data
     type: reg
     default: INITIAL_TEMPERATURE
   VALID:
     dir: output
     desc: Temperature data valid
     type: reg
     default: 1'b0
   ERROR:
     dir: output
     desc: Temperature error
     type: reg
     default: 1'b0

# set as Verilog parameter in netlist    
parameters:
    INITIAL_TEMPERATURE:
      desc: Specify initial temperature for simulation (0-125)
      type: integer
      default: 25
      range: 0 .. 125
    TEMPERATURE_FILE:
      desc: Specify ASCII file containing temperature values over time
      default: ""
      nocheck: True
      values:
        - filename
