{{include_text('defines.yaml')}}

architecture:
  nodes: &macro # TOP MACRO
  # ===========================================================================
  - !Container # Macro top-level
    name: macro
    <<<: [*container_defaults]

  - !Component # DRAM main memory
    name: DRAM
    <<<: [*component_defaults, *keep_inputs, *keep_outputs, *keep_weights]
    class: DRAM
    attributes:
      type: "LPDDR4"
      width: 64
      depth: INF
  
  - !Component
    name: global_pe
    <<<: [*component_defaults]
    subclass: global_pe
    attributes: 
      scratchpad_width: 264
      scratchpad_depth: 4096

  - !Container # accelerator
    name: vsqutie
    spatial: {meshX: 4, meshY: 4}

  - !Parallel
    nodes:
    - !Component
      name: A_Buffer
      <<<: [*component_defaults, *keep_weights]
      subclass: A_Buffer
      attributes:
        width: 264
        depth: 128
        banks: 16
        
    - !Component 
      name: B_Buffer
      <<<: [*component_defaults, *keep_inputs]
      subclass: B_Buffer
      attributes:
        width: 264
        depth: 2048
        
    - !Hierarchical
      nodes:
      - !Component
        name: output_buffer
        <<<: [*component_defaults, *keep_outputs]
        class: SRAM
        attributes:
          depth: 512
          width: 136
          n_rdwr_ports: 1
      - !Component
        name: PPU
        subclass: PPU
        <<<: [*component_defaults, *keep_outputs]

  - !Component
    name: vec_mac
    subclass: vec_mac
    <<<: [*component_defaults, *keep_inputs, *keep_weights]
    attributes: 
      technology: TECHNOLOGY
      datawidth: 8
      output_width: 21

  - !Component # Each PE in the column receives a different filter row
    name: accumulator
    <<<: [*component_defaults, *keep_outputs, *keep_inputs]
    class: regfile
    attributes:
        width: 384
        depth: 16
        n_rdwr_ports: 2

