-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dataflow_out_channel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    curr_layer_in_ch : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    image_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    curr_layer_in_w : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_in_h : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_w : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_h : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_ch : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_ker_w : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_ker_h : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_str_w : IN STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_str_h : IN STD_LOGIC_VECTOR (15 downto 0);
    to_r : IN STD_LOGIC_VECTOR (31 downto 0);
    row : IN STD_LOGIC_VECTOR (31 downto 0);
    col : IN STD_LOGIC_VECTOR (31 downto 0);
    partial_outputfm_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_0_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_0_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_0_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_0_V_we1 : OUT STD_LOGIC;
    partial_outputfm_0_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_1_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_1_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_1_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_1_V_we1 : OUT STD_LOGIC;
    partial_outputfm_1_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_2_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_2_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_2_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_2_V_we1 : OUT STD_LOGIC;
    partial_outputfm_2_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_3_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_3_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_3_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_3_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_3_V_we1 : OUT STD_LOGIC;
    partial_outputfm_3_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_4_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_4_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_4_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_4_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_4_V_we1 : OUT STD_LOGIC;
    partial_outputfm_4_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_5_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_5_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_5_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_5_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_5_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_5_V_we1 : OUT STD_LOGIC;
    partial_outputfm_5_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_6_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_6_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_6_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_6_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_6_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_6_V_we1 : OUT STD_LOGIC;
    partial_outputfm_6_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_7_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_7_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_7_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_7_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_7_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_7_V_we1 : OUT STD_LOGIC;
    partial_outputfm_7_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_8_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_8_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_8_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_8_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_8_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_8_V_we1 : OUT STD_LOGIC;
    partial_outputfm_8_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_9_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_9_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_9_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_9_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_9_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_9_V_we1 : OUT STD_LOGIC;
    partial_outputfm_9_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_10_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_10_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_10_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_10_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_10_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_10_V_we1 : OUT STD_LOGIC;
    partial_outputfm_10_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_11_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_11_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_11_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_11_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_11_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_11_V_we1 : OUT STD_LOGIC;
    partial_outputfm_11_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_12_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_12_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_12_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_12_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_12_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_12_V_we1 : OUT STD_LOGIC;
    partial_outputfm_12_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_13_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_13_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_13_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_13_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_13_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_13_V_we1 : OUT STD_LOGIC;
    partial_outputfm_13_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_14_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_14_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_14_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_14_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_14_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_14_V_we1 : OUT STD_LOGIC;
    partial_outputfm_14_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_15_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_15_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_15_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_15_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_15_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_15_V_we1 : OUT STD_LOGIC;
    partial_outputfm_15_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_16_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_16_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_16_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_16_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_16_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_16_V_we1 : OUT STD_LOGIC;
    partial_outputfm_16_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_17_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_17_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_17_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_17_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_17_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_17_V_we1 : OUT STD_LOGIC;
    partial_outputfm_17_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_18_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_18_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_18_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_18_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_18_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_18_V_we1 : OUT STD_LOGIC;
    partial_outputfm_18_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_19_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_19_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_19_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_19_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_19_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_19_V_we1 : OUT STD_LOGIC;
    partial_outputfm_19_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_20_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_20_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_20_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_20_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_20_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_20_V_we1 : OUT STD_LOGIC;
    partial_outputfm_20_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_21_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_21_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_21_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_21_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_21_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_21_V_we1 : OUT STD_LOGIC;
    partial_outputfm_21_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_22_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_22_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_22_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_22_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_22_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_22_V_we1 : OUT STD_LOGIC;
    partial_outputfm_22_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_23_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_23_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_23_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_23_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_23_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_23_V_we1 : OUT STD_LOGIC;
    partial_outputfm_23_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_24_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_24_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_24_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_24_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_24_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_24_V_we1 : OUT STD_LOGIC;
    partial_outputfm_24_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_25_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_25_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_25_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_25_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_25_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_25_V_we1 : OUT STD_LOGIC;
    partial_outputfm_25_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_26_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_26_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_26_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_26_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_26_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_26_V_we1 : OUT STD_LOGIC;
    partial_outputfm_26_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_27_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_27_V_ce0 : OUT STD_LOGIC;
    partial_outputfm_27_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    partial_outputfm_27_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_27_V_ce1 : OUT STD_LOGIC;
    partial_outputfm_27_V_we1 : OUT STD_LOGIC;
    partial_outputfm_27_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    curr_layer_out_w_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_w_c_full_n : IN STD_LOGIC;
    curr_layer_out_w_c_write : OUT STD_LOGIC;
    curr_layer_out_h_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_h_c_full_n : IN STD_LOGIC;
    curr_layer_out_h_c_write : OUT STD_LOGIC;
    curr_layer_out_ch_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    curr_layer_out_ch_c_full_n : IN STD_LOGIC;
    curr_layer_out_ch_c_write : OUT STD_LOGIC;
    to_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    to_c_full_n : IN STD_LOGIC;
    to_c_write : OUT STD_LOGIC;
    row_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    row_c_full_n : IN STD_LOGIC;
    row_c_write : OUT STD_LOGIC;
    col_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    col_c_full_n : IN STD_LOGIC;
    col_c_write : OUT STD_LOGIC;
    out_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    out_offset_out_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    out_offset_out_full_n : IN STD_LOGIC;
    out_offset_out_write : OUT STD_LOGIC;
    outputfm_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_0_ce0 : OUT STD_LOGIC;
    outputfm_V_0_we0 : OUT STD_LOGIC;
    outputfm_V_0_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_1_ce0 : OUT STD_LOGIC;
    outputfm_V_1_we0 : OUT STD_LOGIC;
    outputfm_V_1_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_2_ce0 : OUT STD_LOGIC;
    outputfm_V_2_we0 : OUT STD_LOGIC;
    outputfm_V_2_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_3_ce0 : OUT STD_LOGIC;
    outputfm_V_3_we0 : OUT STD_LOGIC;
    outputfm_V_3_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_4_ce0 : OUT STD_LOGIC;
    outputfm_V_4_we0 : OUT STD_LOGIC;
    outputfm_V_4_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_5_ce0 : OUT STD_LOGIC;
    outputfm_V_5_we0 : OUT STD_LOGIC;
    outputfm_V_5_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_6_ce0 : OUT STD_LOGIC;
    outputfm_V_6_we0 : OUT STD_LOGIC;
    outputfm_V_6_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_7_ce0 : OUT STD_LOGIC;
    outputfm_V_7_we0 : OUT STD_LOGIC;
    outputfm_V_7_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_8_ce0 : OUT STD_LOGIC;
    outputfm_V_8_we0 : OUT STD_LOGIC;
    outputfm_V_8_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_9_ce0 : OUT STD_LOGIC;
    outputfm_V_9_we0 : OUT STD_LOGIC;
    outputfm_V_9_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_10_ce0 : OUT STD_LOGIC;
    outputfm_V_10_we0 : OUT STD_LOGIC;
    outputfm_V_10_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_11_ce0 : OUT STD_LOGIC;
    outputfm_V_11_we0 : OUT STD_LOGIC;
    outputfm_V_11_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_12_ce0 : OUT STD_LOGIC;
    outputfm_V_12_we0 : OUT STD_LOGIC;
    outputfm_V_12_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_13_ce0 : OUT STD_LOGIC;
    outputfm_V_13_we0 : OUT STD_LOGIC;
    outputfm_V_13_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_14_ce0 : OUT STD_LOGIC;
    outputfm_V_14_we0 : OUT STD_LOGIC;
    outputfm_V_14_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_15_ce0 : OUT STD_LOGIC;
    outputfm_V_15_we0 : OUT STD_LOGIC;
    outputfm_V_15_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_16_ce0 : OUT STD_LOGIC;
    outputfm_V_16_we0 : OUT STD_LOGIC;
    outputfm_V_16_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_17_ce0 : OUT STD_LOGIC;
    outputfm_V_17_we0 : OUT STD_LOGIC;
    outputfm_V_17_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_18_ce0 : OUT STD_LOGIC;
    outputfm_V_18_we0 : OUT STD_LOGIC;
    outputfm_V_18_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_19_ce0 : OUT STD_LOGIC;
    outputfm_V_19_we0 : OUT STD_LOGIC;
    outputfm_V_19_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_20_ce0 : OUT STD_LOGIC;
    outputfm_V_20_we0 : OUT STD_LOGIC;
    outputfm_V_20_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_21_ce0 : OUT STD_LOGIC;
    outputfm_V_21_we0 : OUT STD_LOGIC;
    outputfm_V_21_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_22_ce0 : OUT STD_LOGIC;
    outputfm_V_22_we0 : OUT STD_LOGIC;
    outputfm_V_22_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_23_ce0 : OUT STD_LOGIC;
    outputfm_V_23_we0 : OUT STD_LOGIC;
    outputfm_V_23_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_24_ce0 : OUT STD_LOGIC;
    outputfm_V_24_we0 : OUT STD_LOGIC;
    outputfm_V_24_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_25_ce0 : OUT STD_LOGIC;
    outputfm_V_25_we0 : OUT STD_LOGIC;
    outputfm_V_25_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_26_ce0 : OUT STD_LOGIC;
    outputfm_V_26_we0 : OUT STD_LOGIC;
    outputfm_V_26_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    outputfm_V_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_V_27_ce0 : OUT STD_LOGIC;
    outputfm_V_27_we0 : OUT STD_LOGIC;
    outputfm_V_27_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
end;


architecture behav of dataflow_out_channel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal curr_layer_out_w_c_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal curr_layer_out_h_c_blk_n : STD_LOGIC;
    signal curr_layer_out_ch_c_blk_n : STD_LOGIC;
    signal to_c_blk_n : STD_LOGIC;
    signal row_c_blk_n : STD_LOGIC;
    signal col_c_blk_n : STD_LOGIC;
    signal out_offset_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_fu_953_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_reg_990 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state21 : BOOLEAN;
    signal p_cast_i_i_i_fu_970_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_i_i_i_reg_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal ti_fu_979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ti_reg_1074 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal tmp_125_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_10_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_11_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_12_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_13_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_14_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_15_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_16_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_17_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_18_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_19_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_20_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_21_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_22_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_23_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_24_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_25_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_26_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_partial_outputfm_27_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_ce0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_we0 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_ce1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_we1 : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_0_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_1_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_2_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_3_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_4_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_5_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_6_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_7_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_8_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_9_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_10_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_11_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_12_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_13_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_14_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_15_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_16_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_17_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_18_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_19_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_20_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_21_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_22_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_23_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_24_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_25_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_26_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_outputfm_V_27_write : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_ap_done : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_ap_start : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_ap_ready : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_ap_idle : STD_LOGIC;
    signal grp_dataflow_in_channels_fu_640_ap_continue : STD_LOGIC;
    signal ti_i_i_i_i_i_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_reg_grp_dataflow_in_channels_fu_640_ap_start : STD_LOGIC := '0';
    signal ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready : STD_LOGIC := '0';
    signal ap_sync_grp_dataflow_in_channels_fu_640_ap_ready : STD_LOGIC;
    signal tmp_i_i_cast_i_i_i_fu_949_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_959_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_959_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_959_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_124_fu_965_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_959_ap_start : STD_LOGIC;
    signal grp_fu_959_ap_done : STD_LOGIC;
    signal grp_fu_959_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);

    component dataflow_in_channels IS
    port (
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_offset : IN STD_LOGIC_VECTOR (29 downto 0);
        image_offset : IN STD_LOGIC_VECTOR (29 downto 0);
        curr_layer_in_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_in_ch : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_out_ch : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_ker_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_ker_h : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_str_w : IN STD_LOGIC_VECTOR (15 downto 0);
        curr_layer_str_h : IN STD_LOGIC_VECTOR (15 downto 0);
        to_r : IN STD_LOGIC_VECTOR (31 downto 0);
        ti : IN STD_LOGIC_VECTOR (31 downto 0);
        row : IN STD_LOGIC_VECTOR (31 downto 0);
        col : IN STD_LOGIC_VECTOR (31 downto 0);
        partial_outputfm_0_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_0_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_s_we0 : OUT STD_LOGIC;
        partial_outputfm_0_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_0_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_0_s_we1 : OUT STD_LOGIC;
        partial_outputfm_1_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_1_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_s_we0 : OUT STD_LOGIC;
        partial_outputfm_1_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_1_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_1_s_we1 : OUT STD_LOGIC;
        partial_outputfm_2_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_2_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_s_we0 : OUT STD_LOGIC;
        partial_outputfm_2_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_2_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_2_s_we1 : OUT STD_LOGIC;
        partial_outputfm_3_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_3_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_s_we0 : OUT STD_LOGIC;
        partial_outputfm_3_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_3_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_3_s_we1 : OUT STD_LOGIC;
        partial_outputfm_4_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_4_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_s_we0 : OUT STD_LOGIC;
        partial_outputfm_4_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_4_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_4_s_we1 : OUT STD_LOGIC;
        partial_outputfm_5_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_5_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_s_we0 : OUT STD_LOGIC;
        partial_outputfm_5_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_5_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_5_s_we1 : OUT STD_LOGIC;
        partial_outputfm_6_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_6_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_s_we0 : OUT STD_LOGIC;
        partial_outputfm_6_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_6_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_6_s_we1 : OUT STD_LOGIC;
        partial_outputfm_7_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_7_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_s_we0 : OUT STD_LOGIC;
        partial_outputfm_7_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_7_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_7_s_we1 : OUT STD_LOGIC;
        partial_outputfm_8_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_8_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_s_we0 : OUT STD_LOGIC;
        partial_outputfm_8_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_8_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_8_s_we1 : OUT STD_LOGIC;
        partial_outputfm_9_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_s_ce0 : OUT STD_LOGIC;
        partial_outputfm_9_s_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_s_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_s_we0 : OUT STD_LOGIC;
        partial_outputfm_9_s_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_s_ce1 : OUT STD_LOGIC;
        partial_outputfm_9_s_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_s_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_9_s_we1 : OUT STD_LOGIC;
        partial_outputfm_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_ce0 : OUT STD_LOGIC;
        partial_outputfm_10_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_we0 : OUT STD_LOGIC;
        partial_outputfm_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_ce1 : OUT STD_LOGIC;
        partial_outputfm_10_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_10_we1 : OUT STD_LOGIC;
        partial_outputfm_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_ce0 : OUT STD_LOGIC;
        partial_outputfm_11_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_we0 : OUT STD_LOGIC;
        partial_outputfm_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_ce1 : OUT STD_LOGIC;
        partial_outputfm_11_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_11_we1 : OUT STD_LOGIC;
        partial_outputfm_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_ce0 : OUT STD_LOGIC;
        partial_outputfm_12_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_we0 : OUT STD_LOGIC;
        partial_outputfm_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_ce1 : OUT STD_LOGIC;
        partial_outputfm_12_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_12_we1 : OUT STD_LOGIC;
        partial_outputfm_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_ce0 : OUT STD_LOGIC;
        partial_outputfm_13_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_we0 : OUT STD_LOGIC;
        partial_outputfm_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_ce1 : OUT STD_LOGIC;
        partial_outputfm_13_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_13_we1 : OUT STD_LOGIC;
        partial_outputfm_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_ce0 : OUT STD_LOGIC;
        partial_outputfm_14_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_we0 : OUT STD_LOGIC;
        partial_outputfm_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_ce1 : OUT STD_LOGIC;
        partial_outputfm_14_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_14_we1 : OUT STD_LOGIC;
        partial_outputfm_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_ce0 : OUT STD_LOGIC;
        partial_outputfm_15_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_we0 : OUT STD_LOGIC;
        partial_outputfm_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_ce1 : OUT STD_LOGIC;
        partial_outputfm_15_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_15_we1 : OUT STD_LOGIC;
        partial_outputfm_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_ce0 : OUT STD_LOGIC;
        partial_outputfm_16_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_we0 : OUT STD_LOGIC;
        partial_outputfm_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_ce1 : OUT STD_LOGIC;
        partial_outputfm_16_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_16_we1 : OUT STD_LOGIC;
        partial_outputfm_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_ce0 : OUT STD_LOGIC;
        partial_outputfm_17_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_we0 : OUT STD_LOGIC;
        partial_outputfm_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_ce1 : OUT STD_LOGIC;
        partial_outputfm_17_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_17_we1 : OUT STD_LOGIC;
        partial_outputfm_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_ce0 : OUT STD_LOGIC;
        partial_outputfm_18_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_we0 : OUT STD_LOGIC;
        partial_outputfm_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_ce1 : OUT STD_LOGIC;
        partial_outputfm_18_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_18_we1 : OUT STD_LOGIC;
        partial_outputfm_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_ce0 : OUT STD_LOGIC;
        partial_outputfm_19_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_we0 : OUT STD_LOGIC;
        partial_outputfm_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_ce1 : OUT STD_LOGIC;
        partial_outputfm_19_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_19_we1 : OUT STD_LOGIC;
        partial_outputfm_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_ce0 : OUT STD_LOGIC;
        partial_outputfm_20_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_we0 : OUT STD_LOGIC;
        partial_outputfm_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_ce1 : OUT STD_LOGIC;
        partial_outputfm_20_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_20_we1 : OUT STD_LOGIC;
        partial_outputfm_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_ce0 : OUT STD_LOGIC;
        partial_outputfm_21_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_we0 : OUT STD_LOGIC;
        partial_outputfm_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_ce1 : OUT STD_LOGIC;
        partial_outputfm_21_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_21_we1 : OUT STD_LOGIC;
        partial_outputfm_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_ce0 : OUT STD_LOGIC;
        partial_outputfm_22_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_we0 : OUT STD_LOGIC;
        partial_outputfm_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_ce1 : OUT STD_LOGIC;
        partial_outputfm_22_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_22_we1 : OUT STD_LOGIC;
        partial_outputfm_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_ce0 : OUT STD_LOGIC;
        partial_outputfm_23_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_we0 : OUT STD_LOGIC;
        partial_outputfm_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_ce1 : OUT STD_LOGIC;
        partial_outputfm_23_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_23_we1 : OUT STD_LOGIC;
        partial_outputfm_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_ce0 : OUT STD_LOGIC;
        partial_outputfm_24_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_we0 : OUT STD_LOGIC;
        partial_outputfm_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_ce1 : OUT STD_LOGIC;
        partial_outputfm_24_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_24_we1 : OUT STD_LOGIC;
        partial_outputfm_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_ce0 : OUT STD_LOGIC;
        partial_outputfm_25_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_we0 : OUT STD_LOGIC;
        partial_outputfm_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_ce1 : OUT STD_LOGIC;
        partial_outputfm_25_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_25_we1 : OUT STD_LOGIC;
        partial_outputfm_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_ce0 : OUT STD_LOGIC;
        partial_outputfm_26_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_we0 : OUT STD_LOGIC;
        partial_outputfm_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_ce1 : OUT STD_LOGIC;
        partial_outputfm_26_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_26_we1 : OUT STD_LOGIC;
        partial_outputfm_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_ce0 : OUT STD_LOGIC;
        partial_outputfm_27_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_we0 : OUT STD_LOGIC;
        partial_outputfm_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_ce1 : OUT STD_LOGIC;
        partial_outputfm_27_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        partial_outputfm_27_we1 : OUT STD_LOGIC;
        outputfm_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_0_ce0 : OUT STD_LOGIC;
        outputfm_V_0_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_0_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_0_we0 : OUT STD_LOGIC;
        outputfm_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_0_ce1 : OUT STD_LOGIC;
        outputfm_V_0_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_0_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_0_we1 : OUT STD_LOGIC;
        outputfm_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_1_ce0 : OUT STD_LOGIC;
        outputfm_V_1_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_1_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_1_we0 : OUT STD_LOGIC;
        outputfm_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_1_ce1 : OUT STD_LOGIC;
        outputfm_V_1_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_1_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_1_we1 : OUT STD_LOGIC;
        outputfm_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_2_ce0 : OUT STD_LOGIC;
        outputfm_V_2_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_2_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_2_we0 : OUT STD_LOGIC;
        outputfm_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_2_ce1 : OUT STD_LOGIC;
        outputfm_V_2_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_2_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_2_we1 : OUT STD_LOGIC;
        outputfm_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_3_ce0 : OUT STD_LOGIC;
        outputfm_V_3_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_3_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_3_we0 : OUT STD_LOGIC;
        outputfm_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_3_ce1 : OUT STD_LOGIC;
        outputfm_V_3_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_3_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_3_we1 : OUT STD_LOGIC;
        outputfm_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_4_ce0 : OUT STD_LOGIC;
        outputfm_V_4_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_4_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_4_we0 : OUT STD_LOGIC;
        outputfm_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_4_ce1 : OUT STD_LOGIC;
        outputfm_V_4_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_4_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_4_we1 : OUT STD_LOGIC;
        outputfm_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_5_ce0 : OUT STD_LOGIC;
        outputfm_V_5_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_5_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_5_we0 : OUT STD_LOGIC;
        outputfm_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_5_ce1 : OUT STD_LOGIC;
        outputfm_V_5_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_5_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_5_we1 : OUT STD_LOGIC;
        outputfm_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_6_ce0 : OUT STD_LOGIC;
        outputfm_V_6_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_6_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_6_we0 : OUT STD_LOGIC;
        outputfm_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_6_ce1 : OUT STD_LOGIC;
        outputfm_V_6_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_6_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_6_we1 : OUT STD_LOGIC;
        outputfm_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_7_ce0 : OUT STD_LOGIC;
        outputfm_V_7_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_7_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_7_we0 : OUT STD_LOGIC;
        outputfm_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_7_ce1 : OUT STD_LOGIC;
        outputfm_V_7_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_7_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_7_we1 : OUT STD_LOGIC;
        outputfm_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_8_ce0 : OUT STD_LOGIC;
        outputfm_V_8_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_8_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_8_we0 : OUT STD_LOGIC;
        outputfm_V_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_8_ce1 : OUT STD_LOGIC;
        outputfm_V_8_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_8_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_8_we1 : OUT STD_LOGIC;
        outputfm_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_9_ce0 : OUT STD_LOGIC;
        outputfm_V_9_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_9_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_9_we0 : OUT STD_LOGIC;
        outputfm_V_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_9_ce1 : OUT STD_LOGIC;
        outputfm_V_9_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_9_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_9_we1 : OUT STD_LOGIC;
        outputfm_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_10_ce0 : OUT STD_LOGIC;
        outputfm_V_10_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_10_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_10_we0 : OUT STD_LOGIC;
        outputfm_V_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_10_ce1 : OUT STD_LOGIC;
        outputfm_V_10_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_10_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_10_we1 : OUT STD_LOGIC;
        outputfm_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_11_ce0 : OUT STD_LOGIC;
        outputfm_V_11_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_11_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_11_we0 : OUT STD_LOGIC;
        outputfm_V_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_11_ce1 : OUT STD_LOGIC;
        outputfm_V_11_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_11_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_11_we1 : OUT STD_LOGIC;
        outputfm_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_12_ce0 : OUT STD_LOGIC;
        outputfm_V_12_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_12_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_12_we0 : OUT STD_LOGIC;
        outputfm_V_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_12_ce1 : OUT STD_LOGIC;
        outputfm_V_12_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_12_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_12_we1 : OUT STD_LOGIC;
        outputfm_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_13_ce0 : OUT STD_LOGIC;
        outputfm_V_13_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_13_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_13_we0 : OUT STD_LOGIC;
        outputfm_V_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_13_ce1 : OUT STD_LOGIC;
        outputfm_V_13_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_13_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_13_we1 : OUT STD_LOGIC;
        outputfm_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_14_ce0 : OUT STD_LOGIC;
        outputfm_V_14_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_14_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_14_we0 : OUT STD_LOGIC;
        outputfm_V_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_14_ce1 : OUT STD_LOGIC;
        outputfm_V_14_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_14_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_14_we1 : OUT STD_LOGIC;
        outputfm_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_15_ce0 : OUT STD_LOGIC;
        outputfm_V_15_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_15_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_15_we0 : OUT STD_LOGIC;
        outputfm_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_15_ce1 : OUT STD_LOGIC;
        outputfm_V_15_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_15_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_15_we1 : OUT STD_LOGIC;
        outputfm_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_16_ce0 : OUT STD_LOGIC;
        outputfm_V_16_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_16_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_16_we0 : OUT STD_LOGIC;
        outputfm_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_16_ce1 : OUT STD_LOGIC;
        outputfm_V_16_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_16_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_16_we1 : OUT STD_LOGIC;
        outputfm_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_17_ce0 : OUT STD_LOGIC;
        outputfm_V_17_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_17_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_17_we0 : OUT STD_LOGIC;
        outputfm_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_17_ce1 : OUT STD_LOGIC;
        outputfm_V_17_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_17_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_17_we1 : OUT STD_LOGIC;
        outputfm_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_18_ce0 : OUT STD_LOGIC;
        outputfm_V_18_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_18_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_18_we0 : OUT STD_LOGIC;
        outputfm_V_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_18_ce1 : OUT STD_LOGIC;
        outputfm_V_18_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_18_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_18_we1 : OUT STD_LOGIC;
        outputfm_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_19_ce0 : OUT STD_LOGIC;
        outputfm_V_19_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_19_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_19_we0 : OUT STD_LOGIC;
        outputfm_V_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_19_ce1 : OUT STD_LOGIC;
        outputfm_V_19_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_19_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_19_we1 : OUT STD_LOGIC;
        outputfm_V_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_20_ce0 : OUT STD_LOGIC;
        outputfm_V_20_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_20_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_20_we0 : OUT STD_LOGIC;
        outputfm_V_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_20_ce1 : OUT STD_LOGIC;
        outputfm_V_20_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_20_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_20_we1 : OUT STD_LOGIC;
        outputfm_V_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_21_ce0 : OUT STD_LOGIC;
        outputfm_V_21_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_21_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_21_we0 : OUT STD_LOGIC;
        outputfm_V_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_21_ce1 : OUT STD_LOGIC;
        outputfm_V_21_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_21_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_21_we1 : OUT STD_LOGIC;
        outputfm_V_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_22_ce0 : OUT STD_LOGIC;
        outputfm_V_22_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_22_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_22_we0 : OUT STD_LOGIC;
        outputfm_V_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_22_ce1 : OUT STD_LOGIC;
        outputfm_V_22_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_22_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_22_we1 : OUT STD_LOGIC;
        outputfm_V_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_23_ce0 : OUT STD_LOGIC;
        outputfm_V_23_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_23_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_23_we0 : OUT STD_LOGIC;
        outputfm_V_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_23_ce1 : OUT STD_LOGIC;
        outputfm_V_23_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_23_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_23_we1 : OUT STD_LOGIC;
        outputfm_V_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_24_ce0 : OUT STD_LOGIC;
        outputfm_V_24_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_24_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_24_we0 : OUT STD_LOGIC;
        outputfm_V_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_24_ce1 : OUT STD_LOGIC;
        outputfm_V_24_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_24_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_24_we1 : OUT STD_LOGIC;
        outputfm_V_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_25_ce0 : OUT STD_LOGIC;
        outputfm_V_25_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_25_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_25_we0 : OUT STD_LOGIC;
        outputfm_V_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_25_ce1 : OUT STD_LOGIC;
        outputfm_V_25_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_25_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_25_we1 : OUT STD_LOGIC;
        outputfm_V_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_26_ce0 : OUT STD_LOGIC;
        outputfm_V_26_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_26_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_26_we0 : OUT STD_LOGIC;
        outputfm_V_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_26_ce1 : OUT STD_LOGIC;
        outputfm_V_26_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_26_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_26_we1 : OUT STD_LOGIC;
        outputfm_V_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_27_ce0 : OUT STD_LOGIC;
        outputfm_V_27_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_27_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_27_we0 : OUT STD_LOGIC;
        outputfm_V_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_V_27_ce1 : OUT STD_LOGIC;
        outputfm_V_27_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_27_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        outputfm_V_27_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        weights_offset_ap_vld : IN STD_LOGIC;
        image_offset_ap_vld : IN STD_LOGIC;
        curr_layer_in_w_ap_vld : IN STD_LOGIC;
        curr_layer_in_h_ap_vld : IN STD_LOGIC;
        curr_layer_in_ch_ap_vld : IN STD_LOGIC;
        curr_layer_out_ch_ap_vld : IN STD_LOGIC;
        curr_layer_ker_w_ap_vld : IN STD_LOGIC;
        curr_layer_ker_h_ap_vld : IN STD_LOGIC;
        curr_layer_str_w_ap_vld : IN STD_LOGIC;
        curr_layer_str_h_ap_vld : IN STD_LOGIC;
        to_r_ap_vld : IN STD_LOGIC;
        ti_ap_vld : IN STD_LOGIC;
        row_ap_vld : IN STD_LOGIC;
        col_ap_vld : IN STD_LOGIC;
        curr_layer_out_w_ap_vld : IN STD_LOGIC;
        curr_layer_out_h_ap_vld : IN STD_LOGIC;
        outputfm_V_0_full_n : IN STD_LOGIC;
        outputfm_V_0_write : OUT STD_LOGIC;
        outputfm_V_1_full_n : IN STD_LOGIC;
        outputfm_V_1_write : OUT STD_LOGIC;
        outputfm_V_2_full_n : IN STD_LOGIC;
        outputfm_V_2_write : OUT STD_LOGIC;
        outputfm_V_3_full_n : IN STD_LOGIC;
        outputfm_V_3_write : OUT STD_LOGIC;
        outputfm_V_4_full_n : IN STD_LOGIC;
        outputfm_V_4_write : OUT STD_LOGIC;
        outputfm_V_5_full_n : IN STD_LOGIC;
        outputfm_V_5_write : OUT STD_LOGIC;
        outputfm_V_6_full_n : IN STD_LOGIC;
        outputfm_V_6_write : OUT STD_LOGIC;
        outputfm_V_7_full_n : IN STD_LOGIC;
        outputfm_V_7_write : OUT STD_LOGIC;
        outputfm_V_8_full_n : IN STD_LOGIC;
        outputfm_V_8_write : OUT STD_LOGIC;
        outputfm_V_9_full_n : IN STD_LOGIC;
        outputfm_V_9_write : OUT STD_LOGIC;
        outputfm_V_10_full_n : IN STD_LOGIC;
        outputfm_V_10_write : OUT STD_LOGIC;
        outputfm_V_11_full_n : IN STD_LOGIC;
        outputfm_V_11_write : OUT STD_LOGIC;
        outputfm_V_12_full_n : IN STD_LOGIC;
        outputfm_V_12_write : OUT STD_LOGIC;
        outputfm_V_13_full_n : IN STD_LOGIC;
        outputfm_V_13_write : OUT STD_LOGIC;
        outputfm_V_14_full_n : IN STD_LOGIC;
        outputfm_V_14_write : OUT STD_LOGIC;
        outputfm_V_15_full_n : IN STD_LOGIC;
        outputfm_V_15_write : OUT STD_LOGIC;
        outputfm_V_16_full_n : IN STD_LOGIC;
        outputfm_V_16_write : OUT STD_LOGIC;
        outputfm_V_17_full_n : IN STD_LOGIC;
        outputfm_V_17_write : OUT STD_LOGIC;
        outputfm_V_18_full_n : IN STD_LOGIC;
        outputfm_V_18_write : OUT STD_LOGIC;
        outputfm_V_19_full_n : IN STD_LOGIC;
        outputfm_V_19_write : OUT STD_LOGIC;
        outputfm_V_20_full_n : IN STD_LOGIC;
        outputfm_V_20_write : OUT STD_LOGIC;
        outputfm_V_21_full_n : IN STD_LOGIC;
        outputfm_V_21_write : OUT STD_LOGIC;
        outputfm_V_22_full_n : IN STD_LOGIC;
        outputfm_V_22_write : OUT STD_LOGIC;
        outputfm_V_23_full_n : IN STD_LOGIC;
        outputfm_V_23_write : OUT STD_LOGIC;
        outputfm_V_24_full_n : IN STD_LOGIC;
        outputfm_V_24_write : OUT STD_LOGIC;
        outputfm_V_25_full_n : IN STD_LOGIC;
        outputfm_V_25_write : OUT STD_LOGIC;
        outputfm_V_26_full_n : IN STD_LOGIC;
        outputfm_V_26_write : OUT STD_LOGIC;
        outputfm_V_27_full_n : IN STD_LOGIC;
        outputfm_V_27_write : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component zhang_cnn_srem_17bLp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    grp_dataflow_in_channels_fu_640 : component dataflow_in_channels
    port map (
        m_axi_weights_AWVALID => grp_dataflow_in_channels_fu_640_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_dataflow_in_channels_fu_640_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_dataflow_in_channels_fu_640_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_dataflow_in_channels_fu_640_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_dataflow_in_channels_fu_640_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_dataflow_in_channels_fu_640_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_dataflow_in_channels_fu_640_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_dataflow_in_channels_fu_640_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_dataflow_in_channels_fu_640_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_dataflow_in_channels_fu_640_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_dataflow_in_channels_fu_640_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_dataflow_in_channels_fu_640_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_dataflow_in_channels_fu_640_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_dataflow_in_channels_fu_640_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_dataflow_in_channels_fu_640_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_dataflow_in_channels_fu_640_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_dataflow_in_channels_fu_640_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_dataflow_in_channels_fu_640_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_dataflow_in_channels_fu_640_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_dataflow_in_channels_fu_640_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_dataflow_in_channels_fu_640_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_dataflow_in_channels_fu_640_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_dataflow_in_channels_fu_640_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_dataflow_in_channels_fu_640_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_dataflow_in_channels_fu_640_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_dataflow_in_channels_fu_640_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_dataflow_in_channels_fu_640_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_dataflow_in_channels_fu_640_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_dataflow_in_channels_fu_640_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_dataflow_in_channels_fu_640_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_dataflow_in_channels_fu_640_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_dataflow_in_channels_fu_640_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        weights_offset => weights_offset,
        image_offset => image_offset,
        curr_layer_in_w => curr_layer_in_w,
        curr_layer_in_h => curr_layer_in_h,
        curr_layer_out_w => curr_layer_out_w,
        curr_layer_out_h => curr_layer_out_h,
        curr_layer_in_ch => curr_layer_in_ch,
        curr_layer_out_ch => curr_layer_out_ch,
        curr_layer_ker_w => curr_layer_ker_w,
        curr_layer_ker_h => curr_layer_ker_h,
        curr_layer_str_w => curr_layer_str_w,
        curr_layer_str_h => curr_layer_str_h,
        to_r => to_r,
        ti => ti_i_i_i_i_i_reg_628,
        row => row,
        col => col,
        partial_outputfm_0_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address0,
        partial_outputfm_0_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce0,
        partial_outputfm_0_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_d0,
        partial_outputfm_0_s_q0 => partial_outputfm_0_V_q0,
        partial_outputfm_0_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_we0,
        partial_outputfm_0_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address1,
        partial_outputfm_0_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce1,
        partial_outputfm_0_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_d1,
        partial_outputfm_0_s_q1 => ap_const_lv48_0,
        partial_outputfm_0_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_we1,
        partial_outputfm_1_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address0,
        partial_outputfm_1_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce0,
        partial_outputfm_1_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_d0,
        partial_outputfm_1_s_q0 => partial_outputfm_1_V_q0,
        partial_outputfm_1_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_we0,
        partial_outputfm_1_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address1,
        partial_outputfm_1_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce1,
        partial_outputfm_1_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_d1,
        partial_outputfm_1_s_q1 => ap_const_lv48_0,
        partial_outputfm_1_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_we1,
        partial_outputfm_2_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address0,
        partial_outputfm_2_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce0,
        partial_outputfm_2_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_d0,
        partial_outputfm_2_s_q0 => partial_outputfm_2_V_q0,
        partial_outputfm_2_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_we0,
        partial_outputfm_2_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address1,
        partial_outputfm_2_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce1,
        partial_outputfm_2_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_d1,
        partial_outputfm_2_s_q1 => ap_const_lv48_0,
        partial_outputfm_2_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_we1,
        partial_outputfm_3_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address0,
        partial_outputfm_3_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce0,
        partial_outputfm_3_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_d0,
        partial_outputfm_3_s_q0 => partial_outputfm_3_V_q0,
        partial_outputfm_3_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_we0,
        partial_outputfm_3_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address1,
        partial_outputfm_3_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce1,
        partial_outputfm_3_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_d1,
        partial_outputfm_3_s_q1 => ap_const_lv48_0,
        partial_outputfm_3_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_we1,
        partial_outputfm_4_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address0,
        partial_outputfm_4_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce0,
        partial_outputfm_4_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_d0,
        partial_outputfm_4_s_q0 => partial_outputfm_4_V_q0,
        partial_outputfm_4_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_we0,
        partial_outputfm_4_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address1,
        partial_outputfm_4_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce1,
        partial_outputfm_4_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_d1,
        partial_outputfm_4_s_q1 => ap_const_lv48_0,
        partial_outputfm_4_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_we1,
        partial_outputfm_5_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address0,
        partial_outputfm_5_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce0,
        partial_outputfm_5_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_d0,
        partial_outputfm_5_s_q0 => partial_outputfm_5_V_q0,
        partial_outputfm_5_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_we0,
        partial_outputfm_5_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address1,
        partial_outputfm_5_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce1,
        partial_outputfm_5_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_d1,
        partial_outputfm_5_s_q1 => ap_const_lv48_0,
        partial_outputfm_5_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_we1,
        partial_outputfm_6_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address0,
        partial_outputfm_6_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce0,
        partial_outputfm_6_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_d0,
        partial_outputfm_6_s_q0 => partial_outputfm_6_V_q0,
        partial_outputfm_6_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_we0,
        partial_outputfm_6_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address1,
        partial_outputfm_6_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce1,
        partial_outputfm_6_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_d1,
        partial_outputfm_6_s_q1 => ap_const_lv48_0,
        partial_outputfm_6_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_we1,
        partial_outputfm_7_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address0,
        partial_outputfm_7_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce0,
        partial_outputfm_7_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_d0,
        partial_outputfm_7_s_q0 => partial_outputfm_7_V_q0,
        partial_outputfm_7_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_we0,
        partial_outputfm_7_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address1,
        partial_outputfm_7_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce1,
        partial_outputfm_7_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_d1,
        partial_outputfm_7_s_q1 => ap_const_lv48_0,
        partial_outputfm_7_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_we1,
        partial_outputfm_8_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address0,
        partial_outputfm_8_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce0,
        partial_outputfm_8_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_d0,
        partial_outputfm_8_s_q0 => partial_outputfm_8_V_q0,
        partial_outputfm_8_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_we0,
        partial_outputfm_8_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address1,
        partial_outputfm_8_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce1,
        partial_outputfm_8_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_d1,
        partial_outputfm_8_s_q1 => ap_const_lv48_0,
        partial_outputfm_8_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_we1,
        partial_outputfm_9_s_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address0,
        partial_outputfm_9_s_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce0,
        partial_outputfm_9_s_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_d0,
        partial_outputfm_9_s_q0 => partial_outputfm_9_V_q0,
        partial_outputfm_9_s_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_we0,
        partial_outputfm_9_s_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address1,
        partial_outputfm_9_s_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce1,
        partial_outputfm_9_s_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_d1,
        partial_outputfm_9_s_q1 => ap_const_lv48_0,
        partial_outputfm_9_s_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_we1,
        partial_outputfm_10_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_address0,
        partial_outputfm_10_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce0,
        partial_outputfm_10_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_d0,
        partial_outputfm_10_q0 => partial_outputfm_10_V_q0,
        partial_outputfm_10_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_we0,
        partial_outputfm_10_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_address1,
        partial_outputfm_10_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce1,
        partial_outputfm_10_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_d1,
        partial_outputfm_10_q1 => ap_const_lv48_0,
        partial_outputfm_10_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_10_we1,
        partial_outputfm_11_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_address0,
        partial_outputfm_11_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce0,
        partial_outputfm_11_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_d0,
        partial_outputfm_11_q0 => partial_outputfm_11_V_q0,
        partial_outputfm_11_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_we0,
        partial_outputfm_11_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_address1,
        partial_outputfm_11_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce1,
        partial_outputfm_11_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_d1,
        partial_outputfm_11_q1 => ap_const_lv48_0,
        partial_outputfm_11_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_11_we1,
        partial_outputfm_12_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_address0,
        partial_outputfm_12_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce0,
        partial_outputfm_12_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_d0,
        partial_outputfm_12_q0 => partial_outputfm_12_V_q0,
        partial_outputfm_12_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_we0,
        partial_outputfm_12_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_address1,
        partial_outputfm_12_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce1,
        partial_outputfm_12_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_d1,
        partial_outputfm_12_q1 => ap_const_lv48_0,
        partial_outputfm_12_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_12_we1,
        partial_outputfm_13_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_address0,
        partial_outputfm_13_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce0,
        partial_outputfm_13_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_d0,
        partial_outputfm_13_q0 => partial_outputfm_13_V_q0,
        partial_outputfm_13_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_we0,
        partial_outputfm_13_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_address1,
        partial_outputfm_13_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce1,
        partial_outputfm_13_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_d1,
        partial_outputfm_13_q1 => ap_const_lv48_0,
        partial_outputfm_13_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_13_we1,
        partial_outputfm_14_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_address0,
        partial_outputfm_14_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce0,
        partial_outputfm_14_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_d0,
        partial_outputfm_14_q0 => partial_outputfm_14_V_q0,
        partial_outputfm_14_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_we0,
        partial_outputfm_14_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_address1,
        partial_outputfm_14_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce1,
        partial_outputfm_14_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_d1,
        partial_outputfm_14_q1 => ap_const_lv48_0,
        partial_outputfm_14_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_14_we1,
        partial_outputfm_15_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_address0,
        partial_outputfm_15_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce0,
        partial_outputfm_15_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_d0,
        partial_outputfm_15_q0 => partial_outputfm_15_V_q0,
        partial_outputfm_15_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_we0,
        partial_outputfm_15_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_address1,
        partial_outputfm_15_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce1,
        partial_outputfm_15_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_d1,
        partial_outputfm_15_q1 => ap_const_lv48_0,
        partial_outputfm_15_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_15_we1,
        partial_outputfm_16_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_address0,
        partial_outputfm_16_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce0,
        partial_outputfm_16_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_d0,
        partial_outputfm_16_q0 => partial_outputfm_16_V_q0,
        partial_outputfm_16_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_we0,
        partial_outputfm_16_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_address1,
        partial_outputfm_16_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce1,
        partial_outputfm_16_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_d1,
        partial_outputfm_16_q1 => ap_const_lv48_0,
        partial_outputfm_16_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_16_we1,
        partial_outputfm_17_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_address0,
        partial_outputfm_17_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce0,
        partial_outputfm_17_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_d0,
        partial_outputfm_17_q0 => partial_outputfm_17_V_q0,
        partial_outputfm_17_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_we0,
        partial_outputfm_17_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_address1,
        partial_outputfm_17_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce1,
        partial_outputfm_17_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_d1,
        partial_outputfm_17_q1 => ap_const_lv48_0,
        partial_outputfm_17_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_17_we1,
        partial_outputfm_18_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_address0,
        partial_outputfm_18_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce0,
        partial_outputfm_18_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_d0,
        partial_outputfm_18_q0 => partial_outputfm_18_V_q0,
        partial_outputfm_18_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_we0,
        partial_outputfm_18_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_address1,
        partial_outputfm_18_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce1,
        partial_outputfm_18_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_d1,
        partial_outputfm_18_q1 => ap_const_lv48_0,
        partial_outputfm_18_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_18_we1,
        partial_outputfm_19_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_address0,
        partial_outputfm_19_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce0,
        partial_outputfm_19_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_d0,
        partial_outputfm_19_q0 => partial_outputfm_19_V_q0,
        partial_outputfm_19_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_we0,
        partial_outputfm_19_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_address1,
        partial_outputfm_19_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce1,
        partial_outputfm_19_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_d1,
        partial_outputfm_19_q1 => ap_const_lv48_0,
        partial_outputfm_19_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_19_we1,
        partial_outputfm_20_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_address0,
        partial_outputfm_20_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce0,
        partial_outputfm_20_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_d0,
        partial_outputfm_20_q0 => partial_outputfm_20_V_q0,
        partial_outputfm_20_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_we0,
        partial_outputfm_20_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_address1,
        partial_outputfm_20_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce1,
        partial_outputfm_20_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_d1,
        partial_outputfm_20_q1 => ap_const_lv48_0,
        partial_outputfm_20_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_20_we1,
        partial_outputfm_21_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_address0,
        partial_outputfm_21_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce0,
        partial_outputfm_21_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_d0,
        partial_outputfm_21_q0 => partial_outputfm_21_V_q0,
        partial_outputfm_21_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_we0,
        partial_outputfm_21_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_address1,
        partial_outputfm_21_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce1,
        partial_outputfm_21_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_d1,
        partial_outputfm_21_q1 => ap_const_lv48_0,
        partial_outputfm_21_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_21_we1,
        partial_outputfm_22_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_address0,
        partial_outputfm_22_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce0,
        partial_outputfm_22_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_d0,
        partial_outputfm_22_q0 => partial_outputfm_22_V_q0,
        partial_outputfm_22_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_we0,
        partial_outputfm_22_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_address1,
        partial_outputfm_22_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce1,
        partial_outputfm_22_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_d1,
        partial_outputfm_22_q1 => ap_const_lv48_0,
        partial_outputfm_22_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_22_we1,
        partial_outputfm_23_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_address0,
        partial_outputfm_23_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce0,
        partial_outputfm_23_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_d0,
        partial_outputfm_23_q0 => partial_outputfm_23_V_q0,
        partial_outputfm_23_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_we0,
        partial_outputfm_23_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_address1,
        partial_outputfm_23_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce1,
        partial_outputfm_23_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_d1,
        partial_outputfm_23_q1 => ap_const_lv48_0,
        partial_outputfm_23_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_23_we1,
        partial_outputfm_24_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_address0,
        partial_outputfm_24_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce0,
        partial_outputfm_24_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_d0,
        partial_outputfm_24_q0 => partial_outputfm_24_V_q0,
        partial_outputfm_24_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_we0,
        partial_outputfm_24_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_address1,
        partial_outputfm_24_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce1,
        partial_outputfm_24_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_d1,
        partial_outputfm_24_q1 => ap_const_lv48_0,
        partial_outputfm_24_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_24_we1,
        partial_outputfm_25_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_address0,
        partial_outputfm_25_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce0,
        partial_outputfm_25_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_d0,
        partial_outputfm_25_q0 => partial_outputfm_25_V_q0,
        partial_outputfm_25_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_we0,
        partial_outputfm_25_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_address1,
        partial_outputfm_25_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce1,
        partial_outputfm_25_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_d1,
        partial_outputfm_25_q1 => ap_const_lv48_0,
        partial_outputfm_25_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_25_we1,
        partial_outputfm_26_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_address0,
        partial_outputfm_26_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce0,
        partial_outputfm_26_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_d0,
        partial_outputfm_26_q0 => partial_outputfm_26_V_q0,
        partial_outputfm_26_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_we0,
        partial_outputfm_26_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_address1,
        partial_outputfm_26_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce1,
        partial_outputfm_26_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_d1,
        partial_outputfm_26_q1 => ap_const_lv48_0,
        partial_outputfm_26_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_26_we1,
        partial_outputfm_27_address0 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_address0,
        partial_outputfm_27_ce0 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce0,
        partial_outputfm_27_d0 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_d0,
        partial_outputfm_27_q0 => partial_outputfm_27_V_q0,
        partial_outputfm_27_we0 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_we0,
        partial_outputfm_27_address1 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_address1,
        partial_outputfm_27_ce1 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce1,
        partial_outputfm_27_d1 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_d1,
        partial_outputfm_27_q1 => ap_const_lv48_0,
        partial_outputfm_27_we1 => grp_dataflow_in_channels_fu_640_partial_outputfm_27_we1,
        outputfm_V_0_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_0_address0,
        outputfm_V_0_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_0_ce0,
        outputfm_V_0_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_0_d0,
        outputfm_V_0_q0 => ap_const_lv48_0,
        outputfm_V_0_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_0_we0,
        outputfm_V_0_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_0_address1,
        outputfm_V_0_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_0_ce1,
        outputfm_V_0_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_0_d1,
        outputfm_V_0_q1 => ap_const_lv48_0,
        outputfm_V_0_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_0_we1,
        outputfm_V_1_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_1_address0,
        outputfm_V_1_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_1_ce0,
        outputfm_V_1_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_1_d0,
        outputfm_V_1_q0 => ap_const_lv48_0,
        outputfm_V_1_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_1_we0,
        outputfm_V_1_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_1_address1,
        outputfm_V_1_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_1_ce1,
        outputfm_V_1_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_1_d1,
        outputfm_V_1_q1 => ap_const_lv48_0,
        outputfm_V_1_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_1_we1,
        outputfm_V_2_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_2_address0,
        outputfm_V_2_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_2_ce0,
        outputfm_V_2_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_2_d0,
        outputfm_V_2_q0 => ap_const_lv48_0,
        outputfm_V_2_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_2_we0,
        outputfm_V_2_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_2_address1,
        outputfm_V_2_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_2_ce1,
        outputfm_V_2_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_2_d1,
        outputfm_V_2_q1 => ap_const_lv48_0,
        outputfm_V_2_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_2_we1,
        outputfm_V_3_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_3_address0,
        outputfm_V_3_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_3_ce0,
        outputfm_V_3_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_3_d0,
        outputfm_V_3_q0 => ap_const_lv48_0,
        outputfm_V_3_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_3_we0,
        outputfm_V_3_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_3_address1,
        outputfm_V_3_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_3_ce1,
        outputfm_V_3_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_3_d1,
        outputfm_V_3_q1 => ap_const_lv48_0,
        outputfm_V_3_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_3_we1,
        outputfm_V_4_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_4_address0,
        outputfm_V_4_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_4_ce0,
        outputfm_V_4_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_4_d0,
        outputfm_V_4_q0 => ap_const_lv48_0,
        outputfm_V_4_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_4_we0,
        outputfm_V_4_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_4_address1,
        outputfm_V_4_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_4_ce1,
        outputfm_V_4_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_4_d1,
        outputfm_V_4_q1 => ap_const_lv48_0,
        outputfm_V_4_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_4_we1,
        outputfm_V_5_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_5_address0,
        outputfm_V_5_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_5_ce0,
        outputfm_V_5_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_5_d0,
        outputfm_V_5_q0 => ap_const_lv48_0,
        outputfm_V_5_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_5_we0,
        outputfm_V_5_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_5_address1,
        outputfm_V_5_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_5_ce1,
        outputfm_V_5_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_5_d1,
        outputfm_V_5_q1 => ap_const_lv48_0,
        outputfm_V_5_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_5_we1,
        outputfm_V_6_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_6_address0,
        outputfm_V_6_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_6_ce0,
        outputfm_V_6_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_6_d0,
        outputfm_V_6_q0 => ap_const_lv48_0,
        outputfm_V_6_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_6_we0,
        outputfm_V_6_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_6_address1,
        outputfm_V_6_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_6_ce1,
        outputfm_V_6_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_6_d1,
        outputfm_V_6_q1 => ap_const_lv48_0,
        outputfm_V_6_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_6_we1,
        outputfm_V_7_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_7_address0,
        outputfm_V_7_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_7_ce0,
        outputfm_V_7_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_7_d0,
        outputfm_V_7_q0 => ap_const_lv48_0,
        outputfm_V_7_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_7_we0,
        outputfm_V_7_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_7_address1,
        outputfm_V_7_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_7_ce1,
        outputfm_V_7_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_7_d1,
        outputfm_V_7_q1 => ap_const_lv48_0,
        outputfm_V_7_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_7_we1,
        outputfm_V_8_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_8_address0,
        outputfm_V_8_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_8_ce0,
        outputfm_V_8_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_8_d0,
        outputfm_V_8_q0 => ap_const_lv48_0,
        outputfm_V_8_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_8_we0,
        outputfm_V_8_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_8_address1,
        outputfm_V_8_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_8_ce1,
        outputfm_V_8_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_8_d1,
        outputfm_V_8_q1 => ap_const_lv48_0,
        outputfm_V_8_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_8_we1,
        outputfm_V_9_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_9_address0,
        outputfm_V_9_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_9_ce0,
        outputfm_V_9_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_9_d0,
        outputfm_V_9_q0 => ap_const_lv48_0,
        outputfm_V_9_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_9_we0,
        outputfm_V_9_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_9_address1,
        outputfm_V_9_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_9_ce1,
        outputfm_V_9_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_9_d1,
        outputfm_V_9_q1 => ap_const_lv48_0,
        outputfm_V_9_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_9_we1,
        outputfm_V_10_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_10_address0,
        outputfm_V_10_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_10_ce0,
        outputfm_V_10_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_10_d0,
        outputfm_V_10_q0 => ap_const_lv48_0,
        outputfm_V_10_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_10_we0,
        outputfm_V_10_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_10_address1,
        outputfm_V_10_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_10_ce1,
        outputfm_V_10_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_10_d1,
        outputfm_V_10_q1 => ap_const_lv48_0,
        outputfm_V_10_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_10_we1,
        outputfm_V_11_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_11_address0,
        outputfm_V_11_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_11_ce0,
        outputfm_V_11_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_11_d0,
        outputfm_V_11_q0 => ap_const_lv48_0,
        outputfm_V_11_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_11_we0,
        outputfm_V_11_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_11_address1,
        outputfm_V_11_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_11_ce1,
        outputfm_V_11_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_11_d1,
        outputfm_V_11_q1 => ap_const_lv48_0,
        outputfm_V_11_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_11_we1,
        outputfm_V_12_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_12_address0,
        outputfm_V_12_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_12_ce0,
        outputfm_V_12_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_12_d0,
        outputfm_V_12_q0 => ap_const_lv48_0,
        outputfm_V_12_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_12_we0,
        outputfm_V_12_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_12_address1,
        outputfm_V_12_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_12_ce1,
        outputfm_V_12_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_12_d1,
        outputfm_V_12_q1 => ap_const_lv48_0,
        outputfm_V_12_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_12_we1,
        outputfm_V_13_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_13_address0,
        outputfm_V_13_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_13_ce0,
        outputfm_V_13_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_13_d0,
        outputfm_V_13_q0 => ap_const_lv48_0,
        outputfm_V_13_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_13_we0,
        outputfm_V_13_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_13_address1,
        outputfm_V_13_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_13_ce1,
        outputfm_V_13_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_13_d1,
        outputfm_V_13_q1 => ap_const_lv48_0,
        outputfm_V_13_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_13_we1,
        outputfm_V_14_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_14_address0,
        outputfm_V_14_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_14_ce0,
        outputfm_V_14_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_14_d0,
        outputfm_V_14_q0 => ap_const_lv48_0,
        outputfm_V_14_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_14_we0,
        outputfm_V_14_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_14_address1,
        outputfm_V_14_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_14_ce1,
        outputfm_V_14_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_14_d1,
        outputfm_V_14_q1 => ap_const_lv48_0,
        outputfm_V_14_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_14_we1,
        outputfm_V_15_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_15_address0,
        outputfm_V_15_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_15_ce0,
        outputfm_V_15_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_15_d0,
        outputfm_V_15_q0 => ap_const_lv48_0,
        outputfm_V_15_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_15_we0,
        outputfm_V_15_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_15_address1,
        outputfm_V_15_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_15_ce1,
        outputfm_V_15_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_15_d1,
        outputfm_V_15_q1 => ap_const_lv48_0,
        outputfm_V_15_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_15_we1,
        outputfm_V_16_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_16_address0,
        outputfm_V_16_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_16_ce0,
        outputfm_V_16_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_16_d0,
        outputfm_V_16_q0 => ap_const_lv48_0,
        outputfm_V_16_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_16_we0,
        outputfm_V_16_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_16_address1,
        outputfm_V_16_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_16_ce1,
        outputfm_V_16_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_16_d1,
        outputfm_V_16_q1 => ap_const_lv48_0,
        outputfm_V_16_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_16_we1,
        outputfm_V_17_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_17_address0,
        outputfm_V_17_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_17_ce0,
        outputfm_V_17_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_17_d0,
        outputfm_V_17_q0 => ap_const_lv48_0,
        outputfm_V_17_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_17_we0,
        outputfm_V_17_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_17_address1,
        outputfm_V_17_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_17_ce1,
        outputfm_V_17_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_17_d1,
        outputfm_V_17_q1 => ap_const_lv48_0,
        outputfm_V_17_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_17_we1,
        outputfm_V_18_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_18_address0,
        outputfm_V_18_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_18_ce0,
        outputfm_V_18_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_18_d0,
        outputfm_V_18_q0 => ap_const_lv48_0,
        outputfm_V_18_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_18_we0,
        outputfm_V_18_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_18_address1,
        outputfm_V_18_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_18_ce1,
        outputfm_V_18_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_18_d1,
        outputfm_V_18_q1 => ap_const_lv48_0,
        outputfm_V_18_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_18_we1,
        outputfm_V_19_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_19_address0,
        outputfm_V_19_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_19_ce0,
        outputfm_V_19_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_19_d0,
        outputfm_V_19_q0 => ap_const_lv48_0,
        outputfm_V_19_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_19_we0,
        outputfm_V_19_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_19_address1,
        outputfm_V_19_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_19_ce1,
        outputfm_V_19_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_19_d1,
        outputfm_V_19_q1 => ap_const_lv48_0,
        outputfm_V_19_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_19_we1,
        outputfm_V_20_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_20_address0,
        outputfm_V_20_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_20_ce0,
        outputfm_V_20_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_20_d0,
        outputfm_V_20_q0 => ap_const_lv48_0,
        outputfm_V_20_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_20_we0,
        outputfm_V_20_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_20_address1,
        outputfm_V_20_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_20_ce1,
        outputfm_V_20_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_20_d1,
        outputfm_V_20_q1 => ap_const_lv48_0,
        outputfm_V_20_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_20_we1,
        outputfm_V_21_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_21_address0,
        outputfm_V_21_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_21_ce0,
        outputfm_V_21_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_21_d0,
        outputfm_V_21_q0 => ap_const_lv48_0,
        outputfm_V_21_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_21_we0,
        outputfm_V_21_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_21_address1,
        outputfm_V_21_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_21_ce1,
        outputfm_V_21_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_21_d1,
        outputfm_V_21_q1 => ap_const_lv48_0,
        outputfm_V_21_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_21_we1,
        outputfm_V_22_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_22_address0,
        outputfm_V_22_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_22_ce0,
        outputfm_V_22_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_22_d0,
        outputfm_V_22_q0 => ap_const_lv48_0,
        outputfm_V_22_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_22_we0,
        outputfm_V_22_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_22_address1,
        outputfm_V_22_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_22_ce1,
        outputfm_V_22_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_22_d1,
        outputfm_V_22_q1 => ap_const_lv48_0,
        outputfm_V_22_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_22_we1,
        outputfm_V_23_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_23_address0,
        outputfm_V_23_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_23_ce0,
        outputfm_V_23_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_23_d0,
        outputfm_V_23_q0 => ap_const_lv48_0,
        outputfm_V_23_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_23_we0,
        outputfm_V_23_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_23_address1,
        outputfm_V_23_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_23_ce1,
        outputfm_V_23_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_23_d1,
        outputfm_V_23_q1 => ap_const_lv48_0,
        outputfm_V_23_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_23_we1,
        outputfm_V_24_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_24_address0,
        outputfm_V_24_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_24_ce0,
        outputfm_V_24_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_24_d0,
        outputfm_V_24_q0 => ap_const_lv48_0,
        outputfm_V_24_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_24_we0,
        outputfm_V_24_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_24_address1,
        outputfm_V_24_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_24_ce1,
        outputfm_V_24_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_24_d1,
        outputfm_V_24_q1 => ap_const_lv48_0,
        outputfm_V_24_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_24_we1,
        outputfm_V_25_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_25_address0,
        outputfm_V_25_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_25_ce0,
        outputfm_V_25_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_25_d0,
        outputfm_V_25_q0 => ap_const_lv48_0,
        outputfm_V_25_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_25_we0,
        outputfm_V_25_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_25_address1,
        outputfm_V_25_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_25_ce1,
        outputfm_V_25_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_25_d1,
        outputfm_V_25_q1 => ap_const_lv48_0,
        outputfm_V_25_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_25_we1,
        outputfm_V_26_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_26_address0,
        outputfm_V_26_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_26_ce0,
        outputfm_V_26_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_26_d0,
        outputfm_V_26_q0 => ap_const_lv48_0,
        outputfm_V_26_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_26_we0,
        outputfm_V_26_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_26_address1,
        outputfm_V_26_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_26_ce1,
        outputfm_V_26_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_26_d1,
        outputfm_V_26_q1 => ap_const_lv48_0,
        outputfm_V_26_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_26_we1,
        outputfm_V_27_address0 => grp_dataflow_in_channels_fu_640_outputfm_V_27_address0,
        outputfm_V_27_ce0 => grp_dataflow_in_channels_fu_640_outputfm_V_27_ce0,
        outputfm_V_27_d0 => grp_dataflow_in_channels_fu_640_outputfm_V_27_d0,
        outputfm_V_27_q0 => ap_const_lv48_0,
        outputfm_V_27_we0 => grp_dataflow_in_channels_fu_640_outputfm_V_27_we0,
        outputfm_V_27_address1 => grp_dataflow_in_channels_fu_640_outputfm_V_27_address1,
        outputfm_V_27_ce1 => grp_dataflow_in_channels_fu_640_outputfm_V_27_ce1,
        outputfm_V_27_d1 => grp_dataflow_in_channels_fu_640_outputfm_V_27_d1,
        outputfm_V_27_q1 => ap_const_lv48_0,
        outputfm_V_27_we1 => grp_dataflow_in_channels_fu_640_outputfm_V_27_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        weights_offset_ap_vld => ap_const_logic_1,
        image_offset_ap_vld => ap_const_logic_1,
        curr_layer_in_w_ap_vld => ap_const_logic_1,
        curr_layer_in_h_ap_vld => ap_const_logic_1,
        curr_layer_in_ch_ap_vld => ap_const_logic_1,
        curr_layer_out_ch_ap_vld => ap_const_logic_1,
        curr_layer_ker_w_ap_vld => ap_const_logic_1,
        curr_layer_ker_h_ap_vld => ap_const_logic_1,
        curr_layer_str_w_ap_vld => ap_const_logic_1,
        curr_layer_str_h_ap_vld => ap_const_logic_1,
        to_r_ap_vld => ap_const_logic_1,
        ti_ap_vld => ap_const_logic_1,
        row_ap_vld => ap_const_logic_1,
        col_ap_vld => ap_const_logic_1,
        curr_layer_out_w_ap_vld => ap_const_logic_1,
        curr_layer_out_h_ap_vld => ap_const_logic_1,
        outputfm_V_0_full_n => ap_const_logic_0,
        outputfm_V_0_write => grp_dataflow_in_channels_fu_640_outputfm_V_0_write,
        outputfm_V_1_full_n => ap_const_logic_0,
        outputfm_V_1_write => grp_dataflow_in_channels_fu_640_outputfm_V_1_write,
        outputfm_V_2_full_n => ap_const_logic_0,
        outputfm_V_2_write => grp_dataflow_in_channels_fu_640_outputfm_V_2_write,
        outputfm_V_3_full_n => ap_const_logic_0,
        outputfm_V_3_write => grp_dataflow_in_channels_fu_640_outputfm_V_3_write,
        outputfm_V_4_full_n => ap_const_logic_0,
        outputfm_V_4_write => grp_dataflow_in_channels_fu_640_outputfm_V_4_write,
        outputfm_V_5_full_n => ap_const_logic_0,
        outputfm_V_5_write => grp_dataflow_in_channels_fu_640_outputfm_V_5_write,
        outputfm_V_6_full_n => ap_const_logic_0,
        outputfm_V_6_write => grp_dataflow_in_channels_fu_640_outputfm_V_6_write,
        outputfm_V_7_full_n => ap_const_logic_0,
        outputfm_V_7_write => grp_dataflow_in_channels_fu_640_outputfm_V_7_write,
        outputfm_V_8_full_n => ap_const_logic_0,
        outputfm_V_8_write => grp_dataflow_in_channels_fu_640_outputfm_V_8_write,
        outputfm_V_9_full_n => ap_const_logic_0,
        outputfm_V_9_write => grp_dataflow_in_channels_fu_640_outputfm_V_9_write,
        outputfm_V_10_full_n => ap_const_logic_0,
        outputfm_V_10_write => grp_dataflow_in_channels_fu_640_outputfm_V_10_write,
        outputfm_V_11_full_n => ap_const_logic_0,
        outputfm_V_11_write => grp_dataflow_in_channels_fu_640_outputfm_V_11_write,
        outputfm_V_12_full_n => ap_const_logic_0,
        outputfm_V_12_write => grp_dataflow_in_channels_fu_640_outputfm_V_12_write,
        outputfm_V_13_full_n => ap_const_logic_0,
        outputfm_V_13_write => grp_dataflow_in_channels_fu_640_outputfm_V_13_write,
        outputfm_V_14_full_n => ap_const_logic_0,
        outputfm_V_14_write => grp_dataflow_in_channels_fu_640_outputfm_V_14_write,
        outputfm_V_15_full_n => ap_const_logic_0,
        outputfm_V_15_write => grp_dataflow_in_channels_fu_640_outputfm_V_15_write,
        outputfm_V_16_full_n => ap_const_logic_0,
        outputfm_V_16_write => grp_dataflow_in_channels_fu_640_outputfm_V_16_write,
        outputfm_V_17_full_n => ap_const_logic_0,
        outputfm_V_17_write => grp_dataflow_in_channels_fu_640_outputfm_V_17_write,
        outputfm_V_18_full_n => ap_const_logic_0,
        outputfm_V_18_write => grp_dataflow_in_channels_fu_640_outputfm_V_18_write,
        outputfm_V_19_full_n => ap_const_logic_0,
        outputfm_V_19_write => grp_dataflow_in_channels_fu_640_outputfm_V_19_write,
        outputfm_V_20_full_n => ap_const_logic_0,
        outputfm_V_20_write => grp_dataflow_in_channels_fu_640_outputfm_V_20_write,
        outputfm_V_21_full_n => ap_const_logic_0,
        outputfm_V_21_write => grp_dataflow_in_channels_fu_640_outputfm_V_21_write,
        outputfm_V_22_full_n => ap_const_logic_0,
        outputfm_V_22_write => grp_dataflow_in_channels_fu_640_outputfm_V_22_write,
        outputfm_V_23_full_n => ap_const_logic_0,
        outputfm_V_23_write => grp_dataflow_in_channels_fu_640_outputfm_V_23_write,
        outputfm_V_24_full_n => ap_const_logic_0,
        outputfm_V_24_write => grp_dataflow_in_channels_fu_640_outputfm_V_24_write,
        outputfm_V_25_full_n => ap_const_logic_0,
        outputfm_V_25_write => grp_dataflow_in_channels_fu_640_outputfm_V_25_write,
        outputfm_V_26_full_n => ap_const_logic_0,
        outputfm_V_26_write => grp_dataflow_in_channels_fu_640_outputfm_V_26_write,
        outputfm_V_27_full_n => ap_const_logic_0,
        outputfm_V_27_write => grp_dataflow_in_channels_fu_640_outputfm_V_27_write,
        ap_done => grp_dataflow_in_channels_fu_640_ap_done,
        ap_start => grp_dataflow_in_channels_fu_640_ap_start,
        ap_ready => grp_dataflow_in_channels_fu_640_ap_ready,
        ap_idle => grp_dataflow_in_channels_fu_640_ap_idle,
        ap_continue => grp_dataflow_in_channels_fu_640_ap_continue);

    zhang_cnn_srem_17bLp_U566 : component zhang_cnn_srem_17bLp
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 17,
        din1_WIDTH => 3,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_959_ap_start,
        done => grp_fu_959_ap_done,
        din0 => grp_fu_959_p0,
        din1 => grp_fu_959_p1,
        ce => grp_fu_959_ce,
        dout => grp_fu_959_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_125_fu_974_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dataflow_in_channels_fu_640_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dataflow_in_channels_fu_640_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_lv1_0 = tmp_125_fu_974_p2) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((ap_const_logic_0 = ap_sync_grp_dataflow_in_channels_fu_640_ap_ready) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
                    ap_reg_grp_dataflow_in_channels_fu_640_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dataflow_in_channels_fu_640_ap_ready)) then 
                    ap_reg_grp_dataflow_in_channels_fu_640_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                    if ((grp_dataflow_in_channels_fu_640_ap_done = ap_const_logic_1)) then 
                        ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = grp_dataflow_in_channels_fu_640_ap_ready)) then 
                        ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ti_i_i_i_i_i_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_dataflow_in_channels_fu_640_ap_done = ap_const_logic_1))) then 
                ti_i_i_i_i_i_reg_628 <= ti_reg_1074;
            elsif ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                ti_i_i_i_i_i_reg_628 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                p_cast_i_i_i_reg_1066 <= p_cast_i_i_i_fu_970_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_125_fu_974_p2) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                ti_reg_1074 <= ti_fu_979_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = ap_start))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_reg_990 <= tmp_fu_953_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21, ap_CS_fsm_state22, tmp_125_fu_974_p2, grp_dataflow_in_channels_fu_640_ap_done, ap_CS_fsm_state23)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = ap_start))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((tmp_125_fu_974_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_dataflow_in_channels_fu_640_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = ap_start));
    end process;


    ap_block_state21_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n)
    begin
                ap_block_state21 <= ((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state22, tmp_125_fu_974_p2)
    begin
        if (((tmp_125_fu_974_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, tmp_125_fu_974_p2)
    begin
        if (((tmp_125_fu_974_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sync_grp_dataflow_in_channels_fu_640_ap_ready_assign_proc : process(grp_dataflow_in_channels_fu_640_ap_ready, ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_sync_reg_grp_dataflow_in_channels_fu_640_ap_ready)) then 
            ap_sync_grp_dataflow_in_channels_fu_640_ap_ready <= grp_dataflow_in_channels_fu_640_ap_ready;
        else 
            ap_sync_grp_dataflow_in_channels_fu_640_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    col_c_blk_n_assign_proc : process(col_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            col_c_blk_n <= col_c_full_n;
        else 
            col_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    col_c_din <= col;

    col_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            col_c_write <= ap_const_logic_1;
        else 
            col_c_write <= ap_const_logic_0;
        end if; 
    end process;


    curr_layer_out_ch_c_blk_n_assign_proc : process(curr_layer_out_ch_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            curr_layer_out_ch_c_blk_n <= curr_layer_out_ch_c_full_n;
        else 
            curr_layer_out_ch_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    curr_layer_out_ch_c_din <= curr_layer_out_ch;

    curr_layer_out_ch_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            curr_layer_out_ch_c_write <= ap_const_logic_1;
        else 
            curr_layer_out_ch_c_write <= ap_const_logic_0;
        end if; 
    end process;


    curr_layer_out_h_c_blk_n_assign_proc : process(curr_layer_out_h_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            curr_layer_out_h_c_blk_n <= curr_layer_out_h_c_full_n;
        else 
            curr_layer_out_h_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    curr_layer_out_h_c_din <= curr_layer_out_h;

    curr_layer_out_h_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            curr_layer_out_h_c_write <= ap_const_logic_1;
        else 
            curr_layer_out_h_c_write <= ap_const_logic_0;
        end if; 
    end process;


    curr_layer_out_w_c_blk_n_assign_proc : process(curr_layer_out_w_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            curr_layer_out_w_c_blk_n <= curr_layer_out_w_c_full_n;
        else 
            curr_layer_out_w_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    curr_layer_out_w_c_din <= curr_layer_out_w;

    curr_layer_out_w_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            curr_layer_out_w_c_write <= ap_const_logic_1;
        else 
            curr_layer_out_w_c_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_dataflow_in_channels_fu_640_ap_continue_assign_proc : process(grp_dataflow_in_channels_fu_640_ap_done, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_dataflow_in_channels_fu_640_ap_done = ap_const_logic_1))) then 
            grp_dataflow_in_channels_fu_640_ap_continue <= ap_const_logic_1;
        else 
            grp_dataflow_in_channels_fu_640_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_dataflow_in_channels_fu_640_ap_start <= ap_reg_grp_dataflow_in_channels_fu_640_ap_start;

    grp_fu_959_ap_start_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = ap_start))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_959_ap_start <= ap_const_logic_1;
        else 
            grp_fu_959_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_959_ce_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_959_ce <= ap_const_logic_0;
        else 
            grp_fu_959_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_959_p0 <= std_logic_vector(signed(tmp_i_i_cast_i_i_i_fu_949_p1) + signed(ap_const_lv17_2));
    grp_fu_959_p1 <= ap_const_lv17_3(3 - 1 downto 0);
    m_axi_weights_ARADDR <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARUSER;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_state22, tmp_125_fu_974_p2, grp_dataflow_in_channels_fu_640_m_axi_weights_ARVALID, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_lv1_0 = tmp_125_fu_974_p2) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            m_axi_weights_ARVALID <= grp_dataflow_in_channels_fu_640_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv32_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state22, tmp_125_fu_974_p2, grp_dataflow_in_channels_fu_640_m_axi_weights_RREADY, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_lv1_0 = tmp_125_fu_974_p2) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            m_axi_weights_RREADY <= grp_dataflow_in_channels_fu_640_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv32_0;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv4_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;

    out_offset_out_blk_n_assign_proc : process(out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            out_offset_out_blk_n <= out_offset_out_full_n;
        else 
            out_offset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_offset_out_din <= out_offset;

    out_offset_out_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            out_offset_out_write <= ap_const_logic_1;
        else 
            out_offset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    outputfm_V_0_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_0_address0;
    outputfm_V_0_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_0_ce0;
    outputfm_V_0_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_0_d0;
    outputfm_V_0_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_0_we0;
    outputfm_V_10_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_10_address0;
    outputfm_V_10_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_10_ce0;
    outputfm_V_10_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_10_d0;
    outputfm_V_10_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_10_we0;
    outputfm_V_11_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_11_address0;
    outputfm_V_11_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_11_ce0;
    outputfm_V_11_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_11_d0;
    outputfm_V_11_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_11_we0;
    outputfm_V_12_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_12_address0;
    outputfm_V_12_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_12_ce0;
    outputfm_V_12_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_12_d0;
    outputfm_V_12_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_12_we0;
    outputfm_V_13_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_13_address0;
    outputfm_V_13_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_13_ce0;
    outputfm_V_13_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_13_d0;
    outputfm_V_13_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_13_we0;
    outputfm_V_14_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_14_address0;
    outputfm_V_14_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_14_ce0;
    outputfm_V_14_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_14_d0;
    outputfm_V_14_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_14_we0;
    outputfm_V_15_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_15_address0;
    outputfm_V_15_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_15_ce0;
    outputfm_V_15_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_15_d0;
    outputfm_V_15_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_15_we0;
    outputfm_V_16_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_16_address0;
    outputfm_V_16_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_16_ce0;
    outputfm_V_16_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_16_d0;
    outputfm_V_16_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_16_we0;
    outputfm_V_17_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_17_address0;
    outputfm_V_17_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_17_ce0;
    outputfm_V_17_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_17_d0;
    outputfm_V_17_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_17_we0;
    outputfm_V_18_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_18_address0;
    outputfm_V_18_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_18_ce0;
    outputfm_V_18_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_18_d0;
    outputfm_V_18_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_18_we0;
    outputfm_V_19_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_19_address0;
    outputfm_V_19_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_19_ce0;
    outputfm_V_19_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_19_d0;
    outputfm_V_19_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_19_we0;
    outputfm_V_1_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_1_address0;
    outputfm_V_1_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_1_ce0;
    outputfm_V_1_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_1_d0;
    outputfm_V_1_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_1_we0;
    outputfm_V_20_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_20_address0;
    outputfm_V_20_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_20_ce0;
    outputfm_V_20_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_20_d0;
    outputfm_V_20_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_20_we0;
    outputfm_V_21_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_21_address0;
    outputfm_V_21_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_21_ce0;
    outputfm_V_21_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_21_d0;
    outputfm_V_21_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_21_we0;
    outputfm_V_22_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_22_address0;
    outputfm_V_22_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_22_ce0;
    outputfm_V_22_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_22_d0;
    outputfm_V_22_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_22_we0;
    outputfm_V_23_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_23_address0;
    outputfm_V_23_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_23_ce0;
    outputfm_V_23_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_23_d0;
    outputfm_V_23_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_23_we0;
    outputfm_V_24_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_24_address0;
    outputfm_V_24_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_24_ce0;
    outputfm_V_24_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_24_d0;
    outputfm_V_24_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_24_we0;
    outputfm_V_25_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_25_address0;
    outputfm_V_25_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_25_ce0;
    outputfm_V_25_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_25_d0;
    outputfm_V_25_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_25_we0;
    outputfm_V_26_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_26_address0;
    outputfm_V_26_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_26_ce0;
    outputfm_V_26_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_26_d0;
    outputfm_V_26_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_26_we0;
    outputfm_V_27_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_27_address0;
    outputfm_V_27_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_27_ce0;
    outputfm_V_27_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_27_d0;
    outputfm_V_27_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_27_we0;
    outputfm_V_2_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_2_address0;
    outputfm_V_2_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_2_ce0;
    outputfm_V_2_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_2_d0;
    outputfm_V_2_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_2_we0;
    outputfm_V_3_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_3_address0;
    outputfm_V_3_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_3_ce0;
    outputfm_V_3_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_3_d0;
    outputfm_V_3_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_3_we0;
    outputfm_V_4_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_4_address0;
    outputfm_V_4_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_4_ce0;
    outputfm_V_4_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_4_d0;
    outputfm_V_4_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_4_we0;
    outputfm_V_5_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_5_address0;
    outputfm_V_5_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_5_ce0;
    outputfm_V_5_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_5_d0;
    outputfm_V_5_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_5_we0;
    outputfm_V_6_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_6_address0;
    outputfm_V_6_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_6_ce0;
    outputfm_V_6_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_6_d0;
    outputfm_V_6_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_6_we0;
    outputfm_V_7_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_7_address0;
    outputfm_V_7_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_7_ce0;
    outputfm_V_7_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_7_d0;
    outputfm_V_7_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_7_we0;
    outputfm_V_8_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_8_address0;
    outputfm_V_8_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_8_ce0;
    outputfm_V_8_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_8_d0;
    outputfm_V_8_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_8_we0;
    outputfm_V_9_address0 <= grp_dataflow_in_channels_fu_640_outputfm_V_9_address0;
    outputfm_V_9_ce0 <= grp_dataflow_in_channels_fu_640_outputfm_V_9_ce0;
    outputfm_V_9_d0 <= grp_dataflow_in_channels_fu_640_outputfm_V_9_d0;
    outputfm_V_9_we0 <= grp_dataflow_in_channels_fu_640_outputfm_V_9_we0;
        p_cast_i_i_i_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_124_fu_965_p2),32));

    partial_outputfm_0_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address0;
    partial_outputfm_0_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_address1;
    partial_outputfm_0_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce0;
    partial_outputfm_0_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_ce1;
    partial_outputfm_0_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_d1;
    partial_outputfm_0_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_0_s_we1;
    partial_outputfm_10_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_address0;
    partial_outputfm_10_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_address1;
    partial_outputfm_10_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce0;
    partial_outputfm_10_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_ce1;
    partial_outputfm_10_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_d1;
    partial_outputfm_10_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_10_we1;
    partial_outputfm_11_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_address0;
    partial_outputfm_11_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_address1;
    partial_outputfm_11_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce0;
    partial_outputfm_11_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_ce1;
    partial_outputfm_11_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_d1;
    partial_outputfm_11_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_11_we1;
    partial_outputfm_12_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_address0;
    partial_outputfm_12_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_address1;
    partial_outputfm_12_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce0;
    partial_outputfm_12_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_ce1;
    partial_outputfm_12_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_d1;
    partial_outputfm_12_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_12_we1;
    partial_outputfm_13_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_address0;
    partial_outputfm_13_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_address1;
    partial_outputfm_13_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce0;
    partial_outputfm_13_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_ce1;
    partial_outputfm_13_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_d1;
    partial_outputfm_13_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_13_we1;
    partial_outputfm_14_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_address0;
    partial_outputfm_14_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_address1;
    partial_outputfm_14_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce0;
    partial_outputfm_14_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_ce1;
    partial_outputfm_14_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_d1;
    partial_outputfm_14_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_14_we1;
    partial_outputfm_15_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_address0;
    partial_outputfm_15_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_address1;
    partial_outputfm_15_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce0;
    partial_outputfm_15_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_ce1;
    partial_outputfm_15_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_d1;
    partial_outputfm_15_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_15_we1;
    partial_outputfm_16_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_address0;
    partial_outputfm_16_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_address1;
    partial_outputfm_16_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce0;
    partial_outputfm_16_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_ce1;
    partial_outputfm_16_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_d1;
    partial_outputfm_16_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_16_we1;
    partial_outputfm_17_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_address0;
    partial_outputfm_17_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_address1;
    partial_outputfm_17_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce0;
    partial_outputfm_17_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_ce1;
    partial_outputfm_17_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_d1;
    partial_outputfm_17_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_17_we1;
    partial_outputfm_18_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_address0;
    partial_outputfm_18_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_address1;
    partial_outputfm_18_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce0;
    partial_outputfm_18_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_ce1;
    partial_outputfm_18_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_d1;
    partial_outputfm_18_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_18_we1;
    partial_outputfm_19_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_address0;
    partial_outputfm_19_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_address1;
    partial_outputfm_19_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce0;
    partial_outputfm_19_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_ce1;
    partial_outputfm_19_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_d1;
    partial_outputfm_19_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_19_we1;
    partial_outputfm_1_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address0;
    partial_outputfm_1_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_address1;
    partial_outputfm_1_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce0;
    partial_outputfm_1_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_ce1;
    partial_outputfm_1_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_d1;
    partial_outputfm_1_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_1_s_we1;
    partial_outputfm_20_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_address0;
    partial_outputfm_20_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_address1;
    partial_outputfm_20_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce0;
    partial_outputfm_20_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_ce1;
    partial_outputfm_20_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_d1;
    partial_outputfm_20_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_20_we1;
    partial_outputfm_21_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_address0;
    partial_outputfm_21_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_address1;
    partial_outputfm_21_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce0;
    partial_outputfm_21_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_ce1;
    partial_outputfm_21_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_d1;
    partial_outputfm_21_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_21_we1;
    partial_outputfm_22_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_address0;
    partial_outputfm_22_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_address1;
    partial_outputfm_22_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce0;
    partial_outputfm_22_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_ce1;
    partial_outputfm_22_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_d1;
    partial_outputfm_22_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_22_we1;
    partial_outputfm_23_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_address0;
    partial_outputfm_23_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_address1;
    partial_outputfm_23_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce0;
    partial_outputfm_23_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_ce1;
    partial_outputfm_23_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_d1;
    partial_outputfm_23_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_23_we1;
    partial_outputfm_24_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_address0;
    partial_outputfm_24_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_address1;
    partial_outputfm_24_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce0;
    partial_outputfm_24_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_ce1;
    partial_outputfm_24_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_d1;
    partial_outputfm_24_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_24_we1;
    partial_outputfm_25_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_address0;
    partial_outputfm_25_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_address1;
    partial_outputfm_25_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce0;
    partial_outputfm_25_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_ce1;
    partial_outputfm_25_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_d1;
    partial_outputfm_25_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_25_we1;
    partial_outputfm_26_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_address0;
    partial_outputfm_26_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_address1;
    partial_outputfm_26_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce0;
    partial_outputfm_26_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_ce1;
    partial_outputfm_26_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_d1;
    partial_outputfm_26_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_26_we1;
    partial_outputfm_27_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_address0;
    partial_outputfm_27_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_address1;
    partial_outputfm_27_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce0;
    partial_outputfm_27_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_ce1;
    partial_outputfm_27_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_d1;
    partial_outputfm_27_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_27_we1;
    partial_outputfm_2_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address0;
    partial_outputfm_2_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_address1;
    partial_outputfm_2_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce0;
    partial_outputfm_2_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_ce1;
    partial_outputfm_2_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_d1;
    partial_outputfm_2_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_2_s_we1;
    partial_outputfm_3_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address0;
    partial_outputfm_3_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_address1;
    partial_outputfm_3_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce0;
    partial_outputfm_3_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_ce1;
    partial_outputfm_3_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_d1;
    partial_outputfm_3_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_3_s_we1;
    partial_outputfm_4_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address0;
    partial_outputfm_4_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_address1;
    partial_outputfm_4_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce0;
    partial_outputfm_4_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_ce1;
    partial_outputfm_4_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_d1;
    partial_outputfm_4_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_4_s_we1;
    partial_outputfm_5_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address0;
    partial_outputfm_5_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_address1;
    partial_outputfm_5_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce0;
    partial_outputfm_5_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_ce1;
    partial_outputfm_5_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_d1;
    partial_outputfm_5_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_5_s_we1;
    partial_outputfm_6_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address0;
    partial_outputfm_6_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_address1;
    partial_outputfm_6_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce0;
    partial_outputfm_6_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_ce1;
    partial_outputfm_6_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_d1;
    partial_outputfm_6_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_6_s_we1;
    partial_outputfm_7_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address0;
    partial_outputfm_7_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_address1;
    partial_outputfm_7_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce0;
    partial_outputfm_7_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_ce1;
    partial_outputfm_7_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_d1;
    partial_outputfm_7_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_7_s_we1;
    partial_outputfm_8_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address0;
    partial_outputfm_8_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_address1;
    partial_outputfm_8_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce0;
    partial_outputfm_8_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_ce1;
    partial_outputfm_8_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_d1;
    partial_outputfm_8_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_8_s_we1;
    partial_outputfm_9_V_address0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address0;
    partial_outputfm_9_V_address1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_address1;
    partial_outputfm_9_V_ce0 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce0;
    partial_outputfm_9_V_ce1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_ce1;
    partial_outputfm_9_V_d1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_d1;
    partial_outputfm_9_V_we1 <= grp_dataflow_in_channels_fu_640_partial_outputfm_9_s_we1;

    row_c_blk_n_assign_proc : process(row_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            row_c_blk_n <= row_c_full_n;
        else 
            row_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    row_c_din <= row;

    row_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            row_c_write <= ap_const_logic_1;
        else 
            row_c_write <= ap_const_logic_0;
        end if; 
    end process;

    ti_fu_979_p2 <= std_logic_vector(unsigned(ti_i_i_i_i_i_reg_628) + unsigned(ap_const_lv32_3));
    tmp_124_fu_965_p2 <= std_logic_vector(unsigned(tmp_reg_990) - unsigned(grp_fu_959_p2));
    tmp_125_fu_974_p2 <= "1" when (ti_i_i_i_i_i_reg_628 = p_cast_i_i_i_reg_1066) else "0";
    tmp_fu_953_p2 <= std_logic_vector(signed(tmp_i_i_cast_i_i_i_fu_949_p1) + signed(ap_const_lv17_2));
        tmp_i_i_cast_i_i_i_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_layer_in_ch),17));


    to_c_blk_n_assign_proc : process(to_c_full_n, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            to_c_blk_n <= to_c_full_n;
        else 
            to_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    to_c_din <= to_r;

    to_c_write_assign_proc : process(curr_layer_out_w_c_full_n, curr_layer_out_h_c_full_n, curr_layer_out_ch_c_full_n, to_c_full_n, row_c_full_n, col_c_full_n, out_offset_out_full_n, ap_CS_fsm_state21)
    begin
        if ((not(((ap_const_logic_0 = out_offset_out_full_n) or (ap_const_logic_0 = col_c_full_n) or (ap_const_logic_0 = row_c_full_n) or (ap_const_logic_0 = to_c_full_n) or (ap_const_logic_0 = curr_layer_out_ch_c_full_n) or (ap_const_logic_0 = curr_layer_out_h_c_full_n) or (ap_const_logic_0 = curr_layer_out_w_c_full_n))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            to_c_write <= ap_const_logic_1;
        else 
            to_c_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
