// Seed: 3353704939
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire id_5 = id_4;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign id_1[-1] = id_4;
  supply0 id_6 = -1;
  wire id_7;
  assign id_5 = id_1[id_4];
  logic id_8;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output wor id_3,
    output tri id_4,
    input supply0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire id_8;
endmodule
