#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  5 16:36:45 2021
# Process ID: 18084
# Current directory: C:/Tutorials/Vivado/simple_RO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16592 C:\Tutorials\Vivado\simple_RO\simple_RO.xpr
# Log file: C:/Tutorials/Vivado/simple_RO/vivado.log
# Journal file: C:/Tutorials/Vivado/simple_RO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tutorials/Vivado/simple_RO/simple_RO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/Self_heating/AXI4_heater_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/vivado.pb' contains 28986 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 28987' and re-open the project.
update_compile_order -fileset sources_1
open_bd_design {C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO0
Adding component instance block -- xilinx.com:user:AXI_BTI:1.0 - BTI0
Adding component instance block -- xilinx.com:user:AXI_BTI_2:1.0 - BTI1
Adding component instance block -- xilinx.com:user:AXI4_heater:1.0 - heater
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <design_1> from BD file <C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.406 ; gain = 0.000
write_bd_tcl -force C:/Tutorials/Vivado/simple_RO/design_1.tcl
INFO: [BD 5-148] Tcl file written out <C:/Tutorials/Vivado/simple_RO/design_1.tcl>.

INFO: [Device 21-403] Loading part xc7z020clg400-1
startgroup
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false}] [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Tutorials\Vivado\simple_RO\simple_RO.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\Tutorials\Vivado\simple_RO\simple_RO.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May  5 16:44:36 2021] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/runme.log
[Wed May  5 16:44:36 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1383.535 ; gain = 10.691
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/vivado.pb' contains 28984 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 28985' and re-open the project.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1432.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.959 . Memory (MB): peak = 2162.457 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.960 . Memory (MB): peak = 2162.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2162.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 54 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.867 ; gain = 906.379
open_bd_design {C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
open_project C:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/ring_oscillator_zynq/simple_ro' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/AXI_stream_heater/AXI_Stream_heater_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/Self_heating/AXI4_heater_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/AXI_counter_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/src/frequency_counter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/one2two.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/AXI_counter_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/AXI_counter_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/src/frequency_counter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/one2two.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_RO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/8bf3/hdl/AXI_counter_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_3stage_CRO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/0124/hdl/AXI_CRO_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_3stage_CRO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/0124/hdl/AXI_CRO_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_3stage_CRO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/0124/hdl/AXI_CRO_v1_0_S00_AXI.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_3stage_CRO_0_0' generated file not found 'c:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ipshared/0124/hdl/AXI_CRO_v1_0.v'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_AXI_RO_0_0

CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.runs/synth_1/vivado.pb' contains 25625 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25626' and re-open the project.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - Arm_Core
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - System_Reset
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - Arm_Core_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - Temp_sensor
Adding component instance block -- xilinx.com:user:AXI4_heater:1.0 - heater
Adding component instance block -- xilinx.com:user:AXI_3stage_BTI:1.0 - BTI0
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO0
Successfully read diagram <design_1> from BD file <C:/Users/quant/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
current_project simple_RO
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.OT_ALARM {true} CONFIG.USER_TEMP_ALARM {true} CONFIG.TEMPERATURE_ALARM_TRIGGER {124.9} CONFIG.TEMPERATURE_ALARM_RESET {124.9} CONFIG.TEMPERATURE_ALARM_OT_TRIGGER {124.9} CONFIG.TEMPERATURE_ALARM_OT_RESET {124.9}] [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Tutorials\Vivado\simple_RO\simple_RO.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\Tutorials\Vivado\simple_RO\simple_RO.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May  5 17:06:13 2021] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/runme.log
[Wed May  5 17:06:13 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3358.648 ; gain = 0.000
current_project simple_ro
close_project
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/vivado.pb' contains 28986 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 28987' and re-open the project.
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
set_property name Temp_sensor [get_bd_cells xadc_wiz_0]
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_lite.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param s_axi_aclk.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  5 17:29:26 2021...
