

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3'
================================================================
* Date:           Fri Mar 10 17:23:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     207|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    7|       0|      63|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      91|    -|
|Register         |        -|    -|     122|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    7|     122|     361|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_23s_54_1_1_U216   |mul_32s_23s_54_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_24s_55_1_1_U218   |mul_32s_24s_55_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_27ns_32_1_1_U217  |mul_32s_27ns_32_1_1  |        0|   3|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   7|  0|  63|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_229_p2    |         +|   0|  0|  63|          56|          56|
    |add_ln86_fu_169_p2    |         +|   0|  0|  18|          11|           1|
    |add_ln87_fu_141_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln88_5_fu_180_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln88_6_fu_158_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln88_fu_152_p2    |         +|   0|  0|  10|          10|          10|
    |sub_ln89_fu_187_p2    |         -|   0|  0|  39|          32|          32|
    |icmp_ln86_fu_131_p2   |      icmp|   0|  0|  11|          11|          11|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         172|         162|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          5|    1|          5|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_15  |   9|          2|   11|         22|
    |j_fu_48                |   9|          2|   11|         22|
    |v_address0             |  17|          4|   10|         40|
    |v_address1             |  13|          3|   10|         30|
    |v_d0                   |  13|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  91|         21|   76|        217|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |j_fu_48                 |  11|   0|   11|          0|
    |sext_ln86_cast_reg_257  |  54|   0|   54|          0|
    |t_reg_277               |  32|   0|   32|          0|
    |v_addr_1_reg_271        |  10|   0|   10|          0|
    |v_addr_reg_265          |  10|   0|   10|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 122|   0|  122|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3|  return value|
|zext_ln86    |   in|    8|     ap_none|                                                                  zext_ln86|        scalar|
|zext_ln86_2  |   in|    9|     ap_none|                                                                zext_ln86_2|        scalar|
|zext_ln87    |   in|   10|     ap_none|                                                                  zext_ln87|        scalar|
|v_address0   |  out|   10|   ap_memory|                                                                          v|         array|
|v_ce0        |  out|    1|   ap_memory|                                                                          v|         array|
|v_we0        |  out|    1|   ap_memory|                                                                          v|         array|
|v_d0         |  out|   32|   ap_memory|                                                                          v|         array|
|v_q0         |   in|   32|   ap_memory|                                                                          v|         array|
|v_address1   |  out|   10|   ap_memory|                                                                          v|         array|
|v_ce1        |  out|    1|   ap_memory|                                                                          v|         array|
|v_q1         |   in|   32|   ap_memory|                                                                          v|         array|
|zext_ln78_2  |   in|    8|     ap_none|                                                                zext_ln78_2|        scalar|
|sext_ln86    |   in|   23|     ap_none|                                                                  sext_ln86|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln86"   --->   Operation 8 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln78_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_2"   --->   Operation 9 'read' 'zext_ln78_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln87"   --->   Operation 10 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln86_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln86_2"   --->   Operation 11 'read' 'zext_ln86_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln86_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln86"   --->   Operation 12 'read' 'zext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i23 %sext_ln86_read"   --->   Operation 13 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln78_2_cast = zext i8 %zext_ln78_2_read"   --->   Operation 14 'zext' 'zext_ln78_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln86_2_cast = zext i9 %zext_ln86_2_read"   --->   Operation 15 'zext' 'zext_ln86_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln86_cast = zext i8 %zext_ln86_read"   --->   Operation 16 'zext' 'zext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 %zext_ln86_cast, i11 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_15 = load i11 %j" [dilithium2/ntt.c:87]   --->   Operation 19 'load' 'j_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.52ns)   --->   "%icmp_ln86 = icmp_eq  i11 %j_15, i11 %zext_ln86_2_cast" [dilithium2/ntt.c:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc.i.i.split, void %for.inc29.i.i.loopexit.exitStub" [dilithium2/ntt.c:86]   --->   Operation 22 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i11 %j_15" [dilithium2/ntt.c:87]   --->   Operation 23 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.74ns)   --->   "%add_ln87 = add i10 %zext_ln87_read, i10 %trunc_ln87" [dilithium2/ntt.c:87]   --->   Operation 24 'add' 'add_ln87' <Predicate = (!icmp_ln86)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i10 %add_ln87" [dilithium2/ntt.c:87]   --->   Operation 25 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i32 %v, i64 0, i64 %zext_ln87_2" [dilithium2/ntt.c:87]   --->   Operation 26 'getelementptr' 'v_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.77ns)   --->   "%t = load i10 %v_addr" [dilithium2/ntt.c:87]   --->   Operation 27 'load' 't' <Predicate = (!icmp_ln86)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i10 %zext_ln87_read, i10 %zext_ln78_2_cast" [dilithium2/ntt.c:88]   --->   Operation 28 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (3.09ns) (root node of TernaryAdder)   --->   "%add_ln88_6 = add i10 %add_ln88, i10 %trunc_ln87" [dilithium2/ntt.c:88]   --->   Operation 29 'add' 'add_ln88_6' <Predicate = (!icmp_ln86)> <Delay = 3.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i10 %add_ln88_6" [dilithium2/ntt.c:88]   --->   Operation 30 'zext' 'zext_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i32 %v, i64 0, i64 %zext_ln88" [dilithium2/ntt.c:88]   --->   Operation 31 'getelementptr' 'v_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%v_load = load i10 %v_addr_1" [dilithium2/ntt.c:88]   --->   Operation 32 'load' 'v_load' <Predicate = (!icmp_ln86)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "%add_ln86 = add i11 %j_15, i11 1" [dilithium2/ntt.c:86]   --->   Operation 33 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.32ns)   --->   "%store_ln86 = store i11 %add_ln86, i11 %j" [dilithium2/ntt.c:86]   --->   Operation 34 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.32>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.72>
ST_2 : Operation 35 [1/2] (2.77ns)   --->   "%t = load i10 %v_addr" [dilithium2/ntt.c:87]   --->   Operation 35 'load' 't' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/2] (2.77ns)   --->   "%v_load = load i10 %v_addr_1" [dilithium2/ntt.c:88]   --->   Operation 36 'load' 'v_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (2.18ns)   --->   "%add_ln88_5 = add i32 %v_load, i32 %t" [dilithium2/ntt.c:88]   --->   Operation 37 'add' 'add_ln88_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.77ns)   --->   "%store_ln88 = store i32 %add_ln88_5, i10 %v_addr" [dilithium2/ntt.c:88]   --->   Operation 38 'store' 'store_ln88' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%v_load_1 = load i10 %v_addr_1" [dilithium2/ntt.c:89]   --->   Operation 39 'load' 'v_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 31.1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [dilithium2/ntt.c:78]   --->   Operation 40 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%v_load_1 = load i10 %v_addr_1" [dilithium2/ntt.c:89]   --->   Operation 41 'load' 'v_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%sub_ln89 = sub i32 %t, i32 %v_load_1" [dilithium2/ntt.c:89]   --->   Operation 42 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i32 %sub_ln89" [dilithium2/ntt.c:90]   --->   Operation 43 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (6.88ns)   --->   "%mul_ln90 = mul i54 %sext_ln90, i54 %sext_ln86_cast" [dilithium2/ntt.c:90]   --->   Operation 44 'mul' 'mul_ln90' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i54 %mul_ln90" [dilithium2/reduce.c:15]   --->   Operation 45 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i54 %mul_ln90" [dilithium2/reduce.c:18]   --->   Operation 46 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (6.88ns)   --->   "%t_21 = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 47 'mul' 't_21' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t_21" [dilithium2/reduce.c:19]   --->   Operation 48 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 49 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 50 'sext' 'sext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_16, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 51 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_22 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 52 'partselect' 't_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i24 %t_22" [dilithium2/reduce.c:19]   --->   Operation 53 'sext' 'sext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.77ns)   --->   "%store_ln90 = store i32 %sext_ln19_17, i10 %v_addr_1" [dilithium2/ntt.c:90]   --->   Operation 54 'store' 'store_ln90' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i.i" [dilithium2/ntt.c:86]   --->   Operation 55 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln86_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ zext_ln78_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca       ) [ 01000]
sext_ln86_read    (read         ) [ 00000]
zext_ln78_2_read  (read         ) [ 00000]
zext_ln87_read    (read         ) [ 00000]
zext_ln86_2_read  (read         ) [ 00000]
zext_ln86_read    (read         ) [ 00000]
sext_ln86_cast    (sext         ) [ 00111]
zext_ln78_2_cast  (zext         ) [ 00000]
zext_ln86_2_cast  (zext         ) [ 00000]
zext_ln86_cast    (zext         ) [ 00000]
store_ln0         (store        ) [ 00000]
br_ln0            (br           ) [ 00000]
j_15              (load         ) [ 00000]
specpipeline_ln0  (specpipeline ) [ 00000]
icmp_ln86         (icmp         ) [ 01000]
br_ln86           (br           ) [ 00000]
trunc_ln87        (trunc        ) [ 00000]
add_ln87          (add          ) [ 00000]
zext_ln87_2       (zext         ) [ 00000]
v_addr            (getelementptr) [ 00100]
add_ln88          (add          ) [ 00000]
add_ln88_6        (add          ) [ 00000]
zext_ln88         (zext         ) [ 00000]
v_addr_1          (getelementptr) [ 00111]
add_ln86          (add          ) [ 00000]
store_ln86        (store        ) [ 00000]
t                 (load         ) [ 00011]
v_load            (load         ) [ 00000]
add_ln88_5        (add          ) [ 00000]
store_ln88        (store        ) [ 00000]
specloopname_ln78 (specloopname ) [ 00000]
v_load_1          (load         ) [ 00000]
sub_ln89          (sub          ) [ 00000]
sext_ln90         (sext         ) [ 00000]
mul_ln90          (mul          ) [ 00000]
sext_ln15         (sext         ) [ 00000]
trunc_ln18        (trunc        ) [ 00000]
t_21              (mul          ) [ 00000]
sext_ln19         (sext         ) [ 00000]
mul_ln19          (mul          ) [ 00000]
sext_ln19_16      (sext         ) [ 00000]
add_ln19          (add          ) [ 00000]
t_22              (partselect   ) [ 00000]
sext_ln19_17      (sext         ) [ 00000]
store_ln90        (store        ) [ 00000]
br_ln86           (br           ) [ 00000]
ret_ln0           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln86">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln86_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln87">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln78_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln86">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln86_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="23" slack="0"/>
<pin id="54" dir="0" index="1" bw="23" slack="0"/>
<pin id="55" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln78_2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln78_2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln87_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln87_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln86_2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln86_2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln86_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln86_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t/1 v_load/1 store_ln88/2 v_load_1/3 store_ln90/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="v_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln86_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="23" slack="0"/>
<pin id="109" dir="1" index="1" bw="54" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln78_2_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln86_2_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln86_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_15_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_15/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln86_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln87_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln87_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln87_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln88_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln88_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_6/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln88_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln86_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln86_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln88_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln89_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln90_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mul_ln90_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="23" slack="3"/>
<pin id="199" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln90/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="54" slack="0"/>
<pin id="203" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln18_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="54" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="t_21_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="27" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_21/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mul_ln19_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln19_16_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="55" slack="0"/>
<pin id="227" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_16/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln19_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="55" slack="0"/>
<pin id="231" dir="0" index="1" bw="54" slack="0"/>
<pin id="232" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="t_22_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="56" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_22/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln19_17_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_17/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="257" class="1005" name="sext_ln86_cast_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="54" slack="3"/>
<pin id="259" dir="1" index="1" bw="54" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln86_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="v_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="v_addr_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="1"/>
<pin id="273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="t_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="110"><net_src comp="52" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="58" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="76" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="115" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="156"><net_src comp="64" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="111" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="137" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="173"><net_src comp="128" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="89" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="89" pin="7"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="191"><net_src comp="89" pin="7"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="196" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="201" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="253"><net_src comp="48" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="260"><net_src comp="107" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="268"><net_src comp="82" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="274"><net_src comp="99" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="280"><net_src comp="89" pin="7"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {2 4 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : zext_ln86 | {1 }
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : zext_ln86_2 | {1 }
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : zext_ln87 | {1 }
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : v | {1 2 3 4 }
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : zext_ln78_2 | {1 }
	Port: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 : sext_ln86 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_15 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		trunc_ln87 : 2
		add_ln87 : 3
		zext_ln87_2 : 4
		v_addr : 5
		t : 6
		add_ln88 : 1
		add_ln88_6 : 2
		zext_ln88 : 3
		v_addr_1 : 4
		v_load : 5
		add_ln86 : 2
		store_ln86 : 3
	State 2
		add_ln88_5 : 1
		store_ln88 : 2
	State 3
	State 4
		sub_ln89 : 1
		sext_ln90 : 2
		mul_ln90 : 3
		sext_ln15 : 4
		trunc_ln18 : 4
		t_21 : 5
		sext_ln19 : 6
		mul_ln19 : 7
		sext_ln19_16 : 8
		add_ln19 : 9
		t_22 : 10
		sext_ln19_17 : 11
		store_ln90 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln87_fu_141       |    0    |    0    |    17   |
|          |       add_ln88_fu_152       |    0    |    0    |    10   |
|    add   |      add_ln88_6_fu_158      |    0    |    0    |    10   |
|          |       add_ln86_fu_169       |    0    |    0    |    18   |
|          |      add_ln88_5_fu_180      |    0    |    0    |    39   |
|          |       add_ln19_fu_229       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln90_fu_196       |    2    |    0    |    21   |
|    mul   |         t_21_fu_209         |    3    |    0    |    21   |
|          |       mul_ln19_fu_219       |    2    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln89_fu_187       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln86_fu_131      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |  sext_ln86_read_read_fu_52  |    0    |    0    |    0    |
|          | zext_ln78_2_read_read_fu_58 |    0    |    0    |    0    |
|   read   |  zext_ln87_read_read_fu_64  |    0    |    0    |    0    |
|          | zext_ln86_2_read_read_fu_70 |    0    |    0    |    0    |
|          |  zext_ln86_read_read_fu_76  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln86_cast_fu_107    |    0    |    0    |    0    |
|          |       sext_ln90_fu_192      |    0    |    0    |    0    |
|   sext   |       sext_ln15_fu_201      |    0    |    0    |    0    |
|          |       sext_ln19_fu_215      |    0    |    0    |    0    |
|          |     sext_ln19_16_fu_225     |    0    |    0    |    0    |
|          |     sext_ln19_17_fu_245     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln78_2_cast_fu_111   |    0    |    0    |    0    |
|          |   zext_ln86_2_cast_fu_115   |    0    |    0    |    0    |
|   zext   |    zext_ln86_cast_fu_119    |    0    |    0    |    0    |
|          |      zext_ln87_2_fu_147     |    0    |    0    |    0    |
|          |       zext_ln88_fu_164      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln87_fu_137      |    0    |    0    |    0    |
|          |      trunc_ln18_fu_205      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         t_22_fu_235         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |    0    |   269   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       j_reg_250      |   11   |
|sext_ln86_cast_reg_257|   54   |
|       t_reg_277      |   32   |
|   v_addr_1_reg_271   |   10   |
|    v_addr_reg_265    |   10   |
+----------------------+--------+
|         Total        |   117  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   3  |  10  |   30   ||    13   |
| grp_access_fu_89 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_89 |  p2  |   3  |   0  |    0   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   || 4.02243 ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   35   |
|  Register |    -   |    -   |   117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |   117  |   304  |
+-----------+--------+--------+--------+--------+
