$date
  Mon Apr  5 21:38:23 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module barrel_shifter_4b_tb $end
$var reg 2 ! s_tb[1:0] $end
$var reg 4 " d_tb[3:0] $end
$var reg 4 # y_tb[3:0] $end
$scope module dut $end
$var reg 2 $ s_i[1:0] $end
$var reg 4 % d_i[3:0] $end
$var reg 4 & y_o[3:0] $end
$var reg 4 ' yo_aux[3:0] $end
$var reg 1 ( aux $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0100 "
bUUUU #
b00 $
b0100 %
bUUUU &
bUUUU '
U(
#40000000
b01 !
b01 $
#80000000
b10 !
b10 $
#120000000
b11 !
b11 $
#160000000
b00 !
b00 $
