m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simulation/modelsim
vbit32Adder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1596748636
!i10b 1
!s100 D9<GF:lafENZGUJl_IDmg2
IEZh_@ILmRF=omAImRnc]>0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 bit32Adder_sv_unit
S1
R0
Z4 w1595961443
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1596748636.000000
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit}
Z9 tCvgOpt 0
nbit32@adder
vbit32OverflowDetector
R1
R2
!i10b 1
!s100 ?SKNNRjUK<8;h9<62cPU81
IJd]W0bIj384FWe?eVJG;c3
R3
!s105 bit32OverflowDetector_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv|
!i113 1
R7
R8
R9
nbit32@overflow@detector
vextender
R1
R2
!i10b 1
!s100 R8n0L;nC62[6@>bh?_lz21
I9DQ1ER763]8ZQzAjFXeHi3
R3
!s105 extender_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/extender.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/extender.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/extender.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/extender.sv|
!i113 1
R7
R8
R9
vfixedPointAdder
R1
R2
!i10b 1
!s100 jA2Ho<IbMeid?@X@cMYW<1
I8nKg>T=1CXhXZ@:Wj4:dN2
R3
!s105 fixedPointAdder_sv_unit
S1
R0
w1596653650
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder.sv
L0 1
R5
r1
!s85 0
31
!s108 1596748635.000000
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder.sv|
!i113 1
R7
R8
R9
nfixed@point@adder
vfixPointMult
R1
!s110 1596748637
!i10b 1
!s100 R[Y@md>A4VBDKLAGFUcI;3
I:eET^O^?k<hWdz]RZbSEF1
R3
!s105 fixPointMult_sv_unit
S1
R0
w1596733436
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixPointMult.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixPointMult.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixPointMult.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixPointMult.sv|
!i113 1
R7
R8
R9
nfix@point@mult
vfloatingpPointMult
R1
R2
!i10b 1
!s100 8X^a9DlBk4S9AaQCG:Fma3
IS:`g^XAXHP9RozlPI`kUz1
R3
!s105 floatingpPointMult_sv_unit
S1
R0
w1596728886
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv|
!i113 1
R7
R8
R9
nfloatingp@point@mult
vhigh
R1
R2
!i10b 1
!s100 dE<N7J7mmRk:I^3bF<^TH1
IDG^X73Y8B];ffIjQHGJIo0
R3
!s105 high_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/high.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/high.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/high.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/high.sv|
!i113 1
R7
R8
R9
vIIR
R1
R2
!i10b 1
!s100 n75^aUGXMOk8e?d<SV`PA2
IXcP3N^oS6bJaiA9WmZ`PC1
R3
!s105 IIR_sv_unit
S1
R0
w1596738755
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv|
!i113 1
R7
R8
R9
n@i@i@r
vIIR_tb
R1
!s110 1596752327
!i10b 1
!s100 ?MAONH=oQeG23O`>SFFl20
II0=TCm=h[L?=`CZgBd[Z=3
R3
!s105 IIR_tb_sv_unit
S1
R0
w1596752317
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR_tb.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR_tb.sv
L0 1
R5
r1
!s85 0
31
!s108 1596752327.000000
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR_tb.sv|
!s90 -reportprogress|300|-work|work|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR_tb.sv|
!i113 1
o-work work
R9
n@i@i@r_tb
vleftShifter
R1
R2
!i10b 1
!s100 [56LGJfM:XSZRo=dBKmm@0
I5SP`TRfW13H54dJonPkhN0
R3
!s105 leftShifter_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/leftShifter.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/leftShifter.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/leftShifter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/leftShifter.sv|
!i113 1
R7
R8
R9
nleft@shifter
vlow
R1
R2
!i10b 1
!s100 g3jNi?1?Vn:=bIDDomINM3
IQ_n4RzRoUA7CWz2lM3=D@1
R3
!s105 low_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv|
!i113 1
R7
R8
R9
vmid
R1
R2
!i10b 1
!s100 8Lk;jDIloWYk5bZ=KTe4P1
IW5C2H?ZaWe[3JgTN4ZO?Q3
R3
!s105 mid_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv|
!i113 1
R7
R8
R9
vmul
R1
R2
!i10b 1
!s100 4i19];XK51F5Hl5IhJHJV3
IIVjhQl@>mK;J[khaV0]9:0
R3
!s105 mul_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mul.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mul.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mul.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mul.sv|
!i113 1
R7
R8
R9
vmulUnit
R1
R2
!i10b 1
!s100 FFD=2C3ZT?<7VKV5k841W3
I^e1<l23]G2AcnXWzaGjcV1
R3
!s105 mulUnit_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv|
!i113 1
R7
R8
R9
nmul@unit
vonebitExtender
R1
R2
!i10b 1
!s100 m2AIOWF3jjEXF`hgij1lg3
I_l>5:Bi7PT7BEKi5Ih;i^1
R3
!s105 onebitExtender_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv|
!i113 1
R7
R8
R9
nonebit@extender
voutSelector
R1
R2
!i10b 1
!s100 k4Kni7WYGM=QO25VT[Uom3
IA1n0lkfTORn[Uk_WF64I92
R3
!s105 outSelector_sv_unit
S1
R0
w1596735114
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/outSelector.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/outSelector.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/outSelector.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/outSelector.sv|
!i113 1
R7
R8
R9
nout@selector
voverFlowDetector
R1
R2
!i10b 1
!s100 =@N??ZP22MNoOPlYQ3=UU2
IO1ZKa^K<S>c;hFKXS=IhE0
R3
!s105 overFlowDetector_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv|
!i113 1
R7
R8
R9
nover@flow@detector
vrightShifter
R1
R2
!i10b 1
!s100 a6>T>NCNkiV8jVm3ao1cR1
I:OOTgHmM]9L9BkmNCLzzo2
R3
!s105 rightShifter_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/rightShifter.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/rightShifter.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/rightShifter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/rightShifter.sv|
!i113 1
R7
R8
R9
nright@shifter
vsignInverter
R1
R2
!i10b 1
!s100 9APf57>:h^d;daoSBI]1N2
Inji[JlkBk3j7mJfL8z8NM0
R3
!s105 signInverter_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signInverter.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signInverter.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signInverter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signInverter.sv|
!i113 1
R7
R8
R9
nsign@inverter
vsimpleRegister
R1
R2
!i10b 1
!s100 ]zZPje^3J8eT<mMT5Ha0k0
I;V<7IUZf0]M[I@NmTH67m2
R3
!s105 simpleRegister_sv_unit
S1
R0
w1596667515
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv|
!i113 1
R7
R8
R9
nsimple@register
vto32extender
R1
R2
!i10b 1
!s100 9JlAXK5@h?PQQ99_3cRaC2
IWIN=bE^hUFR`:QOU=YX4@1
R3
!s105 to32extender_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/to32extender.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/to32extender.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/to32extender.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/to32extender.sv|
!i113 1
R7
R8
R9
vxorgate
R1
R2
!i10b 1
!s100 ^iUonz]VHN_5=E8]IZO5:1
IbNA<F4eRYVzg2P7ZTNVez3
R3
!s105 xorgate_sv_unit
S1
R0
R4
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/xorgate.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/xorgate.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/xorgate.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/xorgate.sv|
!i113 1
R7
R8
R9
