[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TL072IDR production of TEXAS INSTRUMENTS from the text:TL07 xx Low-Noise FET-Input Operational Amplifiers\n1 Features\n•High slew rate: 20 V/μs (TL07xH, typ)\n•Low offset voltage: 1 mV (TL07xH, typ)\n•Low offset voltage drift: 2 μV/°C\n•Low power consumption: 940 μA/ch (TL07xH, typ)\n•Wide common-mode and differential\nvoltage ranges\n–Common-mode input voltage range\nincludes V CC+\n•Low input bias and offset currents\n•Low noise:\nVn = 18 nV/√ Hz (typ) at f = 1 kHz\n•Output short-circuit protection\n•Low total harmonic distortion: 0.003% (typ)\n•Wide supply voltage:\n±2.25 V to ±20 V, 4.5 V to 40 V\n2 Applications\n•Solar energy: string and central inverter\n•Motor drives: AC and servo drive control and \npower stage modules\n•Single phase online UPS\n•Three phase UPS\n•Pro audio mixers\n•Battery test equipment\n3 Description\nThe TL07xH (TL071H, TL072H, and TL074H) family \nof devices are the next-generation versions of the \nindustry-standard TL07x (TL071, TL072, and TL074) \ndevices. These devices provide outstanding value for \ncost-sensitive applications, with features including low \noffset (1 mV, typical), high slew rate (20 V/ μs), and \ncommon-mode input to the positive supply. High ESD (1.5 kV, HBM), integrated EMI and RF filters, and \noperation across the full –40°C to 125°C enable the \nTL07xH devices to be used in the most rugged and \ndemanding applications.\nPackage Information \nPART NUMBER(1)PACKAGE BODY SIZE (NOM)\nTL071xP (PDIP, 8) 9.59 mm × 6.35 mm\nDCK (SC70, 5) 2.00 mm × 1.25 mm\nPS (SO, 8) 6.20 mm × 5.30 mm\nD (SOIC, 8) 4.90 mm × 3.90 mm\nDBV (SOT-23, 5) 1.60 mm × 1.20 mm\nTL072xP (PDIP, 8) 9.59 mm × 6.35 mm\nPS (SO, 8) 6.20 mm × 5.30 mm\nD (SOIC, 8) 4.90 mm × 3.90 mm\nP (SOT-23, 8) 2.90 mm × 1.60 mm\nPW (TSSOP, 8) 4.40 mm × 3.00 mm\nTL072MJG (CDIP , 8) 9.59 mm × 6.67 mm\nW (CFP, 10) 6.12 mm × 3.56 mm\nFK (LCCC, 20) 8.89 mm × 8.89 mm\nTL074xN (PDIP, 14) 19.30 mm × 6.35 mm\nNS (SO, 14) 10.30 mm × 5.30 mm\nD (SOIC, 14) 8.65 mm × 3.91 mm\nDYY (SOT-23, 14) 4.20 mm × 2.00 mm\nDB (SSOP, 14) 6.20 mm × 5.30 mm\nPW (TSSOP, 14) 5.00 mm × 4.40 mm\nTL074MJ (CDIP, 14) 19.56 mm × 6.92 mm\nW (CFP, 14) 9.21 mm × 6.29 mm\nFK (LCCC, 20) 8.89 mm × 8.89 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\n+\n−+\n−IN+\nIN−OUTIN+\nIN−OUTTL072 (each amplifier)\nTL074 (each amplifier)TL071\nOFFSET N1\nOFFSET N2 Copyright © 2017, Texas Instruments Incorporated\nLogic SymbolsTL071 , TL071A , TL071B , TL071H\nTL072 , TL072A , TL072B , TL072H , TL072M\nTL074 , TL074A , TL074B , TL074H , TL074M\nSLOS080V  – SEPTEMBER 1978 – REVISED APRIL 2023\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 5\n6 Specifications ................................................................ 12\n6.1 Absolute Maximum Ratings ...................................... 12\n6.2 ESD Ratings ............................................................. 12\n6.3 Recommended Operating Conditions ....................... 12\n6.4 Thermal Information for Single Channel ................... 13\n6.5 Thermal Information for Dual Channel ...................... 13\n6.6 Thermal Information for Quad Channel .................... 14\n6.7 Electrical Characteristics: TL07xH ............................ 15\n6.8 Electrical Characteristics (DC): TL07xC, \nTL07xAC, TL07xBC, TL07xI, TL07xM ........................ 17\n6.9 Electrical Characteristics (AC): TL07xC, \nTL07xAC, TL07xBC, TL07xI, TL07xM ........................ 19\n6.10 Typical Characteristics: TL07xH ............................. 20\n6.11 Typical Characteristics: All Devices Except \nTL07xH ........................................................................ 27\n7 Parameter Measurement Information .......................... 318 Detailed Description ...................................................... 32\n8.1 Overview ................................................................... 32\n8.2 Functional Block Diagram ......................................... 32\n8.3 Feature Description ................................................... 32\n8.4 Device Functional Modes .......................................... 32\n9 Application and Implementation .................................. 33\n9.1 Application Information ............................................. 33\n9.2 Typical Application .................................................... 33\n9.3 Unity Gain Buffer ....................................................... 34\n9.4 System Examples ..................................................... 35\n9.5 Power Supply Recommendations ............................. 36\n9.6 Layout ....................................................................... 36\n10 Device and Documentation Support .......................... 38\n10.1 Receiving Notification of Documentation Updates ..38\n10.2 Support Resources ................................................. 38\n10.3 Trademarks ............................................................. 38\n10.4 Electrostatic Discharge Caution .............................. 38\n10.5 Glossary .................................................................. 38\n11 Mechanical, Packaging, and Orderable \nInformation .................................................................... 38\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision U (December 2022) to Revision V (April 2023) Page\n•Updated Overview , Functional Block Diagram , and Feature Description  sections .......................................... 32\nChanges from Revision T (December 2021) to Revision U (December 2022) Page\n•Changed Absolute Maximum Ratings, ESD Ratings, Recommended Operating Conditions, and Thermal \nInformation  sections by merging TL07xH and TL07xx specifications ............................................................... 12\n•Changed Electrical Characteristics  tables by merging TL07xC, TL07xAC, TL07xBC, TL07xI, and \nTL07xM specifications ...................................................................................................................................... 17\n•Changed gain bandwidth value of all non-NS/non-PS packages and non-TL07xM devices from 3 MHz to 5.25 \nMHz.................................................................................................................................................................. 17\n•Changed TL07xC, TL07xAC, TL07xBC, TL07xI, and TL07xM Switching Characteristics  tables by renaming \nto Electrical Characteristics (AC)  ..................................................................................................................... 19\n•Changed input voltage noise density at 1 kHz for all non-PS/non-NS packages and all non-TL07xM devices \nto 37 nV/√ Hz .................................................................................................................................................... 19\n•Changed THD+N for all non-PS/non-NS packages and all non-TL07xM devices to 0.00012% ....................... 19\nChanges from Revision S (July 2021) to Revision T (December 2021) Page\n•Corrected DCK pinout diagram and table in Pin Configurations and Functions  section ..................................... 5\nChanges from Revision R (June 2021) to Revision S (July 2021) Page\n•Deleted preview note from TL071H SOIC (8), SOT-23 (5) and SC70 (5) packages throughout the data sheet 1\nChanges from Revision Q (June 2021) to Revision R (June 2021) Page\n•Deleted preview note from TL072H SOIC (8), SOT-23 (8) and TSSOP (8) packages throughout the data \nsheet ................................................................................................................................................................... 1TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n2 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n•Added ESD information for TL072H ................................................................................................................. 12\n•Added I Q spec for TL072H ................................................................................................................................ 15\nChanges from Revision P (November 2020) to Revision Q (June 2021) Page\n•Deleted VSSOP (8) package from the Device Information  section .................................................................... 1\n•Added DBV, DCK, and D Package,s to TL071H in Pin Configuration and Functions section ............................ 5\n•Deleted DGK Package, from TL072x in Pin Configuration and Functions section ............................................. 5\n•Deleted tables with duplicate information from the Specifications  section ....................................................... 12\n•Added  D, DCK, and DBV package thermal information in Thermal Information for Single Channel: TL071H \nsection .............................................................................................................................................................. 13\n•Added D, DDF, and PW package thermal information in Thermal Information for Dual Channel: TL072H \nsection .............................................................................................................................................................. 13\n•Added I B and I OS specification for single channel DCK and DBV package ...................................................... 15\n•Added I Q spec for TL071H ................................................................................................................................ 15\n•Deleted Related Links  section from the Device and Documentation Support  section ...................................... 38\nChanges from Revision O (October 2020) to Revision P (November 2020) Page\n•Added SOIC and TSSOP package thermal information in Thermal Information for Quad Channel: TL074H \nsection  ............................................................................................................................................................. 14\n•Added Typical Characteristics:TL07xH  section in Specifications  section ......................................................... 20\nChanges from Revision N (July 2017) to Revision O (October 2020) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document ................. 1\n•Features of TL07xH added to the Features  section ........................................................................................... 1\n•Added link to applications in the Applications  section ........................................................................................ 1\n•Added TL07xH in the Description  section .......................................................................................................... 1\n•Added TL07xH device in the Device Information  section ................................................................................... 1\n•Added SOT-23 (14), VSSOP (8), SOT-23 (8), SC70 (5), and SOT-23 (5) packages to the Device Information\nsection ................................................................................................................................................................ 1\n•Added TSSOP, VSSOP and DDF Package,s to TL072x in Pin Configuration and Functions section ................ 5\n•Added DYY Package, to TL074x in Pin Configuration and Functions section .................................................... 5\n•Removed Table of Graphs from the Typical Characteistics  section .................................................................. 27\n•Deleted reference to obsolete documentation in Layout Guidelines  section .................................................... 36\n•Removed Related Documentation  section ....................................................................................................... 38\nChanges from Revision M (February 2014) to Revision N (July 2017) Page\n•Updated data sheet text to latest documentation and translation standards ...................................................... 1\n•Added TL072M and TL074M devices to data sheet .......................................................................................... 1\n•Rewrote text in Description  section ................................................................................................................... 1\n•Changed TL07x 8-pin PDIP package to 8-pin CDIP package in Device Information  table ............................... 1\n•Deleted 20-pin LCCC package from Device Information  table .......................................................................... 1\n•Added 2017 copyright statement to front page schematic ................................................................................. 1\n•Deleted TL071x FK (LCCC) pinout drawing and pinout table in Pin Configurations and Functions  section .....5\n•Updated pinout diagrams and pinout tables in Pin Configurations and Functions  section ................................ 5\n•Added Figure 6-59  to Typical Characteristics  section ....................................................................................... 27\n•Added second Typical Application  section application curves ......................................................................... 34\n•Changed document references in Layout Guidelines  section ......................................................................... 36\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\nChanges from Revision L (February 2014) to Revision M (February 2014) Page\n•Added Device Information  table, Pin Configuration and Functions  section, ESD Ratings  table, Feature \nDescription  section, Device Functional Modes , Application and Implementation  section, Power Supply \nRecommendations  section, Layout  section ........................................................................................................ 1TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n5 Pin Configuration and Functions\n1 OUT\n2 V±\n3 IN+ 4 IN ±5 V+\nNot to scale\nFigure 5-1. TL071H DBV Package,\n5-Pin SOT-23\n(Top View) \n1 IN+\n2 V±\n3 IN± 4 OUT5 V+\nNot to scaleFigure 5-2. TL071H DCK Package,\n5-Pin SC70\n(Top View) \n1 NC 8  NC\n2 IN– 7  VCC+\n3 IN+ 6  OUT\n4 VCC– 5  NC\nNot to scale\nNC- no internal connection\nFigure 5-3. TL071H D Package,\n8-Pin SOIC\n(Top View) \nTable 5-1. Pin Functions: TL071H\nPIN\nI/O DESCRIPTION\nNAME DBV DCK D\nIN– 4 3 2 I Inverting input\nIN+ 3 1 3 I Noninverting input\nNC — — 8 — Do not connect\nNC — — 1 — Do not connect\nNC — — 5 — Do not connect\nOUT 1 4 6 O Output\nVCC– 2 2 4 — Power supply\nVCC+ 5 5 7 — Power supply\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n1 OFFSET N1 8  NC\n2 IN± 7  VCC+\n3 IN+ 6  OUT\n4 VCC± 5  OFFSET  N2\nNot to scaleNC- no internal connection\nFigure 5-4. TL071x D, P, and PS Package,\n8-Pin SOIC, PDIP, and SO\n(Top View) \nTable 5-2. Pin Functions: TL071x\nPIN\nI/O DESCRIPTION\nNAME NO.\nIN– 2 I Inverting input\nIN+ 3 I Noninverting input\nNC 8 — Do not connect\nOFFSET N1 1 — Input offset adjustment\nOFFSET N2 5 — Input offset adjustment\nOUT 6 O Output\nVCC– 4 — Power supply\nVCC+ 7 — Power supplyTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n6 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n1 1OUT 8  VCC+\n2 1IN± 7  2OUT\n3 1IN+ 6  2IN ±\n4 VCC± 5  2IN+\nNot to scaleFigure 5-5. TL072x D, DDF, JG, P, PS, and PW Package,\n8-Pin SOIC, SOT-23, CDIP, PDIP, SO, and TSSOP\n(Top View) \nTable 5-3. Pin Functions: TL072x\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN– 2 I Inverting input\n1IN+ 3 I Noninverting input\n1OUT 1 O Output\n2IN– 6 I Inverting input\n2IN+ 5 I Noninverting input\n2OUT 7 O Output\nVCC– 4 — Power supply\nVCC+ 8 — Power supply\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n1 NC 10  NC\n2 1OUT 9  VCC+\n3 1IN± 8  2OUT\n4 1IN+ 7  2IN ±\n5 VCC± 6  2IN+\nNot to scaleNC- no internal connection\nFigure 5-6. TL072x U Package,\n10-Pin CFP\n(Top View) \nTable 5-4. Pin Functions: TL072x\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN– 3 I Inverting input\n1IN+ 4 I Noninverting input\n1OUT 2 O Output\n2IN– 7 I Inverting input\n2IN+ 6 I Noninverting input\n2OUT 8 O Output\nNC 1, 10 — Do not connect\nVCC– 5 — Power supply\nVCC+ 9 — Power supplyTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n4 NC\n5 1IN±\n6 NC\n7 1IN+\n8 NC\n9 NC\n10 VCC±\n11 NC\n12 2IN+\n13 NC14 NC15 2IN ±16 NC17 2OUT18 NC19 NC20 VCC+1 NC2 1OUT3 NC\nNot to scaleNC- no internal connection\nFigure 5-7. TL072 FK Package,\n20-Pin LCCC\n(Top View) \nTable 5-5. Pin Functions: TL072x\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN– 5 I Inverting input\n1IN+ 7 I Noninverting input\n1OUT 2 O Output\n2IN– 15 I Inverting input\n2IN+ 12 I Noninverting input\n2OUT 17 O Output\nNC1, 3, 4, 6, 8, \n9, 11, 13, 14, \n16, 18, 19— Do not connect\nVCC– 10 — Power supply\nVCC+ 20 — Power supply\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n1 1OUT 14  4OUT\n2 1IN± 13  4IN ±\n3 1IN+ 12  4IN+\n4 VCC+ 11  VCC ± \n5 2IN+ 10  3IN+\n6 2IN± 9  3IN ±\n7 2OUT 8  3OUT\nNot to scaleFigure 5-8. TL074x D, N, NS, PW, J, DYY, and W Package,\n14-Pin SOIC, PDIP, SO, TSSOP, CDIP, SOT-23, and CFP\n(Top View) \nTable 5-6. Pin Functions: TL074x\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN– 2 I Inverting input\n1IN+ 3 I Noninverting input\n1OUT 1 O Output\n2IN– 6 I Inverting input\n2IN+ 5 I Noninverting input\n2OUT 7 O Output\n3IN– 9 I Inverting input\n3IN+ 10 I Noninverting input\n3OUT 8 O Output\n4IN– 13 I Inverting input\n4IN+ 12 I Noninverting input\n4OUT 14 O Output\nVCC– 11 — Power supply\nVCC+ 4 — Power supplyTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n4 1IN+\n5 NC\n6 VCC+\n7 NC\n8 2IN+\n9 2IN±\n10 2OUT\n11 NC\n12 3OUT\n13 3IN±14 3IN+15 NC16 VCC ±17 NC18 4IN+19 4IN ±20 4OUT1 NC2 1OUT3 1IN ±\nNot to scaleNC- no internal connection\nFigure 5-9. TL074 FK Package,\n20-Pin LCCC\n(Top View) \nTable 5-7. Pin Functions: TL074x\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN– 3 I Inverting input\n1IN+ 4 I Noninverting input\n1OUT 2 O Output\n2IN– 9 I Inverting input\n2IN+ 8 I Noninverting input\n2OUT 10 O Output\n3IN– 13 I Inverting input\n3IN+ 14 I Noninverting input\n3OUT 12 O Output\n4IN– 19 I Inverting input\n4IN+ 18 I Noninverting input\n4OUT 20 O Output\nNC1, 5, 7, 11, 15, \n17— Do not connect\nVCC– 16 — Power supply\nVCC+ 6 — Power supply\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating ambient temperature range (unless otherwise noted) (1)\nMIN MAX UNIT\nSupply voltage, V S = (V+) – (V–) All NS and PS packages; All TL07xM devices –0.3 36 V\nAll other devices 0 42 V\nSignal input pinsCommon-mode voltage (3)All NS and PS packages; All TL07xM devices (V–) – 0.3 (V–) + 36 V\nAll other devices (V–) – 0.5 (V+) + 0.5 V\nDifferential voltage (3)All NS and PS packages; All TL07xM devices \n(4) (V–) – 0.3 (V–) + 36 V\nAll other devices VS + 0.2 V\nCurrent (3)All NS and PS packages; All TL07xM devices 50 mA\nAll other devices –10 10 mA\nOutput short-circuit (2)Continuous\nOperating ambient temperature, T A –55 150 °C\nJunction temperature, T J 150 °C\nCase temperature for 60 seconds - FK package 260 °C\nLead temperature 1.8 mm (1/16 inch) from case for 10 seconds 300 °C\nStorage temperature, T stg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress \nratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under \nRecommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device \nreliability.\n(2) Short-circuit to ground, one amplifier per package.\n(3) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be \ncurrent limited to 10 mA or less.\n(4) Differential voltage only limited by input voltage.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), per JEDEC specification JESD22-C101 (2)±1000\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN MAX UNIT\nVS Supply voltage, (V+) – (V–)All NS and PS packages; All TL07xM \ndevices(1) 10 30 V\nAll other devices 4.5 40 V\nVI Input voltage rangeAll NS and PS packages; All TL07xM \ndevices(V–) + 2 (V+) + 0.1 V\nAll other devices (V–) + 4 (V+) + 0.1 V\nTA Specified temperatureTL07xM –55 125 °C\nTL07xH –40 125 °C\nTL07xI –40 85 °C\nTL07xC 0 70 °C\n(1) V+ and V– are not required to be of equal magnitude, provided that the total V S (V+ – V–) is between 10 V and 30 V.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.4 Thermal Information for Single Channel\nTHERMAL METRIC (1)TL071xx\nUNITD \n(SOIC)DCK\n(SC70)DBV \n(SOT-23)P\n(PDIP)PS \n(SO)\n8 PINS 5 PINS 5 PINS 8 PINS 8 PINS\nRθJA Junction-to-ambient thermal resistance 158.8 217.5 212.2 85 95 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 98.6 113.1 111.1 – – °C/W\nRθJB Junction-to-board thermal resistance 102.3 63.8 79.4 – – °C/W\nψJT Junction-to-top characterization parameter 45.8 34.8 51.8 – – °C/W\nψJB Junction-to-board characterization parameter 101.5 63.5 79.0 – – °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A N/A N/A N/A °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport, SPRA953 .\n6.5 Thermal Information for Dual Channel\nTHERMAL METRIC (1)TL072xx\nUNITD \n(SOIC)DDF\n(SOT-23)FK\n(LCCC)JG\n(CDIP)P \n(PDIP)PS\n(SO)PW\n(TSSOP)U\n(CFP)\n8 PINS 8 PINS 20 PINS 8 PINS 8 PINS 8 PINS 8 PINS 10 PINS\nRθJAJunction-to-ambient \nthermal resistance147.8 181.5 – – 85 95 200.3 169.8 °C/W\nRθJC(top)Junction-to-case (top) \nthermal resistance88.2 112.5 5.61 15.05 – – 89.4 62.1 °C/W\nRθJBJunction-to-board \nthermal resistance91.4 98.2 – – – – 131.0 176.2 °C/W\nψJTJunction-to-top \ncharacterization \nparameter36.8 17.2 – – – – 22.2 48.4 °C/W\nψJBJunction-to-board \ncharacterization \nparameter90.6 97.6 – – – – 129.3 144.1 °C/W\nRθJC(bot)Junction-to-case \n(bottom) thermal \nresistanceN/A N/A – – – – N/A 5.4 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport, SPRA953 .\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.6 Thermal Information for Quad Channel\nTHERMAL METRIC (1)TL074xx\nUNITD\n(SOIC)DYY\n(SOT-23)FK\n(TSSOP)J\n(TSSOP)N\n(TSSOP)NS\n(TSSOP)PW\n(TSSOP)W\n(TSSOP)\n14 PINS 14 PINS 20 PINS 14 PINS 14 PINS 14 PINS 14 PINS 14 PINS\nRθJAJunction-to-ambient thermal \nresistance114.2 153.2 – – 80 76 – 128.8 °C/W\nRθ\nJC(top)Junction-to-case (top) thermal \nresistance70.3 88.7 5.61 14.5 – – 14.5 56.1 °C/W\nRθJBJunction-to-board thermal \nresistance70.2 65.4 – – – – – 127.6 °C/W\nψJTJunction-to-top \ncharacterization parameter28.8 9.5 – – – – – 29 °C/W\nψJBJunction-to-board \ncharacterization parameter69.8 65.0 – – – – – 106.1 °C/W\nRθ\nJC(bot)Junction-to-case (bottom) \nthermal resistanceN/A N/A – – – – – 0.5 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport, SPRA953 .TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n14 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.7 Electrical Characteristics: TL07xH\nFor V S = (V CC+) – (V CC–) = 4.5 V to 40 V (±2.25 V to ±20 V) at T A = 25°C, R L = 10 kΩ connected to V S / 2, V CM = V S / 2, and \nVO UT = V S / 2, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOFFSET VOLTAGE\nVOS Input offset voltage±1 ±4\nmV\nTA = –40°C to 125°C ±5\ndVOS/dT Input offset voltage drift TA = –40°C to 125°C ±2 µV/℃\nPSRRInput offset voltage versus \npower supplyVS = 5 V to 40 V, V CM = V S / \n2TA = –40°C to 125°C ±1 ±10 μV/V\nChannel separation f = 0 Hz 10 µV/V\nINPUT BIAS CURRENT\nIB Input bias current ±1 ±120 pA\nDCK and DBV packages ±1 ±300 pA\nTA = –40°C to 125°C (1)±5 nA\nIOS Input offset current ±0.5 ±120 pA\nDCK and DBV packages ±0.5 ±250 pA\nTA = –40°C to 125°C (1)±5 nA\nNOISE\nEN Input voltage noise f = 0.1 Hz to 10 Hz 9.2 μVPP\n 1.4  µVRMS\neN Input voltage noise densityf = 1 kHz 37  \nnV/√Hz\nf = 10 kHz  21  \niN Input current noise f = 1 kHz  80 fA/√Hz\nINPUT VOLTAGE RANGE\nVCMCommon-mode voltage \nrange(VCC–) + 1.5 (VCC+) V\nCMRRCommon-mode rejection \nratioVS = 40 V, (V CC–) + 2.5 V < \nVCM < (V CC+) – 1.5 V100 105 dB\nTA = –40°C to 125°C 95 dB\nVS = 40 V, (V CC–) + 2.5 V < \nVCM < (V CC+)90 105 dB\nTA = –40°C to 125°C 80 dB\nINPUT CAPACITANCE\nZID Differential 100 || 2 MΩ || pF\nZICM Common-mode 6 || 1 TΩ || pF\nOPEN-LOOP GAIN\nAOL Open-loop voltage gainVS = 40 V, V CM = V S / 2,\n(VCC–) + 0.3 V < V O < (V CC+) \n–  0.3 VTA = –40°C to 125°C 118 125 dB\nAOL Open-loop voltage gainVS = 40 V, V CM = V S / 2, R L = \n2 kΩ, (V CC–) + 1.2 V < V O < \n(VCC+) –  1.2 VTA = –40°C to 125°C 115 120 dB\nFREQUENCY RESPONSE\nGBW Gain-bandwidth product 5.25 MHz\nSR Slew rate VS = 40 V, G = +1, C L = 20 pF 20 V/μs\ntS Settling timeTo 0.1%, V S = 40 V, V STEP = 10 V , G = +1, CL = 20 pF 0.63\nμsTo 0.1%, V S = 40 V, V STEP = 2 V , G = +1, CL = 20 pF 0.56\nTo 0.01%, V S = 40 V, V STEP = 10 V , G = +1, CL = 20 pF 0.91\nTo 0.01%, V S = 40 V, V STEP = 2 V , G = +1, CL = 20 pF 0.48\nPhase margin G = +1, R L = 10 k Ω, C L = 20 pF 56 °\nOverload recovery time VIN  × gain > V S 300 ns\nTHD+NTotal harmonic distortion + \nnoiseVS = 40 V, V O = 6 V RMS, G = +1, f = 1 kHz 0.00012 %\nEMIRR EMI rejection ratio f = 1 GHz 53 dB\nOUTPUT\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.7 Electrical Characteristics: TL07xH (continued)\nFor V S = (V CC+) – (V CC–) = 4.5 V to 40 V (±2.25 V to ±20 V) at T A = 25°C, R L = 10 kΩ connected to V S / 2, V CM = V S / 2, and \nVO UT = V S / 2, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n Voltage output swing from \nrailPositive rail headroomVS = 40 V, R L = 10 kΩ  115 210\nmVVS = 40 V, R L = 2 kΩ  520 965\nNegative rail headroomVS = 40 V, R L = 10 kΩ  105 215\nVS = 40 V, R L = 2 kΩ  500 1030\nISC Short-circuit current ±26 mA\nCLOAD Capacitive load drive 300 pF\nZOOpen-loop output \nimpedancef = 1 MHz, I O = 0 A 125 Ω\nPOWER SUPPLY\nIQQuiescent current per \namplifierIO = 0 A 937.5 1125\nµAIO = 0 A, (TL071H) 960 1156\nIO = 0 A\nTA = –40°C to 125°C1130\nIO = 0 A, (TL072H) 1143\nIO = 0 A, (TL071H) 1160\nTurn-On Time At T A = 25°C, V S = 40 V, V S ramp rate > 0.3 V/µs 60 μs\n(1) Max I B and I os data is specified based on characterization results.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n16 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.8 Electrical Characteristics (DC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM\nFor V S = (V CC+) – (V CC–) = ±15 V at T A = 25°C, unless otherwise noted\nPARAMETER TEST CONDITIONS(1) (2)MIN TYP MAX UNIT\n \nVOS Input offset voltageVO = 0 V\nRS = 50 ΩTL07xC3 10\nmVTA = Full range 13\nTL07xAC3 6\nTA = Full range 7.5\nTL07xBC2 3\nTA = Full range 5\nTL07xI3 6\nTA = Full range 8\nTL071M, TL072M3 6\nTA = Full range 9\nTL074M3 9\nTA = Full range 15\ndVOS/dTInput offset voltage \ndriftVO = 0 V, R S = 50 Ω TA = Full range ±18 µV/℃\nIOS Input offset current VO = 0 VTL07xC5 100 pA\nTA = Full range 10 nA\nTL07xAC, TL07xBC, \nTL07xI5 100 pA\nTA = Full range 2 nA\nTL07xM5 100 pA\nTA = Full range 20 nA\nIB Input bias current VO = 0 VTL07xC, TL07xAC,\nTL07xBC, TL07xI65 200 pA\nTA = Full range 7 nA\nTL071M, TL072M65 200 pA\nTA = Full range 50 nA\nTL074M65 200 pA\nTA = Full range 20 nA\nVCMCommon-mode \nvoltage range±11 –12 to 15 V\nVOMMaximum peak output \nvoltage swingRL = 10 kΩ ±12 ±13.5\nV RL ≥ 10 kΩ\nTA = Full range±12\nRL ≥ 2 kΩ ±10\nAOLOpen-loop voltage \ngainVO = 0 VTL07xC25 200\nV/mVTA = Full range 15\nTL07xAC, TL07xBC, \nTL07xI50 200\nTA = Full range 25\nTL07xM35 200\nTA = Full range 15\nGBWGain-bandwidth \nproductAll NS and PS packages; All TL07xM devices 3\nMHz\nAll other devices 5.25\nRIDCommon-mode input \nresistance1 TΩ\nCMRRCommon-mode \nrejection ratioVIC = V ICR(min)\nVO = 0 V\nRS = 50 ΩTL07xC 70 100\ndB TL07xAC, TL07xBC, TL07xI 75 100\nTL07xM 80 86\nPSRRInput offset voltage \nversus power supplyVS = ±9 V to ± 18 V\nVO = 0 V\nRS = 50 ΩTL07xC 70 100\ndB TL07xAC, TL07xBC, TL07xI 80 100\nTL07xM 80 86\nIQQuiescent current per \namplifierVO = 0 V; no load 1.4 2.5 mA\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.8 Electrical Characteristics (DC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM (continued)\nFor V S = (V CC+) – (V CC–) = ±15 V at T A = 25°C, unless otherwise noted\nPARAMETER TEST CONDITIONS(1) (2)MIN TYP MAX UNIT\nChannel separation f = 0 Hz 1 µV/V\n(1) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.\n(2) Full range is T A = 0°C to 70°C for the TL07xC, TL07xAC, and TL07xBC; T A = –40°C to 85°C for the TL07xI; and T A = –55°C to 125°C \nfor the TL07xM.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n18 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.9 Electrical Characteristics (AC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM\nFor V S = (V CC+) – (V CC–) = ±15 V at T A = 25°C, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n \nSR Slew rate VI = 10 V, C L = 100 pF, R L = \n2 kΩTL07xM 5 20 V/μs\nTL07xC, TL07xAC,\nTL07xBC, TL07xI8 20 V/μs\ntS Settling time VI = 20 V, C L = 100 pF, R L = 2 kΩ0.1 μs\n20%\neN Input voltage noise densityAll PS and NS packages; All \nTL07xM devicesRS = 20 Ω, f = 1 kHz 18  nV/√Hz\nAll other devices f = 1 kHz 37  \nnV/√Hz\nf = 10 kHz  21  \nEN Input voltage noiseAll PS and NS packages; All \nTL07xM devicesRS = 20 Ω, f = 10 Hz to 10 \nkHz 4 μVRMS\nAll other devices f = 0.1 Hz to 10 Hz  1.4  µVRMS\niN Input current noise RS = 20 Ω, f = 1 kHz  10 fA/√Hz\nPhase marginTL07xC, TL07xAC, \nTL07xBC, TL07xIG = +1, R L = 10 k Ω, C L = 20 \npF56 °\nOverload recovery time VIN  × gain > V S 300 ns\nTHD+NTotal harmonic distortion + \nnoiseAll PS and NS packages; All \nTL07xM devicesVO = 6 V RMS, RL ≥ 2 kΩ, f = \n1 kHz, G = +1, R S ≤ 1 kΩ0.003 %\nAll other devices VS = 40 V, V O = 6 V RMS, G = \n+1, f = 1 kHz0.00012 %\nEMIRR EMI rejection ratioTL07xC, TL07xAC, \nTL07xBC, TL07xIf = 1 GHz 53 dB\nZOOpen-loop output \nimpedanceTL07xC, TL07xAC, \nTL07xBC, TL07xIf = 1 MHz, I O = 0 A 125 Ω\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\nTA = 25°C\nFigure 6-1. Offset Voltage Production Distribution\n \nFigure 6-2. Offset Voltage Drift Distribution\nVCM = V S / 2\nFigure 6-3. Offset Voltage vs Temperature\nTA = 25°C\nFigure 6-4. Offset Voltage vs Common-Mode Voltage\nTA = 125°C\nFigure 6-5. Offset Voltage vs Common-Mode Voltage\nTA = –40°C\nFigure 6-6. Offset Voltage vs Common-Mode VoltageTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\n.\nFigure 6-7. Offset Voltage vs Power Supply\n.\nFigure 6-8. Open-Loop Gain and Phase vs Frequency\nFigure 6-9. Closed-Loop Gain vs Frequency\n Figure 6-10. Input Bias Current vs Common-Mode Voltage\nFigure 6-11. Input Bias Current vs Temperature\n Figure 6-12. Output Voltage Swing vs Output Current (Sourcing)\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\n.\nFigure 6-13. Output Voltage Swing vs Output Current (Sinking)\n.\nFigure 6-14. CMRR and PSRR vs Frequency\nf = 0 Hz\nFigure 6-15. CMRR vs Temperature (dB)\nf = 0 Hz\nFigure 6-16. PSRR vs Temperature (dB)\nFigure 6-17. 0.1-Hz to 10-Hz Noise\nFigure 6-18. Input Voltage Noise Spectral Density vs FrequencyTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\nBW = 80 kHz, V OUT = 1 V RMS\nFigure 6-19. THD+N Ratio vs Frequency\nBW = 80 kHz, f = 1 kHz\nFigure 6-20. THD+N vs Output Amplitude\nVCM = V S / 2\nFigure 6-21. Quiescent Current vs Supply Voltage\n. \nFigure 6-22. Quiescent Current vs Temperature\nFigure 6-23. Open-Loop Voltage Gain vs Temperature (dB)\n Figure 6-24. Open-Loop Output Impedance vs Frequency\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\nG = –1, 25-mV output step\nFigure 6-25. Small-Signal Overshoot vs Capacitive Load\nG = 1, 10-mV output step\nFigure 6-26. Small-Signal Overshoot vs Capacitive Load\n. \nFigure 6-27. Phase Margin vs Capacitive Load\nVS = ±10 V, V IN = V OUT\nFigure 6-28. No Phase Reversal\nG = –10\nFigure 6-29. Positive Overload Recovery\nG = –10\nFigure 6-30. Negative Overload RecoveryTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n24 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\nCL = 20 pF, G = 1, 10-mV step response\nFigure 6-31. Small-Signal Step Response, Rising\nCL = 20 pF, G = 1, 10-mV step response\nFigure 6-32. Small-Signal Step Response, Falling\nCL = 20 pF, G = 1\nFigure 6-33. Large-Signal Step Response (Rising)\nCL = 20 pF, G = 1\nFigure 6-34. Large-Signal Step Response (Falling)\nCL = 20 pF, G = 1\nFigure 6-35. Large-Signal Step Response\n.  \nFigure 6-36. Short-Circuit Current vs Temperature\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.10 Typical Characteristics: TL07xH (continued)\nat T A = 25°C, V S = 40 V ( ±20 V), V CM = V S / 2, R LOAD = 10 kΩ connected to V S / 2, and C L = 20 pF (unless otherwise noted)\nFigure 6-37. Maximum Output Voltage vs Frequency\n Figure 6-38. Channel Separation vs Frequency\nFigure 6-39. EMIRR (Electromagnetic Interference Rejection Ratio) vs FrequencyTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n26 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.11 Typical Characteristics: All Devices Except TL07xH\nIIB− Input Bias Current − nA\nTA− Free-Air Temperature − °CIBI10\n1\n0.1\n0.01100\n−75 −50 −25 0 25 50 75 100 125VCC±=±15 V\nFigure 6-40. Input Bias Current vs Free-Air Temperature\nRL= 10 kΩ\nTA= 25°C\nSee Figure 2±15\n±12.5\n±10\n±7.5\n±5\n±2.5\n0VOM−Maximum Peak Output Voltage−V\nf−Frequency −Hz100 1 k 10 k 100 k 1 M 10 MVOMVCC±=±5 VVCC±=±10 VVCC±=±15 V Figure 6-41. Maximum Peak Output Voltage vs Frequency\n10 M 1 M 100 k 10 k 1 k 100\nf − Frequency − HzVOM − Maximum Peak Output Voltage − V\n0±2.5±5±7.5±10±12.5±15\nSee Figure 2TA= 25°CRL= 2 k Ω\nVCC±=±10 V\nVCC±=±5 V\nVOMVCC±=±15 V\n8\nFigure 6-42. Maximum Peak Output Voltage vs Frequency\n Figure 6-43. Maximum Peak Output Voltage vs Frequency\n−750VOM − Maximum Peak Output Voltage − V\nTA− Free-Air Temperature − °C125±15\n−50 −25 0 25 50 75 100±2.5±5±7.5±10±12.5RL= 10 k Ω\nVCC±=±15 V\nSee Figure 2VOMRL= 2 k Ω\n8\nFigure 6-44. Maximum Peak Output Voltage vs Free-Air \nTemperature\n0.10\nRL− Load Resistance − k Ω10±15\n±2.5±5±7.5±10±12.5VCC±=±15 V\nTA= 25°C\nSee Figure 2\n0.2 0.4 0.7 1 2 4 7VOM − Maximum Peak Output Voltage − V\nVOM8Figure 6-45. Maximum Peak Output Voltage vs Load Resistance\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 27\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.11 Typical Characteristics: All Devices Except TL07xH (continued)\n00VOM − Maximum Peak Output Voltage − V\n|VCC±| − Supply V oltage − V16±15\n2 4 6 8 10 12 14±2.5±5±7.5±10±12.5RL= 10 k Ω\nTA= 25°C\nVOM\nFigure 6-46. Maximum Peak Output Voltage vs Supply Voltage\n−751VoltageAmplification − V/mV\nTA− Free-Air Temperature − °C1251000\n−50 −25 0 25 50 75 10024102040100200400\nVCC±=±15 V\nVO=±10 V\nRL= 2 k ΩAVD − Large-Signal DifferentialAVDFigure 6-47. Large-Signal Differential Voltage Amplification vs \nFree-Air Temperature\nFigure 6-48. Large-Signal Differential Voltage Amplification and \nPhase Shift vs Frequency\n1.02\n1.01\n1\n0.99\n0.981.03\n0.97\n−750.7Normalized Unity-Gain Bandwidth\nTA− Free-Air Temperature − °C1251.3\n−50 −25 0 25 50 75 1000.80.911.11.2 Unity-Gain Bandwidth\nVCC±=±15 V\nRL= 2 k Ω\nf = B 1for Phase ShiftPhase Shift\nNormalized Phase ShiftFigure 6-49. Normalized Unity-Gain Bandwidth and Phase Shift \nvs Free-Air Temperature\n−7583CMRR − Common-Mode Rejection Ratio − dB\nTA− Free-Air Temperature − °C12589\n−50 −25 0 25 50 75 1008485868788VCC±=±15 V\nRL= 10 k Ω\nFigure 6-50. Common-Mode Rejection Ratio vs Free-Air \nTemperature\n00\n|VCC±|− Supply Voltage − V162\n2 4 6 8 10 12 140.20.40.60.811.21.41.61.8TA= 25°C\nNo Signal\nNo Load\nICC − Supply Current PerAmplifier − mA\nCC±\nIFigure 6-51. Supply Current Per Amplifier vs Supply VoltageTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n28 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.11 Typical Characteristics: All Devices Except TL07xH (continued)\n−750\nTA− Free-Air Temperature − °C1252\n−50 −25 0 25 50 75 1000.20.40.60.811.21.41.61.8VCC±=±15 V\nNo Signal\nNo Load\nICC − Supply Current PerAmplifier − mA\nCC±\nI\nFigure 6-52. Supply Current Per Amplifier vs Free-Air \nTemperature\n−750\nTA−Free-Air Temperature −C °125250\n−50 −25 0 25 50 75 100255075100125150175200225VCC±= 15 V±\nNo Signal\nNo Load\nTL074\nTL071TL072\n− Total Power Dissipation − mW\nPDFigure 6-53. Total Power Dissipation vs Free-Air Temperature\nFigure 6-54. Normalized Slew Rate vs Free-Air Temperature\n100− Equivalent Input Noise Voltage − nV/Hz\nf − Frequency − Hz100 k50\n10203040VCC±=±15 V\nAVD=  10\nRS=  20 Ω\nTA= 25°C\n40 100 400 1 k 4 k 10 k 40 knV/Hz\nVn Figure 6-55. Equivalent Input Noise Voltage vs Frequency\n0.001THD − Total Harmonic Distortion − %1\n40 k 10 k 4 k 1 k 400 100 k\nf − Frequency − Hz1000.0040.010.040.10.4VCC±=±15 V\nAVD= 1\nVI(RMS) =  6 V\nTA=  25 °C\nFigure 6-56. Total Harmonic Distortion vs Frequency\n−6\nt − Time − µs3.56\n0 0.5 1 1.5 2 2.5 3−4−2024\nOutput\nInputVCC±=±15 V\nRL= 2 k Ω\nTA= 25°CCL= 100 pF\nVO\nVI− Input and Output Voltages − V\nand Figure 6-57. Voltage-Follower Large-Signal Pulse Response\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 29\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n6.11 Typical Characteristics: All Devices Except TL07xH (continued)\nFigure 6-58. Output Voltage vs Elapsed Time\nVCM (V)VIO (mV)\n-13 -11 -9 -7 -5 -3 -1 1 3 5 7 911 13 15 17-10-8-6-4-20246810\nD003VCCr = r15 VFigure 6-59. VIO vs V CM TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n30 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n7 Parameter Measurement Information\nVI\nCL= 100 pF RL= 2 k Ω+\n−\nOUT\nFigure 7-1. Unity-Gain Amplifier\nVI10 kΩ\n1 kΩ\nRLCL= 100 pF\n+−OUT\nFigure 7-2. Gain-of-10 Inverting Amplifier\nFigure 7-3. Input Offset-Voltage Null Circuit\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 31\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n8 Detailed Description\n8.1 Overview\nThe TL07xH (TL071H, TL072H, and TL074H) family of devices are the next-generation versions of the industry-\nstandard TL07x (TL071, TL072, and TL074) devices. These devices provide outstanding value for cost-sensitive \napplications, with features including low offset (1 mV, typical), high slew rate (20 V/ μs, typical), and common-\nmode input to the positive supply. High ESD (2 kV, HBM), integrated EMI and RF filters, and operation across \nthe full –40°C to 125°C enable the TL07xH devices to be used in the most rugged and demanding applications.\nThe C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized \nfor operation from −40°C to +85°C. The M-suffix devices are characterized for operation over the full military \ntemperature range of −55°C to +125°C.\n8.2 Functional Block Diagram\nV+\nVIN+VIN–\nV– \n(Ground)VBIAS2VBIAS1 Class AB\nControl\nCircuitryVO\nReference\nCurrent\n8.3 Feature Description\nThe TL07xH family of devices improve many specifications as compared to the industry-standard TL07x family. \nSeveral comparisons of key specifications between these families are included in the following sections to show \nthe advantages of the TL07xH family.\n8.3.1 Total Harmonic Distortion\nHarmonic distortions to an audio signal are created by electronic components in a circuit. Total harmonic \ndistortion (THD) is a measure of harmonic distortions accumulated by a signal in an audio system. These \ndevices  have  a very low THD of 0.003% meaning that the TL07 x device adds little harmonic distortion when \nused in audio signal applications.\n8.3.2 Slew Rate\nThe slew rate is the rate at which an operational amplifier can change the output when there is a change on the \ninput. These  device s have  a 20-V/μs slew rate.\n8.4 Device Functional Modes\nThese devices are  powered on when the supply is connected. These devices  can be operated as a single-supply \noperational amplifier or dual-supply amplifier depending on the application.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n32 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n9.1 Application Information\nA typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage \non the input, and makes the voltage a negative voltage. In the same manner, the amplifier makes negative \nvoltages positive.\n9.2 Typical Application\nVsup+\n+VOUTRF\nVINRI\nVsup-\nFigure 9-1. Inverting Amplifier\n9.2.1 Design Requirements\nThe supply voltage must be selected so the supply voltage is larger than the input voltage range and output \nrange. For instance, this application scales a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient \nto accommodate this application.\n9.2.2 Detailed Design Procedure\nV o \xa0 = \xa0 V i + V i o \xa0 × \xa0 1 +1 M Ω\n1 k Ω\xa0 (1)\nDetermine the gain required by the inverting amplifier:\nA V =VOU T\nV I N\xa0 (2)\nA V =1.8\n− 0.5\xa0 = \xa0 − 3.6 (3)\nOnce the desired gain is determined, select a value for RI or RF. Selecting a value in the kilohm range is \ndesirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw \ntoo much current. This example uses 10 k Ω for RI which means 36 k Ω is used for RF. This is determined by \nEquation 4 .\nA V = − \xa0RF\nRI\xa0 (4)\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 33\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n9.2.3 Application Curve\n-2-1.5-1-0.500.511.52\n0 0.5 1 1.5 2Volts\nTime (ms)VIN\nVOUT\nFigure 9-2. Input and Output Voltages of the Inverting Amplifier\n9.3 Unity Gain Buffer\n+–\n+\n+\n1210 k\x01  U1 TL072\nVOUT\nCopyright © 2017, Texas Instruments IncorporatedVIN\nFigure 9-3. Single-Supply Unity Gain Amplifier\n9.3.1 Design Requirements\n•VCC must be within valid range per Recommended Operating Conditions . This example uses a value of 12 V \nfor V CC.\n•Input voltage must be within the recommended common-mode range, as shown in Recommended Operating \nConditions . The valid common-mode range is 4 V to 12 V (V CC– + 4 V to V CC+).\n•Output is limited by output range, which is typically 1.5 V to 10.5 V, or V CC– + 1.5 V to V CC+ – 1.5 V.\n9.3.2 Detailed Design Procedure\n•Avoid input voltage values below 1 V to prevent phase reversal where output goes high.\n•Avoid input values below 4 V to prevent degraded V IO that results in an apparent gain greater than 1. This \nmay cause instability in some second-order filter designs.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n34 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n9.3.3 Application Curves\nVIN (V)VOUT (V)\n0 2 4 6 8 10 12024681012\nD001\nFigure 9-4. Output Voltage vs Input Voltage\nVIN (V)Gain (V/V)\n0 2 4 6 8 10 12-1.5-1-0.500.511.5\nD002 Figure 9-5. Gain vs Input Voltage\n9.4 System Examples\nFigure 9-6. 0.5-Hz Square-Wave Oscillator\nR1\nInputR2\nC3\nC1 C1R3Output\nVCC––\n+VCC+\noR1 R2 2R3 1.5 M\nC3C1 C2 110 pF2\n1f 1kHz2 R1C1/c61 /c61 /c61 /c87\n/c61 /c61 /c61\n/c61 /c61/c112Figure 9-7. High-Q Notch Filter\nFigure 9-8. 100-kHz Quadrature Oscillator\nFigure 9-9. AC Amplifier\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 35\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n9.5 Power Supply Recommendations\nCAUTION\nSupply voltages larger than 36 V for a single-supply or outside the range of ±18 V for a dual-supply \ncan permanently damage the device (see Section 6.1).\nPlace 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or \nhigh-impedance power supplies. For more detailed information on bypass capacitor placement, see Section 9.6.\n9.6 Layout\n9.6.1 Layout Guidelines\nFor best operational performance of the device, use good PCB layout practices, including:\n•Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the \noperational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance \npower sources local to the analog circuitry.\n–Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as \nclose to the device as possible. A single bypass capacitor from V CC+ to ground is applicable for single-\nsupply applications.\n•Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective \nmethods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. \nA ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital \nand analog grounds, paying attention to the flow of the ground current.\n•To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it \nis not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed \nto in parallel with the noisy trace.\n•Place the external components as close to the device as possible. Keeping RF and RG close to the inverting \ninput minimizes parasitic capacitance. For more information, see Section 9.6.2 .\n•Keep the length of input traces as short as possible. Always remember that the input traces are the most \nsensitive part of the circuit.\n•Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce \nleakage currents from nearby traces that are at different potentials.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n36 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n9.6.2 Layout Example\nNC\nVCC+ IN1í\nIN1+\nVCCíNC\nOUT\nNCRG\nRINRF\nGND\nVIN\nVS- GNDVS+\nGNDRun the input traces as far \naway from the supply lines \nas possible\nOnly needed for \ndual-supply \noperationPlace components close to \ndevice and to each other to \nreduce parasitic errors\nUse low-ESR, ceramic \nbypass capacitor\n(or GND for single supply) Ground (GND) plane on another layer VOUT\nFigure 9-10. Operational Amplifier Board Layout for Noninverting Configuration\n+RIN\nRG\nRFVOUTVIN\nFigure 9-11. Operational Amplifier Schematic for Noninverting Configuration\nwww.ti.comTL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 37\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\n10 Device and Documentation Support\n10.1 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n10.2 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n10.3 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n10.4 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n10.5 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n11 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical packaging and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser based versions of this data sheet, refer to the left hand navigation.TL071, TL071A, TL071B, TL071H\nTL072, TL072A, TL072B, TL072H, TL072M\nTL074, TL074A, TL074B, TL074H, TL074M\nSLOS080V – SEPTEMBER 1978 – REVISED APRIL 2023\n www.ti.com\n38 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TL071  TL071A  TL071B  TL071H  TL072  TL072A  TL072B  TL072H  TL072M  TL074  TL074A \nTL074B  TL074H  TL074M\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n81023052A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023052A\nTL072MFKBSamples\n8102305HA ACTIVE CFP U101Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102305HA\nTL072MSamples\n8102305PA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102305PA\nTL072MSamples\n81023062A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023062A\nTL074MFKBSamples\n8102306CA ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102306CA\nTL074MJBSamples\n8102306DA ACTIVE CFP W141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102306DA\nTL074MWBSamples\nJM38510/11905BPA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 JM38510\n/11905BPASamples\nM38510/11905BPA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 JM38510\n/11905BPASamples\nTL071ACD LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 071AC\nTL071ACDG4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 071AC\nTL071ACDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 071ACSamples\nTL071ACP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL071ACPSamples\nTL071BCD LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 071BC\nTL071BCDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 071BCSamples\nTL071BCP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL071BCPSamples\nTL071CD LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL071C\nTL071CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL071CSamples\nTL071CDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL071CSamples\nTL071CDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL071CSamples\nTL071CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL071CPSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL071CPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL071CPSamples\nTL071CPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T071Samples\nTL071HIDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T71VSamples\nTL071HIDCKR ACTIVE SC70 DCK 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 1IOSamples\nTL071HIDR ACTIVE SOIC D83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TL071DSamples\nTL071ID LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL071I\nTL071IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL071ISamples\nTL071IDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL071ISamples\nTL071IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL071IPSamples\nTL072ACD LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072AC\nTL072ACDE4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072AC\nTL072ACDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072ACSamples\nTL072ACDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072ACSamples\nTL072ACDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072ACSamples\nTL072ACP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL072ACPSamples\nTL072ACPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL072ACPSamples\nTL072BCD NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072BC\nTL072BCDE4 NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072BC\nTL072BCDG4 NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072BC\nTL072BCDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 072BCSamples\nTL072BCP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL072BCPSamples\nTL072CD LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072C\nTL072CDE4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072C\nTL072CDG4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072C\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL072CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072CSamples\nTL072CDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072CSamples\nTL072CDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL072CSamples\nTL072CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL072CPSamples\nTL072CPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL072CPSamples\nTL072CPS ACTIVE SO PS 880RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072CPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072CPSRG4 ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072CPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072CPWRE4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072CPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T072Samples\nTL072HIDDFR ACTIVE SOT-23-THIN DDF 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 O72FSamples\nTL072HIDR ACTIVE SOIC D83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TL072DSamples\nTL072HIPWR ACTIVE TSSOP PW 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 072HPWSamples\nTL072ID LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072I\nTL072IDE4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072I\nTL072IDG4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072I\nTL072IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072ISamples\nTL072IDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072ISamples\nTL072IDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL072ISamples\nTL072IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL072IPSamples\nTL072IPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL072IPSamples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL072MFKB ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023052A\nTL072MFKBSamples\nTL072MJG ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 TL072MJGSamples\nTL072MJGB ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102305PA\nTL072MSamples\nTL072MUB ACTIVE CFP U101Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102305HA\nTL072MSamples\nTL074ACD LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074AC\nTL074ACDE4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074AC\nTL074ACDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074ACSamples\nTL074ACDRE4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074ACSamples\nTL074ACN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074ACNSamples\nTL074ACNE4 ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074ACNSamples\nTL074ACNSR ACTIVE SO NS142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074ASamples\nTL074BCD LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074BC\nTL074BCDE4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074BC\nTL074BCDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074BCSamples\nTL074BCDRE4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074BCSamples\nTL074BCDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074BCSamples\nTL074BCN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074BCNSamples\nTL074BCNE4 ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074BCNSamples\nTL074CD LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074C\nTL074CDBR ACTIVE SSOP DB142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T074Samples\nTL074CDG4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074C\nTL074CDR ACTIVE SOIC D142500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM 0 to 70 TL074CSamples\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL074CDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074CSamples\nTL074CN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074CNSamples\nTL074CNE4 ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL074CNSamples\nTL074CNSR ACTIVE SO NS142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL074Samples\nTL074CPW LIFEBUY TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T074\nTL074CPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T074Samples\nTL074CPWRE4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T074Samples\nTL074CPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T074Samples\nTL074HIDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TL074HIDSamples\nTL074HIDYYR ACTIVE SOT-23-THIN DYY 143000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T074HDYYSamples\nTL074HIPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TL074PWSamples\nTL074ID LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074I\nTL074IDE4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074I\nTL074IDG4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074I\nTL074IDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074ISamples\nTL074IDRE4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074ISamples\nTL074IDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL074ISamples\nTL074IN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL074INSamples\nTL074MFK ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 TL074MFKSamples\nTL074MFKB ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023062A\nTL074MFKBSamples\nTL074MJ ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 TL074MJSamples\nAddendum-Page 5\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL074MJB ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102306CA\nTL074MJBSamples\nTL074MWB ACTIVE CFP W141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102306DA\nTL074MWBSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 6\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Apr-2023\n OTHER QUALIFIED VERSIONS OF TL072, TL072M, TL074, TL074M :\n•Catalog : TL072, TL074\n•Enhanced Product : TL072-EP , TL072-EP , TL074-EP , TL074-EP\n•Military : TL072M, TL074M\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 7\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTL071ACDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL071BCDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL071CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL071CPSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nTL071HIDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTL071HIDCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTL071HIDR SOIC D83000 330.0 12.4 6.45.22.18.012.0 Q1\nTL071IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL072ACDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL072BCDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL072CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL072CPSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nTL072CPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTL072HIDDFR SOT-23-\nTHINDDF 83000 180.0 8.43.23.21.44.08.0 Q3\nTL072HIDR SOIC D83000 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTL072HIPWR TSSOP PW 83000 330.0 12.4 7.03.61.68.012.0 Q1\nTL072IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL074ACDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL074ACNSR SO NS142000 330.0 16.4 8.210.52.512.016.0 Q1\nTL074BCDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL074CDBR SSOP DB142000 330.0 16.48.356.62.412.016.0 Q1\nTL074CDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL074CDRG4 SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL074CNSR SO NS142000 330.0 16.4 8.210.52.512.016.0 Q1\nTL074CPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTL074HIDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL074HIDYYR SOT-23-\nTHINDYY 143000 330.0 12.4 4.83.61.68.012.0 Q3\nTL074HIPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTL074IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTL071ACDR SOIC D 82500 340.5 336.1 25.0\nTL071BCDR SOIC D 82500 340.5 336.1 25.0\nTL071CDR SOIC D 82500 340.5 336.1 25.0\nTL071CPSR SO PS 82000 356.0 356.0 35.0\nTL071HIDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTL071HIDCKR SC70 DCK 53000 190.0 190.0 30.0\nTL071HIDR SOIC D 83000 356.0 356.0 35.0\nTL071IDR SOIC D 82500 340.5 336.1 25.0\nTL072ACDR SOIC D 82500 340.5 336.1 25.0\nTL072BCDR SOIC D 82500 340.5 336.1 25.0\nTL072CDR SOIC D 82500 340.5 336.1 25.0\nTL072CPSR SO PS 82000 356.0 356.0 35.0\nTL072CPWR TSSOP PW 82000 356.0 356.0 35.0\nTL072HIDDFR SOT-23-THIN DDF 83000 210.0 185.0 35.0\nTL072HIDR SOIC D 83000 356.0 356.0 35.0\nTL072HIPWR TSSOP PW 83000 356.0 356.0 35.0\nTL072IDR SOIC D 82500 340.5 336.1 25.0\nTL074ACDR SOIC D 142500 340.5 336.1 32.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTL074ACNSR SO NS 142000 356.0 356.0 35.0\nTL074BCDR SOIC D 142500 340.5 336.1 32.0\nTL074CDBR SSOP DB 142000 356.0 356.0 35.0\nTL074CDR SOIC D 142500 340.5 336.1 32.0\nTL074CDRG4 SOIC D 142500 340.5 336.1 32.0\nTL074CNSR SO NS 142000 356.0 356.0 35.0\nTL074CPWR TSSOP PW 142000 356.0 356.0 35.0\nTL074HIDR SOIC D 142500 356.0 356.0 35.0\nTL074HIDYYR SOT-23-THIN DYY 143000 336.6 336.6 31.8\nTL074HIPWR TSSOP PW 142000 356.0 356.0 35.0\nTL074IDR SOIC D 142500 340.5 336.1 32.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\n81023052A FK LCCC 20 1506.98 12.06 2030 NA\n8102305HA U CFP 10 1506.98 26.16 6220 NA\n81023062A FK LCCC 20 1506.98 12.06 2030 NA\n8102306DA W CFP 14 1506.98 26.16 6220 NA\nTL071ACD D SOIC 8 75 507 8 3940 4.32\nTL071ACDG4 D SOIC 8 75 507 8 3940 4.32\nTL071ACP P PDIP 8 50 506 13.97 11230 4.32\nTL071BCD D SOIC 8 75 507 8 3940 4.32\nTL071BCP P PDIP 8 50 506 13.97 11230 4.32\nTL071CD D SOIC 8 75 507 8 3940 4.32\nTL071CD D SOIC 8 75 506.6 8 3940 4.32\nTL071CP P PDIP 8 50 506 13.97 11230 4.32\nTL071CPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL071ID D SOIC 8 75 507 8 3940 4.32\nTL071IP P PDIP 8 50 506 13.97 11230 4.32\nTL072ACD D SOIC 8 75 507 8 3940 4.32\nTL072ACDE4 D SOIC 8 75 507 8 3940 4.32\nTL072ACP P PDIP 8 50 506 13.97 11230 4.32\nTL072ACPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL072BCD D SOIC 8 75 507 8 3940 4.32\nTL072BCDE4 D SOIC 8 75 507 8 3940 4.32\nTL072BCDG4 D SOIC 8 75 507 8 3940 4.32\nTL072BCP P PDIP 8 50 506 13.97 11230 4.32\nTL072CD D SOIC 8 75 506.6 8 3940 4.32\nTL072CD D SOIC 8 75 507 8 3940 4.32\nTL072CDE4 D SOIC 8 75 507 8 3940 4.32\nTL072CDE4 D SOIC 8 75 506.6 8 3940 4.32\nTL072CDG4 D SOIC 8 75 506.6 8 3940 4.32\nTL072CDG4 D SOIC 8 75 507 8 3940 4.32\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 6-Apr-2023\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTL072CP P PDIP 8 50 506 13.97 11230 4.32\nTL072CPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL072CPS PS SOP 8 80 530 10.5 4000 4.1\nTL072ID D SOIC 8 75 507 8 3940 4.32\nTL072ID D SOIC 8 75 506.6 8 3940 4.32\nTL072IDE4 D SOIC 8 75 506.6 8 3940 4.32\nTL072IDE4 D SOIC 8 75 507 8 3940 4.32\nTL072IDG4 D SOIC 8 75 507 8 3940 4.32\nTL072IDG4 D SOIC 8 75 506.6 8 3940 4.32\nTL072IP P PDIP 8 50 506 13.97 11230 4.32\nTL072IPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL072MFKB FK LCCC 20 1506.98 12.06 2030 NA\nTL072MUB U CFP 10 1506.98 26.16 6220 NA\nTL074ACD D SOIC 14 50 507 8 3940 4.32\nTL074ACDE4 D SOIC 14 50 507 8 3940 4.32\nTL074ACN N PDIP 14 25 506 13.97 11230 4.32\nTL074ACNE4 N PDIP 14 25 506 13.97 11230 4.32\nTL074BCD D SOIC 14 50 507 8 3940 4.32\nTL074BCDE4 D SOIC 14 50 507 8 3940 4.32\nTL074BCN N PDIP 14 25 506 13.97 11230 4.32\nTL074BCNE4 N PDIP 14 25 506 13.97 11230 4.32\nTL074CD D SOIC 14 50 507 8 3940 4.32\nTL074CDG4 D SOIC 14 50 507 8 3940 4.32\nTL074CN N PDIP 14 25 506 13.97 11230 4.32\nTL074CN N PDIP 14 25 506 13.97 11230 4.32\nTL074CNE4 N PDIP 14 25 506 13.97 11230 4.32\nTL074CNE4 N PDIP 14 25 506 13.97 11230 4.32\nTL074CPW PW TSSOP 14 90 530 10.2 3600 3.5\nTL074ID D SOIC 14 50 507 8 3940 4.32\nTL074IDE4 D SOIC 14 50 507 8 3940 4.32\nTL074IDG4 D SOIC 14 50 507 8 3940 4.32\nTL074IN N PDIP 14 25 506 13.97 11230 4.32\nTL074MFK FK LCCC 20 1506.98 12.06 2030 NA\nTL074MFKB FK LCCC 20 1506.98 12.06 2030 NA\nTL074MWB W CFP 14 1506.98 26.16 6220 NA\nPack Materials-Page 6\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.LCCC - 2.03 mm max height FK 20\nLEADLESS CERAMIC CHIP CARRIER 8.89 x 8.89, 1.27 mm pitch\n4229370\\/A\\\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X .008-.014\n       [0.2-0.36]TYP-150AT GAGE PLANE-.314 .308\n-7.97 7.83 [ ]14X -.026 .014\n-0.66 0.36 [ ]14X -.065 .045\n-1.65 1.15 [ ]\n.2 MAX TYP\n[5.08].13 MIN TYP[3.3] TYP -.060 .015\n-1.52 0.38 [ ]4X .005 MIN\n[0.13]\n12X .100\n[2.54]\n.015  GAGE PLANE[0.38]A\n-.785 .754\n-19.94 19.15 [ ]\nB -.283 .245\n-7.19 6.22 [ ]CDIP - 5.08 mm max height J0014A\nCERAMIC DUAL IN LINE PACKAGE\n4214771/A   05/2017\n NOTES:  1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for    reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice. 3. This package is hermitically sealed with a ceramic lid using glass frit.4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.5. Falls within MIL-STD-1835 and GDIP1-T14.7 8141\nPIN 1 ID\n(OPTIONAL)SCALE  0.900\nSEATING PLANE.010 [0.25] C A B\nwww.ti.comEXAMPLE BOARD LAYOUT\nALL AROUND[0.05] MAX .002\n.002  MAX\n[0.05]ALL AROUNDSOLDER MASK\nOPENINGMETAL(.063)\n[1.6]\n(R.002 ) TYP\n[0.05]14X ( .039)[1]\n(.063)[1.6]12X (.100 )\n[2.54](.300 ) TYP\n[7.62]CDIP - 5.08 mm max height J0014A\nCERAMIC DUAL IN LINE PACKAGE\n4214771/A   05/2017LAND PATTERN EXAMPLE\nNON-SOLDER MASK DEFINED\nSCALE: 5XSEE DETAIL  ASEE DETAIL  B\nSYMM\nSYMM1\n7 814\nDETAIL  A\nSCALE: 15XSOLDER MASKOPENING\nMETAL\nDETAIL  B\n13X, SCALE: 15X\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nMECHANICAL DATA\nMCER001A – JANUARY 1995 – REVISED JANUARY 1997\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE\n0.310 (7,87)\n0.290 (7,37)\n0.014 (0,36)0.008 (0,20)Seating Plane\n4040107/C 08/965\n4\n0.065 (1,65)0.045 (1,14)8\n1\n0.020 (0,51) MIN0.400 (10,16)\n0.355 (9,00)\n0.015 (0,38)0.023 (0,58)0.063 (1,60)\n0.015 (0,38)\n0.200 (5,08) MAX\n0.130 (3,30) MIN0.245 (6,22)0.280 (7,11)\n0.100 (2,54)0°–15°\nNOTES: A. All linear dimensions are in inches (millimeters).\nB. This drawing is subject to change without notice.\nC. This package can be hermetically sealed with a ceramic lid using glass frit.\nD. Index point is provided on cap for terminal identification.\nE. Falls within MIL STD 1835 GDIP1-T8\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nMECHANICAL DATA\nMSSO002E – JANUARY 1995 – REVISED DECEMBER 2001\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265DB (R-PDSO-G**)   PLASTIC SMALL-OUTLINE\n4040065/E 12/0128 PINS SHOWN\nGage Plane8,20\n7,40\n0,550,950,25\n38\n12,90\n12,3028\n10,5024\n8,50Seating Plane\n9,90 7,9030\n10,50\n9,900,38\n5,60\n5,00150,22\n14\nA28\n1\n2016\n6,506,50140,05 MIN\n5,905,90DIM\nA  MAX\nA  MINPINS **2,00 MAX\n6,907,500,65 M0,15\n0°– /C02578°\n0,100,090,25\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Body dimensions do not include mold flash or protrusion not to exceed 0,15.\nD. Falls within JEDEC MO-150\nwww.ti.comPACKAGE OUTLINE\n.27 MAX\nGLASS\n.27 MAX\nGLASS.005 MIN\nTYP\n5X .32 .01 .241+.019-.0035X .32 .0110X .017 .0028X .050 .005.045 MAX\nTYP.010 .002\n.005 .001\n.067+.013-.012\n.045.026CFP - 2.03 mm max height U0010A\nCERAMIC FLATPACK\n4225582/A   01/2020PIN 1 ID\n5 6101\nNOTES: 1. All linear dimensions are in inches. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. SCALE  1.400\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n2.95\n2.65 TYP\n1.1 MAX6X 0.65\n8X 0.380.222X\n1.95\n0.200.08 TYP\n0- 80.10.00.25\nGAGE PLANE\n0.60.3A\n2.952.85\nNOTE 3\nB1.651.55\n4222047/C   10/2022SOT-23 - 1.1 mm max height DDF0008A\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 18\n0.1 C A B54PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(2.6)8X (1.05)\n8X (0.45)\n6X (0.65)\n(R0.05)\nTYP\n4222047/C   10/2022SOT-23 - 1.1 mm max height DDF0008A\nPLASTIC SMALL OUTLINE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:15X1\n458\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)6X (0.65)8X (0.45)8X (1.05)\n(R0.05) TYP\n4222047/C   10/2022SOT-23 - 1.1 mm max height DDF0008A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   7. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15X\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed\n0.15 per side.\n4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.\n5. Reference JEDEC Registration MO-345, Variation ABPACKAGE OUTLINE\n4224643/B   07/2021\nwww.ti.comSOT-23-THIN - 1.1 mm max height\nPLASTIC SMALL OUTLINEDYY0014A\nA\n0.1C\nBPIN 1 INDEX\nAREA\n4.3\n4.1\nNOTE 3\n2.1\n1.93.36\n3.16\n2X\n3\n14X 0.31\n0.110.1 CA B1.1 MAXC\nSEATING PLANE\n0.2\n0.08 TYPSEE DETAIL A\n0.1\n0.00.25\nGAUGE PLANE\n0°- 8°\n0.63\n0.33\nDETAIL A\nTYP1\n7\n81412X 0.5\nNOTES: (continued)\n  6. Publication IPC-7351 may have alternate designs.\n  7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.EXAMPLE BOARD LAYOUT\n4224643/B   07/2021\nwww.ti.comSOT-23-THIN - 1.1 mm max height DYY0014A\nPLASTIC SMALL OUTLINE\nSYMMSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20X14X (0.3)14X (1.05)\n(3)12X (0.5)\n(R0.05) TYP1\n7814\nMETALSOLDER MASK\n OPENING SOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASK\nNON- SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOTES: (continued)\n  8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate \ndesign recommendations.\n  9. Board assembly site may have different recommendations for stencil design.EXAMPLE STENCIL DESIGN\n4224643/B   07/2021\nwww.ti.comSOT-23-THIN - 1.1 mm max height DYY0014A\nPLASTIC SMALL OUTLINE\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 20XSYMMSYMM\n14X (0.3)14X (1.05)\n(3)12X (0.5)\n(R0.05) TYP1\n7814\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TL072IDR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (V+ - V-): ±2.25 V to ±20 V, or 4.5 V to 40 V
- **Current Ratings**: 
  - Quiescent Current: 940 µA/channel (typical)
  - Output Short-Circuit Current: ±26 mA
- **Power Consumption**: 
  - 940 µA/channel (typical)
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - SOIC (Small Outline Integrated Circuit), 8 pins
- **Special Features**: 
  - High slew rate: 20 V/µs (typical)
  - Low offset voltage: 1 mV (typical)
  - Low noise: 18 nV/√Hz (typical at 1 kHz)
  - Integrated EMI and RF filters
  - Output short-circuit protection
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TL072IDR is a low-noise, FET-input operational amplifier from Texas Instruments. It is part of the TL07x family, which is known for its high performance in audio and signal processing applications. The TL072IDR features low offset voltage and drift, making it suitable for precision applications. Its high slew rate and low noise characteristics make it ideal for high-speed and high-fidelity audio applications.

#### Typical Applications:
- **Audio Equipment**: Used in professional audio mixers and other audio processing equipment due to its low noise and distortion characteristics.
- **Motor Drives**: Employed in AC and servo drive control systems.
- **Power Management**: Utilized in battery test equipment and UPS (Uninterruptible Power Supply) systems.
- **Signal Conditioning**: Suitable for applications requiring signal amplification and conditioning, such as sensors and transducers.

This operational amplifier is designed to meet the demands of rugged environments, making it a reliable choice for various industrial and consumer applications.