# RISC-V-Processor

Lab 4 project done as a team of 4.
We are team 2 (H.A.D.E.S), each with distinct roles:
  - Elson Tho: register file & testing own modules
  - Ahmed Hamid: control unit & testing own modules
  - Antoine Divet: ALU & testing own modules
  - Jihwan Shin: integration and testbenching

We will do pipelining, cache and branch prediction as a team
