

================================================================
== Vivado HLS Report for 'bigint_math_bigint_add'
================================================================
* Date:           Sun Mar 19 09:53:20 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      6.50|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3591|  3591|  3591|  3591|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                    |                         |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module         | min | max | min | max |   Type  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        |grp_bigint_math_bigint_zero_fu_188  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 2  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 3  |  2048|  2048|         8|          -|          -|   256|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      22|     46|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     157|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     179|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+-------+----+----+
    |              Instance              |          Module         | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    |grp_bigint_math_bigint_zero_fu_188  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |Total                               |                         |        0|      0|  22|  46|
    +------------------------------------+-------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |tempA_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    |tempB_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                              |        2|  0|   0|   512|   16|     2|         4096|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_195_p2          |     +    |      0|  0|   8|           1|           8|
    |i_15_fu_212_p2         |     +    |      0|  0|   9|           9|           1|
    |i_16_fu_329_p2         |     +    |      0|  0|   9|           9|           2|
    |i_4_fu_229_p2          |     +    |      0|  0|   9|           9|           1|
    |sum_fu_259_p2          |     +    |      0|  0|   8|           8|           8|
    |tmp_105_fu_273_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_106_fu_299_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_107_fu_313_p2      |     +    |      0|  0|   9|           2|           9|
    |tmp_110_fu_324_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_112_fu_347_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_113_fu_361_p2      |     +    |      0|  0|   9|           3|           9|
    |tmp_116_fu_372_p2      |     +    |      0|  0|   8|           8|           8|
    |exitcond_i1_fu_223_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_i_fu_206_p2   |   icmp   |      0|  0|   4|           9|          10|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 112|         102|         101|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  10|         16|    1|         16|
    |i_i1_reg_159    |   9|          2|    9|         18|
    |i_i_reg_148     |   9|          2|    9|         18|
    |i_reg_170       |   9|          2|    9|         18|
    |out_r_address0  |  16|         10|    8|         80|
    |out_r_ce0       |   1|          3|    1|          3|
    |out_r_d0        |   8|          5|    8|         40|
    |out_r_we0       |   1|          3|    1|          3|
    |tempA_address0  |   8|          4|    8|         32|
    |tempA_ce0       |   1|          3|    1|          3|
    |tempA_d0        |   8|          3|    8|         24|
    |tempA_we0       |   1|          3|    1|          3|
    |tempB_address0  |   8|          4|    8|         32|
    |tempB_ce0       |   1|          3|    1|          3|
    |tempB_d0        |   8|          3|    8|         24|
    |tempB_we0       |   1|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  99|         69|   82|        320|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  15|   0|   15|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_182_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_188_ap_start  |   1|   0|    1|          0|
    |carry_reg_441                                       |   1|   0|    8|          7|
    |i_15_reg_380                                        |   9|   0|    9|          0|
    |i_16_reg_460                                        |   9|   0|    9|          0|
    |i_4_reg_398                                         |   9|   0|    9|          0|
    |i_i1_reg_159                                        |   9|   0|    9|          0|
    |i_i_reg_148                                         |   9|   0|    9|          0|
    |i_reg_170                                           |   9|   0|    9|          0|
    |out_addr_3_reg_450                                  |   8|   0|    8|          0|
    |out_addr_4_reg_465                                  |   8|   0|    8|          0|
    |out_addr_5_reg_474                                  |   8|   0|    8|          0|
    |out_addr_reg_426                                    |   8|   0|    8|          0|
    |reg_202                                             |   8|   0|    8|          0|
    |sum_reg_431                                         |   8|   0|    8|          0|
    |tmp_110_reg_455                                     |   8|   0|    8|          0|
    |tmp_116_reg_479                                     |   8|   0|    8|          0|
    |tmp_25_reg_436                                      |   1|   0|    1|          0|
    |tmp_26_reg_446                                      |   1|   0|    1|          0|
    |tmp_27_reg_470                                      |   1|   0|    1|          0|
    |tmp_i1_reg_403                                      |   9|   0|   64|         55|
    |tmp_i_reg_385                                       |   9|   0|   64|         55|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 157|   0|  274|        117|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_start        |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_done         | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_idle         | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_ready        | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|out_r_address0  | out |    8|  ap_memory |          out_r         |     array    |
|out_r_ce0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_we0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d0        | out |    8|  ap_memory |          out_r         |     array    |
|out_r_q0        |  in |    8|  ap_memory |          out_r         |     array    |
|a_address0      | out |    8|  ap_memory |            a           |     array    |
|a_ce0           | out |    1|  ap_memory |            a           |     array    |
|a_q0            |  in |    8|  ap_memory |            a           |     array    |
|b_address0      | out |    8|  ap_memory |            b           |     array    |
|b_ce0           | out |    1|  ap_memory |            b           |     array    |
|b_q0            |  in |    8|  ap_memory |            b           |     array    |
+----------------+-----+-----+------------+------------------------+--------------+

