$date
	Mon Aug 05 22:59:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$var integer 32 % output_file [31:0] $end
$scope module uut $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var reg 1 " a $end
$var reg 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000000000000000000000011 %
0$
0#
0"
0!
$end
#10
1$
#20
1"
0$
1#
#30
1!
0"
1$
#40
