Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 00:04:46 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.203ns (35.888%)  route 5.722ns (64.112%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     1.569     5.077    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  main/distance_calc/i_reg[1]/Q
                         net (fo=42, estimated)       1.278     6.811    main/distance_calc/i[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.935 f  main/distance_calc/intermediate_subs_out[7][3]_i_20/O
                         net (fo=1, estimated)        1.353     8.288    main/distance_calc/intermediate_subs_out[7][3]_i_20_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.152     8.440 f  main/distance_calc/intermediate_subs_out[7][3]_i_14/O
                         net (fo=4, estimated)        0.647     9.087    main/distance_calc/intermediate_subs_out[7][3]_i_14_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.332     9.419 r  main/distance_calc/intermediate_subs_out[7][16]_i_17/O
                         net (fo=1, estimated)        0.197     9.616    main/distance_calc/intermediate_subs_out[7][16]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.142 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    10.142    main/distance_calc/intermediate_subs_out_reg[7][16]_i_10_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.413 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_7/CO[0]
                         net (fo=10, estimated)       0.485    10.898    main/distance_calc/p_0_in
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.373    11.271 r  main/distance_calc/intermediate_subs_out[7][3]_i_4/O
                         net (fo=1, estimated)        0.530    11.801    main/distance_calc/p_1_in[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.308 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.308    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.422 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.422    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.770 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_2/O[1]
                         net (fo=8, estimated)        1.232    14.002    main/distance_calc/intermediate_subs_out0_in[9]
    SLICE_X59Y52         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     1.505    14.840    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][9]/C
                         clock pessimism              0.174    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)       -0.240    14.738    main/distance_calc/intermediate_subs_out_reg[4][9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.736    




