Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct  4 18:29:09 2019
| Host         : DESKTOP-L7VH7BR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ladder_start_strobe_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.328      -82.293                    222                17225       -2.162      -58.825                     28                17225        1.000        0.000                       0                  7475  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -1.328      -67.783                    161                10591        0.061        0.000                      0                10591        3.020        0.000                       0                  3557  
  pll_dac_clk_1x       -0.534       -9.890                     44                 4272        0.054        0.000                      0                 4272        2.750        0.000                       0                  2859  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.183       -0.555                      4                  408        0.117        0.000                      0                  408        1.500        0.000                       0                   215  
clk_fpga_3             -0.119       -0.160                      3                 1718        0.098        0.000                      0                 1718        1.000        0.000                       0                   835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
pll_dac_clk_1x  pll_adc_clk          -0.113       -0.174                      3                   90        0.294        0.000                      0                   90  
pll_adc_clk     pll_dac_clk_1x       -0.624       -6.089                     20                  543        0.106        0.000                      0                  543  
pll_adc_clk     pll_pwm_clk           0.673        0.000                      0                   96        0.116        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          161  Failing Endpoints,  Worst Slack       -1.328ns,  Total Violation      -67.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 6.422ns (73.642%)  route 2.299ns (26.358%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.804    14.714    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 6.503ns (74.966%)  route 2.172ns (25.034%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.991 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[1]
                         net (fo=2, routed)           0.677    14.668    i_scope/i_dfilt1_cha/A[21]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    13.381    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.422ns (74.222%)  route 2.230ns (25.778%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.736    14.646    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 6.422ns (74.307%)  route 2.220ns (25.693%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.726    14.636    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 6.335ns (73.942%)  route 2.233ns (26.058%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.746     5.979    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.988 f  i_scope/i_dfilt1_chb/aa_mult/P[24]
                         net (fo=1, routed)           0.901    10.889    i_scope/i_dfilt1_chb/aa_mult_n_81
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.124    11.013 r  i_scope/i_dfilt1_chb/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.013    i_scope/i_dfilt1_chb/i__carry_i_4__0_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.545 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.554    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.888 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.533    12.421    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    13.150 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.150    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.267 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.267    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.384    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.501 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.501    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.757 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.789    14.546    i_scope/i_dfilt1_chb/A[22]
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.575    13.465    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
                         clock pessimism              0.514    13.979    
                         clock uncertainty           -0.069    13.910    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.539    13.371    i_scope/i_dfilt1_chb/aa_mult
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.173ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/aa_mult/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 6.335ns (73.966%)  route 2.230ns (26.034%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.746     5.979    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.988 f  i_scope/i_dfilt1_chb/aa_mult/P[24]
                         net (fo=1, routed)           0.901    10.889    i_scope/i_dfilt1_chb/aa_mult_n_81
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.124    11.013 r  i_scope/i_dfilt1_chb/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.013    i_scope/i_dfilt1_chb/i__carry_i_4__0_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.545 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.554    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.888 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.533    12.421    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    13.150 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.150    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.267 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.267    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.384    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.501 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.501    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.757 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.787    14.543    i_scope/i_dfilt1_chb/A[22]
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.575    13.465    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
                         clock pessimism              0.514    13.979    
                         clock uncertainty           -0.069    13.910    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.539    13.371    i_scope/i_dfilt1_chb/aa_mult
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 -1.173    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 6.422ns (75.378%)  route 2.098ns (24.622%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.603    14.513    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 6.422ns (75.378%)  route 2.098ns (24.622%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.603    14.513    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 6.422ns (75.378%)  route 2.098ns (24.622%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.761     5.994    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009    10.003 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.900    10.902    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124    11.026 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.026    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.558 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    12.487    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.303    12.790 r  i_scope/i_dfilt1_cha/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.790    i_scope/i_dfilt1_cha/i__carry__6_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.303 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.303    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.537    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.654    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.910 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.603    14.513    i_scope/i_dfilt1_cha/A[22]
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.587    13.477    i_scope/i_dfilt1_cha/clk_i
    DSP48_X1Y4           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.517    13.994    
                         clock uncertainty           -0.069    13.925    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.539    13.386    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/aa_mult/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 6.311ns (74.107%)  route 2.205ns (25.893%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.746     5.979    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.988 f  i_scope/i_dfilt1_chb/aa_mult/P[24]
                         net (fo=1, routed)           0.901    10.889    i_scope/i_dfilt1_chb/aa_mult_n_81
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.124    11.013 r  i_scope/i_dfilt1_chb/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.013    i_scope/i_dfilt1_chb/i__carry_i_4__0_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.545 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.554    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.888 r  i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.533    12.421    i_scope/i_dfilt1_chb/r3_sum_inferred__0/i__carry__0_n_6
    SLICE_X32Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    13.150 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.150    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__6_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.267 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.267    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.384    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.501 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.501    i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.733 r  i_scope/i_dfilt1_chb/r3_sum_inferred__1/i__carry__10/O[0]
                         net (fo=2, routed)           0.762    14.495    i_scope/i_dfilt1_chb/A[20]
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.575    13.465    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
                         clock pessimism              0.514    13.979    
                         clock uncertainty           -0.069    13.910    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.533    13.377    i_scope/i_dfilt1_chb/aa_mult
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                 -1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_asg/set_b_rnum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.781%)  route 0.211ns (50.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.567     1.982    i_asg/clk_i
    SLICE_X6Y47          FDRE                                         r  i_asg/set_b_rnum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_asg/set_b_rnum_reg[10]/Q
                         net (fo=2, routed)           0.211     2.357    i_asg/ch[1]/set_b_rnum_reg[15][10]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  i_asg/ch[1]/rep_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.402    i_asg/ch[1]/p_2_in__0[10]
    SLICE_X7Y50          FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.834     2.375    i_asg/ch[1]/clk_i
    SLICE_X7Y50          FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[10]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     2.341    i_asg/ch[1]/rep_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ams/sys_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.241%)  route 0.276ns (59.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.564     1.979    i_ams/adc_clk
    SLICE_X26Y48         FDRE                                         r  i_ams/dac_d_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_ams/dac_d_o_reg[22]/Q
                         net (fo=2, routed)           0.276     2.396    i_ams/cfg[94]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.441 r  i_ams/sys_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.441    i_ams/sys_rdata[22]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  i_ams/sys_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.832     2.373    i_ams/adc_clk
    SLICE_X34Y51         FDRE                                         r  i_ams/sys_rdata_reg[22]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.121     2.369    i_ams/sys_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_wp_trig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.559     1.974    i_scope/clk_i
    SLICE_X22Y7          FDRE                                         r  i_scope/adc_wp_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.141     2.115 r  i_scope/adc_wp_cur_reg[4]/Q
                         net (fo=2, routed)           0.275     2.391    i_scope/adc_wp_cur[4]
    SLICE_X21Y5          FDRE                                         r  i_scope/adc_wp_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.830     2.371    i_scope/clk_i
    SLICE_X21Y5          FDRE                                         r  i_scope/adc_wp_trig_reg[4]/C
                         clock pessimism             -0.130     2.241    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.070     2.311    i_scope/adc_wp_trig_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ams/sys_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.412%)  route 0.286ns (60.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X29Y45         FDRE                                         r  i_ams/dac_c_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_ams/dac_c_o_reg[15]/Q
                         net (fo=2, routed)           0.286     2.405    i_ams/cfg[63]
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045     2.450 r  i_ams/sys_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.450    i_ams/sys_rdata[15]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  i_ams/sys_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.831     2.372    i_ams/adc_clk
    SLICE_X30Y52         FDRE                                         r  i_ams/sys_rdata_reg[15]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120     2.367    i_ams/sys_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ams/sys_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.000%)  route 0.257ns (58.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.564     1.979    i_ams/adc_clk
    SLICE_X26Y48         FDRE                                         r  i_ams/dac_d_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_ams/dac_d_o_reg[17]/Q
                         net (fo=2, routed)           0.257     2.377    i_ams/cfg[89]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.422 r  i_ams/sys_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.422    i_ams/sys_rdata[17]_i_1_n_0
    SLICE_X33Y51         FDRE                                         r  i_ams/sys_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.831     2.372    i_ams/adc_clk
    SLICE_X33Y51         FDRE                                         r  i_ams/sys_rdata_reg[17]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.091     2.338    i_ams/sys_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_asg/set_b_rnum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.999%)  route 0.266ns (56.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.567     1.982    i_asg/clk_i
    SLICE_X6Y47          FDRE                                         r  i_asg/set_b_rnum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_asg/set_b_rnum_reg[15]/Q
                         net (fo=2, routed)           0.266     2.412    i_asg/ch[1]/set_b_rnum_reg[15][15]
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.045     2.457 r  i_asg/ch[1]/rep_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.457    i_asg/ch[1]/p_2_in__0[15]
    SLICE_X8Y50          FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.834     2.375    i_asg/ch[1]/clk_i
    SLICE_X8Y50          FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[15]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     2.371    i_asg/ch[1]/rep_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_asg/set_b_ofs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/dac_pnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.777%)  route 0.270ns (59.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.562     1.977    i_asg/clk_i
    SLICE_X17Y50         FDRE                                         r  i_asg/set_b_ofs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_asg/set_b_ofs_reg[15]/Q
                         net (fo=2, routed)           0.270     2.388    i_asg/ch[1]/set_b_ofs_reg[30][15]
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.433 r  i_asg/ch[1]/dac_pnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.433    i_asg/ch[1]/dac_pnt[15]_i_1_n_0
    SLICE_X18Y48         FDRE                                         r  i_asg/ch[1]/dac_pnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.832     2.373    i_asg/ch[1]/clk_i
    SLICE_X18Y48         FDRE                                         r  i_asg/ch[1]/dac_pnt_reg[15]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.092     2.340    i_asg/ch[1]/dac_pnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_scope/adc_a_raddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_a_buf_reg_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.560     1.975    i_scope/clk_i
    SLICE_X6Y32          FDRE                                         r  i_scope/adc_a_raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     2.139 r  i_scope/adc_a_raddr_reg[9]/Q
                         net (fo=14, routed)          0.171     2.310    i_scope/adc_a_raddr[9]
    RAMB36_X0Y6          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.867     2.408    i_scope/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/CLKBWRCLK
                         clock pessimism             -0.378     2.031    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.214    i_scope/adc_a_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_pnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/dac_buf_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.215%)  route 0.439ns (72.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.561     1.976    i_asg/ch[1]/clk_i
    SLICE_X16Y53         FDRE                                         r  i_asg/ch[1]/dac_pnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  i_asg/ch[1]/dac_pnt_reg[25]/Q
                         net (fo=20, routed)          0.439     2.579    i_asg/ch[1]/dac_pnt[25]
    RAMB36_X0Y9          RAMB36E1                                     r  i_asg/ch[1]/dac_buf_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.876     2.417    i_asg/ch[1]/clk_i
    RAMB36_X0Y9          RAMB36E1                                     r  i_asg/ch[1]/dac_buf_reg_0_13/CLKBWRCLK
                         clock pessimism             -0.125     2.292    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.475    i_asg/ch[1]/dac_buf_reg_0_13
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_pnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/dac_pntp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.562     1.977    i_asg/ch[1]/clk_i
    SLICE_X15Y52         FDRE                                         r  i_asg/ch[1]/dac_pnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_asg/ch[1]/dac_pnt_reg[30]/Q
                         net (fo=20, routed)          0.299     2.417    i_asg/ch[1]/dac_pnt[30]
    SLICE_X20Y49         FDRE                                         r  i_asg/ch[1]/dac_pntp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.831     2.372    i_asg/ch[1]/clk_i
    SLICE_X20Y49         FDRE                                         r  i_asg/ch[1]/dac_pntp_reg[30]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.063     2.310    i_asg/ch[1]/dac_pntp_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y6      i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y8      i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y15    i_asg/ch[0]/dac_buf_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12    i_asg/ch[1]/dac_buf_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6     i_scope/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y7     i_asg/ch[0]/dac_buf_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y10    i_asg/ch[1]/dac_buf_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y1     i_scope/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y14    i_asg/ch[0]/dac_buf_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y10    i_asg/ch[1]/dac_buf_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y26     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y26     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y28    i_scope/i_dfilt1_chb/r2_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y28    i_scope/i_dfilt1_chb/r2_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y28    i_scope/i_dfilt1_chb/r2_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y8      i_scope/i_wr0/axi_waddr_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y8      i_scope/i_wr0/axi_waddr_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y7      i_scope/i_wr0/axi_waddr_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y8      i_scope/i_wr0/axi_waddr_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y3      i_scope/i_wr0/axi_wvalid_o_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y26     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y26     i_scope/adc_rval_reg[1]_srl2___i_scope_adc_rval_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y17    i_scope/i_dfilt1_cha/r01_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y17    i_scope/i_dfilt1_cha/r01_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y17    i_scope/i_dfilt1_cha/r01_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y25    i_scope/i_dfilt1_chb/r01_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y25    i_scope/i_dfilt1_chb/r01_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y25    i_scope/i_dfilt1_chb/r01_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y25    i_scope/i_dfilt1_chb/r01_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y17    i_scope/i_dfilt1_cha/r1_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :           44  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation       -9.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 5.292ns (63.346%)  route 3.062ns (36.654%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 13.363 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.610    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.925 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__4/O[3]
                         net (fo=2, routed)           0.586    11.511    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[23]
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.307    11.818 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    11.818    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_3__3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.368 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.368    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.702 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__5/O[1]
                         net (fo=2, routed)           0.469    13.171    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[25]
    SLICE_X22Y70         LUT2 (Prop_lut2_I0_O)        0.303    13.474 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_3__4/O
                         net (fo=1, routed)           0.000    13.474    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_3__4_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.024 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.024    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.247 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    14.247    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[24]
    SLICE_X22Y71         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.473    13.363    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y71         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.357    13.720    
                         clock uncertainty           -0.069    13.651    
    SLICE_X22Y71         FDRE (Setup_fdre_C_D)        0.062    13.713    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 5.286ns (63.319%)  route 3.062ns (36.681%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.808 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[3]
                         net (fo=2, routed)           0.586    11.394    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[19]
    SLICE_X25Y66         LUT2 (Prop_lut2_I0_O)        0.307    11.701 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    11.701    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.251 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.251    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.585 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4/O[1]
                         net (fo=2, routed)           0.469    13.054    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.303    13.357 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4/O
                         net (fo=1, routed)           0.000    13.357    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.907    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.241 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    14.241    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[21]
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y70         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 5.265ns (63.227%)  route 3.062ns (36.773%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.808 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[3]
                         net (fo=2, routed)           0.586    11.394    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[19]
    SLICE_X25Y66         LUT2 (Prop_lut2_I0_O)        0.307    11.701 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    11.701    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.251 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.251    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.585 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4/O[1]
                         net (fo=2, routed)           0.469    13.054    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.303    13.357 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4/O
                         net (fo=1, routed)           0.000    13.357    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.907    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.220 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    14.220    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[23]
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y70         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 5.191ns (62.897%)  route 3.062ns (37.103%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.808 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[3]
                         net (fo=2, routed)           0.586    11.394    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[19]
    SLICE_X25Y66         LUT2 (Prop_lut2_I0_O)        0.307    11.701 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    11.701    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.251 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.251    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.585 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4/O[1]
                         net (fo=2, routed)           0.469    13.054    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.303    13.357 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4/O
                         net (fo=1, routed)           0.000    13.357    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.907    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.146 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[2]
                         net (fo=1, routed)           0.000    14.146    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[22]
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y70         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 5.175ns (62.825%)  route 3.062ns (37.175%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.808 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[3]
                         net (fo=2, routed)           0.586    11.394    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[19]
    SLICE_X25Y66         LUT2 (Prop_lut2_I0_O)        0.307    11.701 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    11.701    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__3_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.251 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.251    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.585 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__4/O[1]
                         net (fo=2, routed)           0.469    13.054    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.303    13.357 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4/O
                         net (fo=1, routed)           0.000    13.357    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_3__4_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.907 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.907    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.130 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    14.130    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[20]
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y70         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y70         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 5.169ns (62.798%)  route 3.062ns (37.202%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.691 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[3]
                         net (fo=2, routed)           0.586    11.277    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[15]
    SLICE_X25Y65         LUT2 (Prop_lut2_I0_O)        0.307    11.584 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__3/O
                         net (fo=1, routed)           0.000    11.584    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__3_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.468 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.469    12.937    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X22Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.240 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    13.240    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.790 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.790    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.124 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    14.124    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[17]
    SLICE_X22Y69         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y69         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y69         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 ADC_reg_Diff_ex_vth_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 4.910ns (58.860%)  route 3.432ns (41.140%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.663     5.896    dac_clk_1x
    SLICE_X34Y18         FDRE                                         r  ADC_reg_Diff_ex_vth_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     6.414 r  ADC_reg_Diff_ex_vth_reg[10]/Q
                         net (fo=34, routed)          1.015     7.429    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[10]
    SLICE_X34Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.553 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.553    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.086 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.086    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.203    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.526 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.724     9.250    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y20         LUT2 (Prop_lut2_I1_O)        0.306     9.556 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000     9.556    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_23_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.106 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.106    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.419 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_9/O[3]
                         net (fo=2, routed)           0.753    11.172    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[15]
    SLICE_X24Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.478 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_12/O
                         net (fo=1, routed)           0.000    11.478    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_12_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.011 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.011    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.230 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_1/O[0]
                         net (fo=3, routed)           0.940    13.170    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[16]
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.295    13.465 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_4/O
                         net (fo=1, routed)           0.000    13.465    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.015 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.015    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.238 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    14.238    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[24]
    SLICE_X29Y20         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y20         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.458    13.836    
                         clock uncertainty           -0.069    13.767    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.062    13.829    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 5.148ns (62.703%)  route 3.062ns (37.297%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.660     5.893    P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y60         FDRE                                         r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  P_apo_est_shifted_Q/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=53, routed)          1.174     7.585    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X22Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.709    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig196_out
    SLICE_X22Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.259 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.259    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.373    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.834     9.540    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X24Y63         LUT3 (Prop_lut3_I2_O)        0.303     9.843 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     9.843    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.691 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[3]
                         net (fo=2, routed)           0.586    11.277    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[15]
    SLICE_X25Y65         LUT2 (Prop_lut2_I0_O)        0.307    11.584 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__3/O
                         net (fo=1, routed)           0.000    11.584    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__3_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.468 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.469    12.937    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X22Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.240 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    13.240    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.790 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.790    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.103 r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    14.103    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[19]
    SLICE_X22Y69         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.474    13.364    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y69         FDRE                                         r  P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.357    13.721    
                         clock uncertainty           -0.069    13.652    
    SLICE_X22Y69         FDRE (Setup_fdre_C_D)        0.062    13.714    P_apri_est_1_K/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 ADC_reg_Diff_ex_vth_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 5.019ns (60.406%)  route 3.290ns (39.594%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.663     5.896    dac_clk_1x
    SLICE_X34Y18         FDRE                                         r  ADC_reg_Diff_ex_vth_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     6.414 r  ADC_reg_Diff_ex_vth_reg[10]/Q
                         net (fo=34, routed)          1.015     7.429    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[10]
    SLICE_X34Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.553 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.553    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.086 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.086    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.409 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.709     9.118    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.306     9.424 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.424    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.974 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.974    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.287 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    11.002    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.308 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.308    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.841    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.164 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    13.015    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.321 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.321    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.871 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.871    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.205 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    14.205    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[21]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.458    13.836    
                         clock uncertainty           -0.069    13.767    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.829    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 ADC_reg_Diff_ex_vth_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 4.998ns (60.306%)  route 3.290ns (39.694%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.663     5.896    dac_clk_1x
    SLICE_X34Y18         FDRE                                         r  ADC_reg_Diff_ex_vth_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     6.414 r  ADC_reg_Diff_ex_vth_reg[10]/Q
                         net (fo=34, routed)          1.015     7.429    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[10]
    SLICE_X34Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.553 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.553    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.086 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.086    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.409 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.709     9.118    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.306     9.424 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.424    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.974 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.974    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.287 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    11.002    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.308 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.308    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.841    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.164 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    13.015    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.321 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.321    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.871 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.871    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.184 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    14.184    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[23]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.458    13.836    
                         clock uncertainty           -0.069    13.767    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.829    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                 -0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.593%)  route 0.244ns (63.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.555     1.970    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X22Y62         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.244     2.356    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[14]
    SLICE_X17Y63         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.825     2.366    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y63         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.130     2.236    
    SLICE_X17Y63         FDRE (Hold_fdre_C_D)         0.066     2.302    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.193%)  route 0.238ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.548     1.963    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y77         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDRE (Prop_fdre_C_Q)         0.141     2.104 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=3, routed)           0.238     2.342    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[9]
    SLICE_X16Y76         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.815     2.356    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X16Y76         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.130     2.226    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.060     2.286    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.976%)  route 0.251ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.557     1.972    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X25Y57         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.251     2.364    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X21Y56         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.829     2.370    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/aclk
    SLICE_X21Y56         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.130     2.240    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.066     2.306    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.964%)  route 0.213ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.548     1.963    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X24Y78         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_fdre_C_Q)         0.148     2.111 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=3, routed)           0.213     2.325    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[14]
    SLICE_X21Y79         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.818     2.359    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X21Y79         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.130     2.229    
    SLICE_X21Y79         FDRE (Hold_fdre_C_D)         0.018     2.247    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.191%)  route 0.254ns (60.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.545     1.960    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X20Y74         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.164     2.124 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.254     2.379    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[25]_0[14]
    SLICE_X26Y74         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.814     2.355    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X26Y74         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.130     2.225    
    SLICE_X26Y74         FDRE (Hold_fdre_C_D)         0.066     2.291    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.292ns (62.966%)  route 0.172ns (37.034%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.545     1.960    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X21Y75         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.128     2.088 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=3, routed)           0.172     2.260    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[15][2]
    SLICE_X23Y75         LUT3 (Prop_lut3_I1_O)        0.098     2.358 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     2.358    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X23Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.424 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.424    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[2]
    SLICE_X23Y75         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.811     2.352    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y75         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.130     2.222    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)         0.105     2.327    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.747%)  route 0.173ns (37.253%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.546     1.961    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X21Y76         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.128     2.089 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.173     2.263    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[15][6]
    SLICE_X23Y76         LUT3 (Prop_lut3_I1_O)        0.098     2.361 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     2.361    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[6]
    SLICE_X23Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.427 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.427    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X23Y76         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.812     2.353    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y76         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.130     2.223    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.105     2.328    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 step_MV_sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            step_MV_sum_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.415%)  route 0.281ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.560     1.975    dac_clk_1x
    SLICE_X26Y12         FDRE                                         r  step_MV_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  step_MV_sum_reg[0]/Q
                         net (fo=3, routed)           0.281     2.397    step_MV_sum[0]
    SLICE_X20Y12         FDRE                                         r  step_MV_sum_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.826     2.367    dac_clk_1x
    SLICE_X20Y12         FDRE                                         r  step_MV_sum_out_reg[0]/C
                         clock pessimism             -0.130     2.237    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.059     2.296    step_MV_sum_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.822%)  route 0.697ns (83.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.697     2.846    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 deMOD_mv_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mv_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.634%)  route 0.272ns (59.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.550     1.965    dac_clk_1x
    SLICE_X23Y22         FDRE                                         r  deMOD_mv_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     2.106 r  deMOD_mv_cnt_reg[0]/Q
                         net (fo=2, routed)           0.272     2.378    deMOD_mv_cnt[0]
    SLICE_X21Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.423 r  mv_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.423    mv_cnt__0[0]
    SLICE_X21Y20         FDRE                                         r  mv_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.819     2.360    dac_clk_1x
    SLICE_X21Y20         FDRE                                         r  mv_cnt_reg[0]/C
                         clock pessimism             -0.130     2.230    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.091     2.321    mv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y18    step_array_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y18    step_array_reg_0_255_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y18    step_array_reg_0_255_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y18    step_array_reg_0_255_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y7     step_array_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y7     step_array_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y7     step_array_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y7     step_array_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y13    step_array_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y13    step_array_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y5     step_array_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y5     step_array_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y5     step_array_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y5     step_array_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y17    step_array_reg_0_255_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y17    step_array_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y17    step_array_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X30Y17    step_array_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X34Y12    step_array_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X34Y12    step_array_reg_0_255_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.183ns,  Total Violation       -0.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.106ns (34.506%)  route 2.099ns (65.494%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.752     5.985    pwm[0]/CLK
    SLICE_X39Y46         FDRE                                         r  pwm[0]/vcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     6.441 f  pwm[0]/vcnt_r_reg[1]/Q
                         net (fo=2, routed)           0.668     7.109    pwm[0]/vcnt_r[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.124     7.233 r  pwm[0]/pwm_o_i_5/O
                         net (fo=1, routed)           0.613     7.846    pwm[0]/pwm_o_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.372 r  pwm[0]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.818     9.190    pwm[0]/p_1_in
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 1.087ns (34.092%)  route 2.101ns (65.908%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[1]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[1]/vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[1]/vcnt_r_reg[2]/Q
                         net (fo=2, routed)           0.667     7.110    pwm[1]/vcnt_r[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.234 r  pwm[1]/pwm_o_i_4/O
                         net (fo=1, routed)           0.615     7.849    pwm[1]/pwm_o_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.356 r  pwm[1]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.819     9.176    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 pwm[2]/vcnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.105ns (34.940%)  route 2.058ns (65.060%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[2]/CLK
    SLICE_X43Y3          FDRE                                         r  pwm[2]/vcnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.443 r  pwm[2]/vcnt_r_reg[6]/Q
                         net (fo=2, routed)           0.651     7.094    pwm[2]/vcnt_r[6]
    SLICE_X43Y3          LUT4 (Prop_lut4_I1_O)        0.124     7.218 r  pwm[2]/pwm_o_i_6/O
                         net (fo=1, routed)           0.587     7.806    pwm[2]/pwm_o_i_6_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.331 r  pwm[2]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.819     9.150    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.084ns (35.182%)  route 1.997ns (64.818%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y45         FDRE                                         r  pwm[3]/v_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     6.443 r  pwm[3]/v_r_reg[5]/Q
                         net (fo=2, routed)           0.644     7.087    pwm[3]/v_r[5]
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.124     7.211 r  pwm[3]/pwm_o_i_7/O
                         net (fo=1, routed)           0.539     7.751    pwm[3]/pwm_o_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.255 r  pwm[3]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.813     9.068    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.555     9.445    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.458     9.903    
                         clock uncertainty           -0.063     9.840    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     9.006    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.753     5.986    pwm_clk
    SLICE_X37Y49         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     6.442 f  pwm_rstn_reg/Q
                         net (fo=69, routed)          0.341     6.783    pwm[2]/E[0]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.907 r  pwm[2]/vcnt[7]_i_1/O
                         net (fo=52, routed)          1.997     8.904    pwm[2]/SR[0]
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.966ns (29.294%)  route 2.332ns (70.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.704     7.110    pwm[3]/vcnt[6]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.299     7.409 f  pwm[3]/vcnt[4]_i_2/O
                         net (fo=4, routed)           0.585     7.994    pwm[3]/vcnt[4]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.118 r  pwm[3]/b[15]_i_1/O
                         net (fo=17, routed)          0.462     8.580    pwm[3]/b
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.704 r  pwm[3]/v[7]_i_1/O
                         net (fo=8, routed)           0.581     9.285    pwm[3]/v[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[3]/CLK
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[1]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[3]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.966ns (29.294%)  route 2.332ns (70.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.704     7.110    pwm[3]/vcnt[6]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.299     7.409 f  pwm[3]/vcnt[4]_i_2/O
                         net (fo=4, routed)           0.585     7.994    pwm[3]/vcnt[4]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.118 r  pwm[3]/b[15]_i_1/O
                         net (fo=17, routed)          0.462     8.580    pwm[3]/b
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.704 r  pwm[3]/v[7]_i_1/O
                         net (fo=8, routed)           0.581     9.285    pwm[3]/v[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[3]/CLK
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[2]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[3]/v_reg[2]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.966ns (29.294%)  route 2.332ns (70.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.704     7.110    pwm[3]/vcnt[6]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.299     7.409 f  pwm[3]/vcnt[4]_i_2/O
                         net (fo=4, routed)           0.585     7.994    pwm[3]/vcnt[4]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.118 r  pwm[3]/b[15]_i_1/O
                         net (fo=17, routed)          0.462     8.580    pwm[3]/b
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.704 r  pwm[3]/v[7]_i_1/O
                         net (fo=8, routed)           0.581     9.285    pwm[3]/v[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[3]/CLK
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[3]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[3]/v_reg[3]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.966ns (29.294%)  route 2.332ns (70.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.704     7.110    pwm[3]/vcnt[6]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.299     7.409 f  pwm[3]/vcnt[4]_i_2/O
                         net (fo=4, routed)           0.585     7.994    pwm[3]/vcnt[4]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.118 r  pwm[3]/b[15]_i_1/O
                         net (fo=17, routed)          0.462     8.580    pwm[3]/b
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.704 r  pwm[3]/v[7]_i_1/O
                         net (fo=8, routed)           0.581     9.285    pwm[3]/v[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[3]/CLK
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[4]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[3]/v_reg[4]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.966ns (29.294%)  route 2.332ns (70.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     6.406 f  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.704     7.110    pwm[3]/vcnt[6]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.299     7.409 f  pwm[3]/vcnt[4]_i_2/O
                         net (fo=4, routed)           0.585     7.994    pwm[3]/vcnt[4]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.118 r  pwm[3]/b[15]_i_1/O
                         net (fo=17, routed)          0.462     8.580    pwm[3]/b
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.704 r  pwm[3]/v[7]_i_1/O
                         net (fo=8, routed)           0.581     9.285    pwm[3]/v[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[3]/CLK
    SLICE_X37Y44         FDRE                                         r  pwm[3]/v_reg[5]/C
                         clock pessimism              0.458     9.923    
                         clock uncertainty           -0.063     9.860    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.655    pwm[3]/v_reg[5]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.187ns (37.963%)  route 0.306ns (62.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     2.006    pwm[1]/CLK
    SLICE_X36Y47         FDRE                                         r  pwm[1]/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[1]/vcnt_reg[0]/Q
                         net (fo=11, routed)          0.306     2.453    pwm[1]/vcnt[0]
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.046     2.499 r  pwm[1]/vcnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.499    pwm[1]/vcnt[6]_i_1__1_n_0
    SLICE_X39Y50         FDRE                                         r  pwm[1]/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[1]/CLK
    SLICE_X39Y50         FDRE                                         r  pwm[1]/vcnt_reg[6]/C
                         clock pessimism             -0.125     2.275    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.107     2.382    pwm[1]/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pwm[0]/b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.714%)  route 0.294ns (61.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.562     1.977    pwm[0]/CLK
    SLICE_X31Y50         FDRE                                         r  pwm[0]/b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  pwm[0]/b_reg[12]/Q
                         net (fo=1, routed)           0.294     2.413    pwm[0]/b_reg_n_0_[12]
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.458 r  pwm[0]/b[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.458    pwm[0]/p_0_in[11]
    SLICE_X31Y49         FDRE                                         r  pwm[0]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[0]/CLK
    SLICE_X31Y49         FDRE                                         r  pwm[0]/b_reg[11]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     2.340    pwm[0]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.837%)  route 0.306ns (62.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     2.006    pwm[1]/CLK
    SLICE_X36Y47         FDRE                                         r  pwm[1]/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[1]/vcnt_reg[0]/Q
                         net (fo=11, routed)          0.306     2.453    pwm[1]/vcnt[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.498 r  pwm[1]/vcnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.498    pwm[1]/vcnt[1]_i_1__1_n_0
    SLICE_X39Y50         FDRE                                         r  pwm[1]/vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[1]/CLK
    SLICE_X39Y50         FDRE                                         r  pwm[1]/vcnt_reg[1]/C
                         clock pessimism             -0.125     2.275    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     2.366    pwm[1]/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.187ns (34.394%)  route 0.357ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.589     2.004    pwm[1]/CLK
    SLICE_X36Y50         FDRE                                         r  pwm[1]/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  pwm[1]/b_reg[0]/Q
                         net (fo=6, routed)           0.357     2.502    pwm[1]/b_reg_n_0_[0]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.046     2.548 r  pwm[1]/v_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.548    pwm[1]/v_r[3]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  pwm[1]/v_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.402    pwm[1]/CLK
    SLICE_X42Y46         FDRE                                         r  pwm[1]/v_r_reg[3]/C
                         clock pessimism             -0.125     2.277    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131     2.408    pwm[1]/v_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.273%)  route 0.357ns (65.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.589     2.004    pwm[1]/CLK
    SLICE_X36Y50         FDRE                                         r  pwm[1]/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  pwm[1]/b_reg[0]/Q
                         net (fo=6, routed)           0.357     2.502    pwm[1]/b_reg_n_0_[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.045     2.547 r  pwm[1]/v_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.547    pwm[1]/v_r[2]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  pwm[1]/v_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.402    pwm[1]/CLK
    SLICE_X42Y46         FDRE                                         r  pwm[1]/v_r_reg[2]/C
                         clock pessimism             -0.125     2.277    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     2.397    pwm[1]/v_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.006%)  route 0.331ns (63.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.589     2.004    pwm[1]/CLK
    SLICE_X39Y50         FDRE                                         r  pwm[1]/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  pwm[1]/vcnt_reg[1]/Q
                         net (fo=10, routed)          0.331     2.476    pwm[1]/vcnt[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.521 r  pwm[1]/vcnt[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.521    pwm[1]/vcnt[7]_i_1__1_n_0
    SLICE_X39Y49         FDRE                                         r  pwm[1]/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[1]/CLK
    SLICE_X39Y49         FDRE                                         r  pwm[1]/vcnt_reg[7]/C
                         clock pessimism             -0.125     2.276    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     2.368    pwm[1]/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.562     1.977    pwm[1]/CLK
    SLICE_X34Y50         FDRE                                         r  pwm[1]/b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  pwm[1]/b_reg[8]/Q
                         net (fo=1, routed)           0.052     2.193    pwm[1]/b_reg_n_0_[8]
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  pwm[1]/b[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.238    pwm[1]/p_0_in[7]
    SLICE_X35Y50         FDRE                                         r  pwm[1]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[1]/CLK
    SLICE_X35Y50         FDRE                                         r  pwm[1]/b_reg[7]/C
                         clock pessimism             -0.383     1.990    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     2.082    pwm[1]/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pwm[0]/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.203%)  route 0.113ns (37.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.564     1.979    pwm[0]/CLK
    SLICE_X33Y49         FDRE                                         r  pwm[0]/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  pwm[0]/b_reg[1]/Q
                         net (fo=1, routed)           0.113     2.233    pwm[0]/b_reg_n_0_[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.278 r  pwm[0]/b[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.278    pwm[0]/p_0_in[0]
    SLICE_X35Y49         FDRE                                         r  pwm[0]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.833     2.374    pwm[0]/CLK
    SLICE_X35Y49         FDRE                                         r  pwm[0]/b_reg[0]/C
                         clock pessimism             -0.359     2.015    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.107    pwm[0]/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pwm[3]/b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.590     2.005    pwm[3]/CLK
    SLICE_X37Y46         FDRE                                         r  pwm[3]/b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  pwm[3]/b_reg[5]/Q
                         net (fo=1, routed)           0.104     2.250    pwm[3]/b_reg_n_0_[5]
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.295 r  pwm[3]/b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.295    pwm[3]/p_0_in[4]
    SLICE_X37Y45         FDRE                                         r  pwm[3]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[3]/CLK
    SLICE_X37Y45         FDRE                                         r  pwm[3]/b_reg[4]/C
                         clock pessimism             -0.379     2.021    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.092     2.113    pwm[3]/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.389%)  route 0.133ns (48.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.592     2.007    pwm[3]/CLK
    SLICE_X41Y44         FDRE                                         r  pwm[3]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  pwm[3]/vcnt_reg[4]/Q
                         net (fo=6, routed)           0.133     2.282    pwm[3]/vcnt[4]
    SLICE_X43Y45         FDRE                                         r  pwm[3]/vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.402    pwm[3]/CLK
    SLICE_X43Y45         FDRE                                         r  pwm[3]/vcnt_r_reg[4]/C
                         clock pessimism             -0.379     2.023    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.075     2.098    pwm[3]/vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_pwm_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    pwm[0]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    pwm[1]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     pwm[2]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    pwm[3]/pwm_o_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X35Y49    pwm[0]/b_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X31Y49    pwm[0]/b_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X31Y49    pwm[0]/b_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X31Y50    pwm[0]/b_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/v_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/v_r_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y50    pwm[1]/b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y50    pwm[1]/b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y40    pwm[2]/vcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y49    pwm[0]/b_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y49    pwm[0]/b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y49    pwm[0]/b_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y49    pwm[0]/b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y49    pwm[0]/b_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y49    pwm[0]/b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X31Y50    pwm[0]/b_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            3  Failing Endpoints,  Worst Slack       -0.119ns,  Total Violation       -0.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.854ns (21.302%)  route 3.155ns (78.698%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.565     4.041    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[37]
    SLICE_X5Y64          LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.569     4.734    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X5Y67          LUT6 (Prop_lut6_I4_O)        0.124     4.858 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           1.055     5.913    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.150     6.063 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          0.966     7.029    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[6][1]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.903     6.910    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.910    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 2.870ns (57.977%)  route 2.080ns (42.023%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.725 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.707     3.015    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X1Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.419     3.434 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.646     4.080    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.299     4.379 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.313     4.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     4.816 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.530     5.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.124     5.470 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.470    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.333 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.591     6.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.306     7.230 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     7.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.631 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.533     7.725    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062     7.934    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.849ns (57.798%)  route 2.080ns (42.202%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.725 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.707     3.015    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X1Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.419     3.434 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.646     4.080    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.299     4.379 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.313     4.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     4.816 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.530     5.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.124     5.470 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.470    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.333 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.591     6.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.306     7.230 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     7.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.631 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.944 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.944    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.533     7.725    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062     7.934    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.856ns (22.325%)  route 2.978ns (77.675%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.565     4.041    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[37]
    SLICE_X5Y64          LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.494     4.659    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124     4.783 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[8]_INST_0/O
                         net (fo=2, routed)           1.040     5.823    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[3]
    SLICE_X7Y67          LUT3 (Prop_lut3_I2_O)        0.152     5.975 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_4/O
                         net (fo=1, routed)           0.879     6.854    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[8]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[6])
                                                     -0.901     6.912    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.182ns (24.304%)  route 3.681ns (75.696%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 7.729 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.565     4.041    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[37]
    SLICE_X5Y64          LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.569     4.734    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X5Y67          LUT6 (Prop_lut6_I4_O)        0.124     4.858 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           1.055     5.913    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.150     6.063 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          1.493     7.555    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.328     7.883 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1/O
                         net (fo=1, routed)           0.000     7.883    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_out
    SLICE_X3Y62          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.537     7.729    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y62          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/C
                         clock pessimism              0.267     7.996    
                         clock uncertainty           -0.083     7.913    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.032     7.945    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.775ns (57.155%)  route 2.080ns (42.845%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.725 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.707     3.015    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X1Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.419     3.434 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.646     4.080    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.299     4.379 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.313     4.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     4.816 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.530     5.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.124     5.470 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.470    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.333 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.591     6.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.306     7.230 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     7.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.631 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.870 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.870    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.533     7.725    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062     7.934    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.759ns (57.013%)  route 2.080ns (42.987%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.725 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.707     3.015    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X1Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.419     3.434 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.646     4.080    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.299     4.379 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.313     4.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     4.816 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.530     5.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.124     5.470 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.470    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.333 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.591     6.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][3]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.306     7.230 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     7.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.631 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.854 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.854    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.533     7.725    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062     7.934    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DI[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.532ns (38.504%)  route 2.447ns (61.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[2]
                         net (fo=4, routed)           2.447     7.041    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_wdata[2]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[2])
                                                     -0.648     7.165    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DI[3]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.532ns (38.556%)  route 2.441ns (61.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[3])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[3]
                         net (fo=4, routed)           2.441     7.035    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_wdata[3]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[3])
                                                     -0.648     7.165    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.904ns (41.196%)  route 2.718ns (58.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[2]
                         net (fo=4, routed)           1.352     5.946    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_wdata[2]
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     6.070 r  ps/system_i/xadc/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.462     6.532    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata_1__s_net_1
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     6.656 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           0.581     7.237    ps/system_i/xadc/inst/AXI_XADC_CORE_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.361 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.323     7.684    ps/system_i/xadc/inst/ip2bus_error_int1
    SLICE_X3Y63          FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.536     7.728    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.230     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.047     7.828    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.068    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.164    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.066    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.183    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.075    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.078     1.003    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.078     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.076     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.076     0.999    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.075     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.075     0.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.071     0.996    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_raw_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_raw_reg[0][4]_i_1_n_0
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_raw_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_raw_reg[0][11]_i_1_n_0
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_raw_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_raw_reg[0][2]_i_1_n_0
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_i[0][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_raw_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_raw_reg[0][3]_i_1_n_0
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 adc_dat_i[0][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_i[0][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_raw_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_raw_reg[0][0]_i_1_n_0
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_raw_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_raw_reg[0][6]_i_1_n_0
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_i[0][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_raw_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_raw_reg[0][7]_i_1_n_0
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_i[0][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_raw_reg[0][12]_i_1/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_raw_reg[0][12]_i_1_n_0
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_raw_reg[0][8]_i_1/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_raw_reg[0][8]_i_1_n_0
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_raw_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_raw_reg[1][0]_i_1_n_0
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_raw_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_raw_reg[1][6]_i_1_n_0
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[1][10]_i_1_n_0
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (arrival time - required time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[0][13]_i_1_n_0
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.133ns  (arrival time - required time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_raw_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_raw_reg[0][1]_i_1_n_0
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    





---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_adc_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.642ns (15.836%)  route 3.412ns (84.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.742     5.975    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y58         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/Q
                         net (fo=3, routed)           2.401     8.894    i_id/i_reg_arch_simp.i_q.q_i_reg[13][11]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     9.018 r  i_id/r01_reg[29]_i_1/O
                         net (fo=6, routed)           1.011    10.029    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][11]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.642ns (16.100%)  route 3.346ns (83.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.742     5.975    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y57         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/Q
                         net (fo=3, routed)           2.380     8.873    i_id/i_reg_arch_simp.i_q.q_i_reg[13][5]
    SLICE_X43Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.997 r  i_id/r01_reg[23]_i_1/O
                         net (fo=6, routed)           0.965     9.963    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][5]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.642ns (16.229%)  route 3.314ns (83.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.742     5.975    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y58         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/Q
                         net (fo=3, routed)           2.372     8.865    i_id/i_reg_arch_simp.i_q.q_i_reg[13][9]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.989 r  i_id/r01_reg[27]_i_1/O
                         net (fo=6, routed)           0.942     9.931    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][9]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.642ns (16.501%)  route 3.249ns (83.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.743     5.976    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y56         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     6.494 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/Q
                         net (fo=3, routed)           2.171     8.665    i_id/i_reg_arch_simp.i_q.q_i_reg[13][2]
    SLICE_X42Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  i_id/r01_reg[20]_i_1/O
                         net (fo=6, routed)           1.078     9.867    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][2]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.642ns (16.726%)  route 3.196ns (83.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.741     5.974    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y59         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     6.492 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=27, routed)          2.215     8.707    i_id/i_reg_arch_simp.i_q.q_i_reg[13][13]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.831 r  i_id/r01_reg[19]_i_1/O
                         net (fo=6, routed)           0.981     9.813    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][1]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.642ns (17.474%)  route 3.032ns (82.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.742     5.975    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y57         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=3, routed)           2.068     8.561    i_id/i_reg_arch_simp.i_q.q_i_reg[13][6]
    SLICE_X42Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.685 r  i_id/r01_reg[24]_i_1/O
                         net (fo=6, routed)           0.964     9.649    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][6]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.642ns (17.481%)  route 3.030ns (82.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.743     5.976    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y56         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     6.494 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/Q
                         net (fo=3, routed)           2.074     8.568    i_id/i_reg_arch_simp.i_q.q_i_reg[13][3]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.692 r  i_id/r01_reg[21]_i_1/O
                         net (fo=6, routed)           0.956     9.649    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][3]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.642ns (17.536%)  route 3.019ns (82.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.742     5.975    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y57         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/Q
                         net (fo=3, routed)           2.049     8.542    i_id/i_reg_arch_simp.i_q.q_i_reg[13][7]
    SLICE_X43Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  i_id/r01_reg[25]_i_1/O
                         net (fo=6, routed)           0.970     9.636    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][7]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 measure_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/bb_mult/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.880%)  route 3.072ns (84.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 13.480 - 8.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.752     5.985    dac_clk_1x
    SLICE_X41Y40         FDRE                                         r  measure_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     6.441 r  measure_reg[6]/Q
                         net (fo=2, routed)           0.947     7.388    i_id/measure_reg[13][6]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.512 r  i_id/measure[6]_i_1/O
                         net (fo=3, routed)           2.125     9.638    i_scope/i_dfilt1_cha/D[6]
    DSP48_X0Y6           DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.590    13.480    i_scope/i_dfilt1_cha/clk_i
    DSP48_X0Y6           DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.173    13.653    
                         clock uncertainty           -0.189    13.464    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536     9.928    i_scope/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.642ns (17.586%)  route 3.009ns (82.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.741     5.974    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y59         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     6.492 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=27, routed)          1.936     8.428    i_id/i_reg_arch_simp.i_q.q_i_reg[13][13]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.552 r  i_id/r01_reg[18]_i_1/O
                         net (fo=6, routed)           1.073     9.625    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][0]
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.578    13.468    i_scope/i_dfilt1_chb/clk_i
    DSP48_X1Y8           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.173    13.641    
                         clock uncertainty           -0.189    13.452    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536     9.916    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  0.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 measure_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/r01_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.425%)  route 0.643ns (77.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.585     2.000    dac_clk_1x
    SLICE_X43Y18         FDRE                                         r  measure_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     2.141 r  measure_reg[1]/Q
                         net (fo=2, routed)           0.185     2.326    i_id/measure_reg[13][1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.045     2.371 r  i_id/measure[1]_i_1/O
                         net (fo=3, routed)           0.459     2.830    i_scope/i_dfilt1_cha/D[1]
    SLICE_X19Y16         FDRE                                         r  i_scope/i_dfilt1_cha/r01_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.824     2.365    i_scope/i_dfilt1_cha/clk_i
    SLICE_X19Y16         FDRE                                         r  i_scope/i_dfilt1_cha/r01_reg_reg[19]/C
                         clock pessimism             -0.075     2.290    
                         clock uncertainty            0.189     2.479    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.057     2.536    i_scope/i_dfilt1_cha/r01_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ADC_reg_Diff_MV_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.276ns (25.327%)  route 0.814ns (74.673%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.553     1.968    dac_clk_1x
    SLICE_X22Y18         FDRE                                         r  ADC_reg_Diff_MV_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.141     2.109 r  ADC_reg_Diff_MV_reg[9]/Q
                         net (fo=1, routed)           0.286     2.395    ps/axi_slave_gp0/ADC_reg_Diff_MV_reg[14][9]
    SLICE_X21Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.440 r  ps/axi_slave_gp0/sys_rdata[9]_i_5/O
                         net (fo=1, routed)           0.050     2.491    ps/axi_slave_gp0/sys_rdata[9]_i_5_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.536 r  ps/axi_slave_gp0/sys_rdata[9]_i_3/O
                         net (fo=1, routed)           0.477     3.013    ps/axi_slave_gp0/sys_rdata[9]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045     3.058 r  ps/axi_slave_gp0/sys_rdata[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.058    i_id/rd_araddr_reg[1]_21
    SLICE_X13Y27         FDRE                                         r  i_id/sys_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.821     2.362    i_id/clk_i
    SLICE_X13Y27         FDRE                                         r  i_id/sys_rdata_reg[9]/C
                         clock pessimism             -0.075     2.287    
                         clock uncertainty            0.189     2.476    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.092     2.568    i_id/sys_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r01_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.917%)  route 0.896ns (81.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.589     2.004    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y58         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=3, routed)           0.647     2.815    i_id/i_reg_arch_simp.i_q.q_i_reg[13][8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.860 r  i_id/r01_reg[26]_i_1/O
                         net (fo=6, routed)           0.249     3.109    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][8]
    SLICE_X36Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.843     2.384    i_scope/i_dfilt1_chb/clk_i
    SLICE_X36Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[26]/C
                         clock pessimism             -0.075     2.309    
                         clock uncertainty            0.189     2.498    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.071     2.569    i_scope/i_dfilt1_chb/r01_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/r01_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.598%)  route 0.915ns (81.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.588     2.003    dac_clk_1x
    SLICE_X42Y34         FDRE                                         r  measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     2.167 r  measure_reg[4]/Q
                         net (fo=2, routed)           0.289     2.456    i_id/measure_reg[13][4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.501 r  i_id/measure[4]_i_1/O
                         net (fo=3, routed)           0.626     3.127    i_scope/i_dfilt1_cha/D[4]
    SLICE_X19Y17         FDRE                                         r  i_scope/i_dfilt1_cha/r01_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.823     2.364    i_scope/i_dfilt1_cha/clk_i
    SLICE_X19Y17         FDRE                                         r  i_scope/i_dfilt1_cha/r01_reg_reg[22]/C
                         clock pessimism             -0.075     2.289    
                         clock uncertainty            0.189     2.478    
    SLICE_X19Y17         FDRE (Hold_fdre_C_D)         0.075     2.553    i_scope/i_dfilt1_cha/r01_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r01_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.209ns (18.114%)  route 0.945ns (81.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.590     2.005    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y56         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     2.169 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/Q
                         net (fo=3, routed)           0.757     2.926    i_id/i_reg_arch_simp.i_q.q_i_reg[13][0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.971 r  i_id/r01_reg[18]_i_1/O
                         net (fo=6, routed)           0.188     3.159    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][0]
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.846     2.387    i_scope/i_dfilt1_chb/clk_i
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[18]/C
                         clock pessimism             -0.075     2.312    
                         clock uncertainty            0.189     2.501    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.066     2.567    i_scope/i_dfilt1_chb/r01_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r01_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.209ns (17.884%)  route 0.960ns (82.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.589     2.004    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y59         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=27, routed)          0.731     2.899    i_id/i_reg_arch_simp.i_q.q_i_reg[13][13]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.944 r  i_id/r01_reg[21]_i_1/O
                         net (fo=6, routed)           0.229     3.173    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][3]
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.846     2.387    i_scope/i_dfilt1_chb/clk_i
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[21]/C
                         clock pessimism             -0.075     2.312    
                         clock uncertainty            0.189     2.501    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.072     2.573    i_scope/i_dfilt1_chb/r01_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 dac_ladder_pre_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.321ns (26.734%)  route 0.880ns (73.266%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.558     1.973    dac_clk_1x
    SLICE_X21Y11         FDRE                                         r  dac_ladder_pre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  dac_ladder_pre_reg[3]/Q
                         net (fo=2, routed)           0.159     2.273    i_id/dac_ladder_pre_reg[13][3]
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.045     2.318 r  i_id/sys_rdata[3]_i_8/O
                         net (fo=1, routed)           0.052     2.370    ps/axi_slave_gp0/dac_ladder_pre_reg[3]
    SLICE_X20Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.415 r  ps/axi_slave_gp0/sys_rdata[3]_i_4/O
                         net (fo=1, routed)           0.213     2.629    ps/axi_slave_gp0/sys_rdata[3]_i_4_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.674 r  ps/axi_slave_gp0/sys_rdata[3]_i_3/O
                         net (fo=1, routed)           0.455     3.129    ps/axi_slave_gp0/sys_rdata[3]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     3.174 r  ps/axi_slave_gp0/sys_rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.174    i_id/rd_araddr_reg[1]_27
    SLICE_X11Y29         FDRE                                         r  i_id/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.823     2.364    i_id/clk_i
    SLICE_X11Y29         FDRE                                         r  i_id/sys_rdata_reg[3]/C
                         clock pessimism             -0.075     2.289    
                         clock uncertainty            0.189     2.478    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.092     2.570    i_id/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 ADC_reg_Diff_MV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.321ns (26.423%)  route 0.894ns (73.577%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.555     1.970    dac_clk_1x
    SLICE_X22Y16         FDRE                                         r  ADC_reg_Diff_MV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ADC_reg_Diff_MV_reg[4]/Q
                         net (fo=1, routed)           0.211     2.322    ps/axi_slave_gp0/ADC_reg_Diff_MV_reg[14][4]
    SLICE_X21Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.367 r  ps/axi_slave_gp0/sys_rdata[4]_i_9/O
                         net (fo=1, routed)           0.050     2.417    ps/axi_slave_gp0/sys_rdata[4]_i_9_n_0
    SLICE_X21Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.462 r  ps/axi_slave_gp0/sys_rdata[4]_i_5/O
                         net (fo=1, routed)           0.135     2.597    ps/axi_slave_gp0/sys_rdata[4]_i_5_n_0
    SLICE_X21Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.642 r  ps/axi_slave_gp0/sys_rdata[4]_i_3/O
                         net (fo=1, routed)           0.498     3.140    ps/axi_slave_gp0/sys_rdata[4]_i_3_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I4_O)        0.045     3.185 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.185    i_id/rd_araddr_reg[1]_26
    SLICE_X11Y30         FDRE                                         r  i_id/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.824     2.365    i_id/clk_i
    SLICE_X11Y30         FDRE                                         r  i_id/sys_rdata_reg[4]/C
                         clock pessimism             -0.075     2.290    
                         clock uncertainty            0.189     2.479    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.092     2.571    i_id/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r01_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.209ns (17.514%)  route 0.984ns (82.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.589     2.004    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y59         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=27, routed)          0.797     2.965    i_id/i_reg_arch_simp.i_q.q_i_reg[13][13]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.045     3.010 r  i_id/r01_reg[20]_i_1/O
                         net (fo=6, routed)           0.187     3.198    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][2]
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.846     2.387    i_scope/i_dfilt1_chb/clk_i
    SLICE_X36Y22         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[20]/C
                         clock pessimism             -0.075     2.312    
                         clock uncertainty            0.189     2.501    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.047     2.548    i_scope/i_dfilt1_chb/r01_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r01_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.209ns (17.341%)  route 0.996ns (82.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.589     2.004    shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X42Y57         FDRE                                         r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  shifted_P_apo_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/Q
                         net (fo=3, routed)           0.344     2.513    i_id/i_reg_arch_simp.i_q.q_i_reg[13][4]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.558 r  i_id/r01_reg[22]_i_1/O
                         net (fo=6, routed)           0.652     3.210    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][4]
    SLICE_X36Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.843     2.384    i_scope/i_dfilt1_chb/clk_i
    SLICE_X36Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r01_reg_reg[22]/C
                         clock pessimism             -0.075     2.309    
                         clock uncertainty            0.189     2.498    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.061     2.559    i_scope/i_dfilt1_chb/r01_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :           20  Failing Endpoints,  Worst Slack       -0.624ns,  Total Violation       -6.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.624ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 4.700ns (57.643%)  route 3.454ns (42.357%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[1]/Q
                         net (fo=23, routed)          1.001     7.352    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.476    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig51_out
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.988    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.301 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.759     9.060    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[11].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.306     9.366 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000     9.366    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_23_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.916 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.916    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.229 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_9/O[3]
                         net (fo=2, routed)           0.753    10.982    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[15]
    SLICE_X24Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.288 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_12/O
                         net (fo=1, routed)           0.000    11.288    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_12_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.821 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.040 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_1/O[0]
                         net (fo=3, routed)           0.940    12.981    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[16]
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.295    13.276 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_4/O
                         net (fo=1, routed)           0.000    13.276    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__4_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.826 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.826    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.049 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    14.049    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[24]
    SLICE_X29Y20         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y20         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.173    13.552    
                         clock uncertainty           -0.189    13.363    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.062    13.425    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                 -0.624    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 4.812ns (59.130%)  route 3.326ns (40.870%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[1]/Q
                         net (fo=23, routed)          1.001     7.352    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.476    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig51_out
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.187 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.759     8.946    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.252 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.252    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.802 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.802    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    10.831    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.137 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.137    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.670 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.670    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.993 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    12.843    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.149 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.149    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.699 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.699    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.033 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    14.033    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[21]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.173    13.552    
                         clock uncertainty           -0.189    13.363    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.425    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 4.791ns (59.024%)  route 3.326ns (40.976%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[1]/Q
                         net (fo=23, routed)          1.001     7.352    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.476    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig51_out
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.187 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.759     8.946    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.252 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.252    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.802 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.802    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    10.831    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.137 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.137    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.670 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.670    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.993 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    12.843    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.149 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.149    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.699 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.699    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.012 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    14.012    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[23]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.173    13.552    
                         clock uncertainty           -0.189    13.363    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.425    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 4.717ns (58.647%)  route 3.326ns (41.353%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[1]/Q
                         net (fo=23, routed)          1.001     7.352    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.476    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig51_out
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.187 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.759     8.946    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.252 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.252    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.802 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.802    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    10.831    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.137 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.137    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.670 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.670    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.993 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    12.843    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.149 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.149    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.699 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.699    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.938 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[2]
                         net (fo=1, routed)           0.000    13.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[22]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.173    13.552    
                         clock uncertainty           -0.189    13.363    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.425    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 4.701ns (58.564%)  route 3.326ns (41.436%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[1]/Q
                         net (fo=23, routed)          1.001     7.352    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.476    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig51_out
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.187 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.759     8.946    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.252 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000     9.252    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.802 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.802    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_12_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_12/O[3]
                         net (fo=2, routed)           0.715    10.831    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[11]
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.306    11.137 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.137    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.670 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.670    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_10_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.993 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/O[1]
                         net (fo=1, routed)           0.851    12.843    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[13]
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.306    13.149 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.149    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_6_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.699 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.699    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.922 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    13.922    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[20]
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.488    13.378    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y19         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.173    13.552    
                         clock uncertainty           -0.189    13.363    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    13.425    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 4.758ns (59.466%)  route 3.243ns (40.534%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[2]/Q
                         net (fo=23, routed)          0.905     7.257    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig104_out
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.757 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.757    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.742     8.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.244 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.244    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.794 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.794    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.908    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=2, routed)           0.705    10.947    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.303    11.250 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.250    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.651 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.651    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.985 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/O[1]
                         net (fo=2, routed)           0.891    12.876    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[17]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    13.562 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.562    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.896 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    13.896    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[17]
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.489    13.379    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.173    13.553    
                         clock uncertainty           -0.189    13.364    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    13.426    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.980ns  (logic 4.737ns (59.359%)  route 3.243ns (40.641%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[2]/Q
                         net (fo=23, routed)          0.905     7.257    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig104_out
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.757 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.757    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.742     8.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.244 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.244    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.794 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.794    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.908    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=2, routed)           0.705    10.947    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.303    11.250 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.250    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.651 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.651    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.985 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/O[1]
                         net (fo=2, routed)           0.891    12.876    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[17]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    13.562 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.562    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.875 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    13.875    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[19]
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.489    13.379    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.173    13.553    
                         clock uncertainty           -0.189    13.364    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    13.426    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 4.663ns (58.979%)  route 3.243ns (41.021%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[2]/Q
                         net (fo=23, routed)          0.905     7.257    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig104_out
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.757 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.757    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.742     8.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.244 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.244    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.794 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.794    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.908    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=2, routed)           0.705    10.947    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.303    11.250 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.250    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.651 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.651    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.985 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/O[1]
                         net (fo=2, routed)           0.891    12.876    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[17]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    13.562 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.562    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.801 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    13.801    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[18]
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.489    13.379    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.173    13.553    
                         clock uncertainty           -0.189    13.364    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    13.426    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 4.647ns (58.896%)  route 3.243ns (41.104%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[2]/Q
                         net (fo=23, routed)          0.905     7.257    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig104_out
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.757 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.757    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.742     8.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.244 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.244    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.794 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.794    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.908    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=2, routed)           0.705    10.947    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X25Y17         LUT2 (Prop_lut2_I0_O)        0.303    11.250 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.250    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_6_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.651 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.651    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.985 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_1/O[1]
                         net (fo=2, routed)           0.891    12.876    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[17]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    13.562 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.562    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.785 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    13.785    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[16]
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.489    13.379    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y18         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.173    13.553    
                         clock uncertainty           -0.189    13.364    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    13.426    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 i_id/reg_err_gain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 4.811ns (61.339%)  route 3.032ns (38.661%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 13.381 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.662     5.895    i_id/clk_i
    SLICE_X27Y18         FDRE                                         r  i_id/reg_err_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.351 r  i_id/reg_err_gain_reg[2]/Q
                         net (fo=23, routed)          0.905     7.257    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig104_out
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.757 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.757    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.874    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.742     8.938    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.244 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.244    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.794 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.794    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.128 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/O[1]
                         net (fo=2, routed)           0.705    10.834    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[13]
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.303    11.137 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.137    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_6_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.538 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.872 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.680    12.551    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[13]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.303    12.854 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    12.854    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_4__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.404 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.404    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.738 r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    13.738    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp19[13]
    SLICE_X29Y17         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        1.491    13.381    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y17         FDRE                                         r  m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                         clock pessimism              0.173    13.555    
                         clock uncertainty           -0.189    13.366    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)        0.062    13.428    m2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.250ns (35.051%)  route 0.463ns (64.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     1.997    adc_clk
    ILOGIC_X0Y40         FDRE                                         r  adc_dat_raw_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.180     2.177 f  adc_dat_raw_reg[0][9]/Q
                         net (fo=1, routed)           0.463     2.640    i_id/adc_dat_raw_reg[0][13][9]
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.070     2.710 r  i_id/measure[9]_i_1/O
                         net (fo=3, routed)           0.000     2.710    i_id_n_442
    SLICE_X43Y39         FDRE                                         r  measure_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.859     2.400    dac_clk_1x
    SLICE_X43Y39         FDRE                                         r  measure_reg[9]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091     2.605    measure_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.250ns (34.359%)  route 0.478ns (65.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.576     1.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.180     2.171 f  adc_dat_raw_reg[0][11]/Q
                         net (fo=1, routed)           0.478     2.649    i_id/adc_dat_raw_reg[0][13][11]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.070     2.719 r  i_id/measure[11]_i_1/O
                         net (fo=3, routed)           0.000     2.719    i_id_n_440
    SLICE_X43Y34         FDRE                                         r  measure_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.855     2.396    dac_clk_1x
    SLICE_X43Y34         FDRE                                         r  measure_reg[11]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091     2.601    measure_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.250ns (35.421%)  route 0.456ns (64.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     1.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.180     2.177 f  adc_dat_raw_reg[0][6]/Q
                         net (fo=1, routed)           0.288     2.465    i_id/adc_dat_raw_reg[0][13][6]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.070     2.535 r  i_id/measure[6]_i_1/O
                         net (fo=3, routed)           0.167     2.703    i_id_n_445
    SLICE_X41Y40         FDRE                                         r  measure_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.860     2.401    dac_clk_1x
    SLICE_X41Y40         FDRE                                         r  measure_reg[6]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.070     2.585    measure_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_id/Init_stable_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            initial_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.252ns (34.483%)  route 0.479ns (65.517%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.577     1.992    i_id/clk_i
    SLICE_X37Y25         FDRE                                         r  i_id/Init_stable_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     2.133 r  i_id/Init_stable_cnt_reg[26]/Q
                         net (fo=3, routed)           0.479     2.612    i_id/Init_stable_cnt[26]
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.657 r  i_id/initial_cnt[24]_i_7/O
                         net (fo=1, routed)           0.000     2.657    i_id/initial_cnt[24]_i_7_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.723 r  i_id/initial_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.723    i_id_n_329
    SLICE_X39Y24         FDRE                                         r  initial_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.843     2.384    dac_clk_1x
    SLICE_X39Y24         FDRE                                         r  initial_cnt_reg[26]/C
                         clock pessimism             -0.075     2.309    
                         clock uncertainty            0.189     2.498    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.105     2.603    initial_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.250ns (34.339%)  route 0.478ns (65.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.582     1.997    adc_clk
    ILOGIC_X0Y39         FDRE                                         r  adc_dat_raw_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.180     2.177 f  adc_dat_raw_reg[0][10]/Q
                         net (fo=1, routed)           0.478     2.655    i_id/adc_dat_raw_reg[0][13][10]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.070     2.725 r  i_id/measure[10]_i_1/O
                         net (fo=3, routed)           0.000     2.725    i_id_n_441
    SLICE_X43Y38         FDRE                                         r  measure_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.859     2.400    dac_clk_1x
    SLICE_X43Y38         FDRE                                         r  measure_reg[10]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.091     2.605    measure_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_id/reg_mod_freq_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.049%)  route 0.510ns (70.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.550     1.965    i_id/clk_i
    SLICE_X30Y24         FDRE                                         r  i_id/reg_mod_freq_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164     2.129 r  i_id/reg_mod_freq_cnt_reg[16]/Q
                         net (fo=2, routed)           0.510     2.640    i_id/reg_mod_freq_cnt[16]
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.685 r  i_id/mod_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.685    mod_cnt[16]
    SLICE_X17Y26         FDRE                                         r  mod_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.816     2.357    dac_clk_1x
    SLICE_X17Y26         FDRE                                         r  mod_cnt_reg[16]/C
                         clock pessimism             -0.075     2.282    
                         clock uncertainty            0.189     2.471    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.092     2.563    mod_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.250ns (34.393%)  route 0.477ns (65.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.580     1.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.180     2.175 f  adc_dat_raw_reg[0][0]/Q
                         net (fo=1, routed)           0.477     2.652    i_id/adc_dat_raw_reg[0][13][0]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.070     2.722 r  i_id/measure[0]_i_1/O
                         net (fo=3, routed)           0.000     2.722    i_id_n_451
    SLICE_X36Y35         FDRE                                         r  measure_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.854     2.395    dac_clk_1x
    SLICE_X36Y35         FDRE                                         r  measure_reg[0]/C
                         clock pessimism             -0.075     2.320    
                         clock uncertainty            0.189     2.509    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091     2.600    measure_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_id/err_shift_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_ladder_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.820%)  route 0.516ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.560     1.975    i_id/clk_i
    SLICE_X24Y43         FDRE                                         r  i_id/err_shift_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     2.139 r  i_id/err_shift_idx_reg[2]/Q
                         net (fo=67, routed)          0.516     2.655    i_id/dac_ladder_reg[0][2]
    SLICE_X27Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.700 r  i_id/dac_ladder[23]_i_1/O
                         net (fo=1, routed)           0.000     2.700    i_id_n_408
    SLICE_X27Y37         FDRE                                         r  dac_ladder_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.827     2.368    dac_clk_1x
    SLICE_X27Y37         FDRE                                         r  dac_ladder_reg[23]/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.091     2.573    dac_ladder_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_id/reg_mod_freq_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.551     1.966    i_id/clk_i
    SLICE_X18Y23         FDRE                                         r  i_id/reg_mod_freq_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_id/reg_mod_freq_cnt_reg[1]/Q
                         net (fo=2, routed)           0.566     2.673    i_id/reg_mod_freq_cnt[1]
    SLICE_X20Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.718 r  i_id/mod_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.718    mod_cnt[1]
    SLICE_X20Y23         FDRE                                         r  mod_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.815     2.356    dac_clk_1x
    SLICE_X20Y23         FDRE                                         r  mod_cnt_reg[1]/C
                         clock pessimism             -0.075     2.281    
                         clock uncertainty            0.189     2.470    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.121     2.591    mod_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adc_dat_raw_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            measure_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.250ns (34.044%)  route 0.484ns (65.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.578     1.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.180     2.173 f  adc_dat_raw_reg[0][12]/Q
                         net (fo=1, routed)           0.484     2.658    i_id/adc_dat_raw_reg[0][13][12]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.070     2.728 r  i_id/measure[12]_i_1/O
                         net (fo=3, routed)           0.000     2.728    i_id_n_439
    SLICE_X43Y33         FDRE                                         r  measure_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=2857, routed)        0.854     2.395    dac_clk_1x
    SLICE_X43Y33         FDRE                                         r  measure_reg[12]/C
                         clock pessimism             -0.075     2.320    
                         clock uncertainty            0.189     2.509    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     2.600    measure_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.518ns (18.739%)  route 2.246ns (81.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.674     5.907    i_ams/adc_clk
    SLICE_X34Y43         FDSE                                         r  i_ams/dac_c_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDSE (Prop_fdse_C_Q)         0.518     6.425 r  i_ams/dac_c_o_reg[20]/Q
                         net (fo=2, routed)           2.246     8.671    pwm[2]/cfg[20]
    SLICE_X39Y43         FDRE                                         r  pwm[2]/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.465    pwm[2]/CLK
    SLICE_X39Y43         FDRE                                         r  pwm[2]/v_reg[4]/C
                         clock pessimism              0.173     9.639    
                         clock uncertainty           -0.189     9.450    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.105     9.345    pwm[2]/v_reg[4]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.518ns (19.514%)  route 2.137ns (80.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.753     5.986    i_ams/adc_clk
    SLICE_X38Y48         FDSE                                         r  i_ams/dac_b_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDSE (Prop_fdse_C_Q)         0.518     6.504 r  i_ams/dac_b_o_reg[17]/Q
                         net (fo=2, routed)           2.137     8.641    pwm[1]/cfg[17]
    SLICE_X38Y49         FDRE                                         r  pwm[1]/v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.576     9.466    pwm[1]/CLK
    SLICE_X38Y49         FDRE                                         r  pwm[1]/v_reg[1]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.059     9.392    pwm[1]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.642ns (23.593%)  route 2.079ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.664     5.897    i_ams/adc_clk
    SLICE_X32Y50         FDRE                                         r  i_ams/dac_b_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_ams/dac_b_o_reg[2]/Q
                         net (fo=2, routed)           2.079     8.494    pwm[1]/cfg[2]
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.618 r  pwm[1]/b[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.618    pwm[1]/p_0_in[2]
    SLICE_X36Y50         FDRE                                         r  pwm[1]/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.566     9.456    pwm[1]/CLK
    SLICE_X36Y50         FDRE                                         r  pwm[1]/b_reg[2]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.031     9.471    pwm[1]/b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.518ns (20.256%)  route 2.039ns (79.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.664     5.897    i_ams/adc_clk
    SLICE_X32Y51         FDRE                                         r  i_ams/dac_b_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_ams/dac_b_o_reg[20]/Q
                         net (fo=2, routed)           2.039     8.454    pwm[1]/cfg[20]
    SLICE_X36Y49         FDRE                                         r  pwm[1]/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.576     9.466    pwm[1]/CLK
    SLICE_X36Y49         FDRE                                         r  pwm[1]/v_reg[4]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.081     9.370    pwm[1]/v_reg[4]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.779ns (30.333%)  route 1.789ns (69.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 9.381 - 4.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.664     5.897    i_ams/adc_clk
    SLICE_X32Y50         FDRE                                         r  i_ams/dac_b_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     6.375 r  i_ams/dac_b_o_reg[7]/Q
                         net (fo=2, routed)           1.789     8.164    pwm[1]/cfg[7]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.301     8.465 r  pwm[1]/b[7]_i_1__1/O
                         net (fo=1, routed)           0.000     8.465    pwm[1]/p_0_in[7]
    SLICE_X35Y50         FDRE                                         r  pwm[1]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.491     9.381    pwm[1]/CLK
    SLICE_X35Y50         FDRE                                         r  pwm[1]/b_reg[7]/C
                         clock pessimism              0.173     9.554    
                         clock uncertainty           -0.189     9.365    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.032     9.397    pwm[1]/b_reg[7]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.642ns (25.084%)  route 1.917ns (74.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 9.390 - 4.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.675     5.908    i_ams/adc_clk
    SLICE_X28Y47         FDRE                                         r  i_ams/dac_d_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     6.426 r  i_ams/dac_d_o_reg[11]/Q
                         net (fo=2, routed)           1.917     8.343    pwm[3]/cfg[11]
    SLICE_X31Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  pwm[3]/b[11]_i_1/O
                         net (fo=1, routed)           0.000     8.467    pwm[3]/p_0_in[11]
    SLICE_X31Y47         FDRE                                         r  pwm[3]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.500     9.390    pwm[3]/CLK
    SLICE_X31Y47         FDRE                                         r  pwm[3]/b_reg[11]/C
                         clock pessimism              0.173     9.564    
                         clock uncertainty           -0.189     9.375    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.029     9.404    pwm[3]/b_reg[11]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.779ns (29.993%)  route 1.818ns (70.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 9.381 - 4.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.675     5.908    i_ams/adc_clk
    SLICE_X32Y49         FDRE                                         r  i_ams/dac_b_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.478     6.386 r  i_ams/dac_b_o_reg[8]/Q
                         net (fo=2, routed)           1.818     8.204    pwm[1]/cfg[8]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.301     8.505 r  pwm[1]/b[8]_i_1__1/O
                         net (fo=1, routed)           0.000     8.505    pwm[1]/p_0_in[8]
    SLICE_X34Y50         FDRE                                         r  pwm[1]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.491     9.381    pwm[1]/CLK
    SLICE_X34Y50         FDRE                                         r  pwm[1]/b_reg[8]/C
                         clock pessimism              0.173     9.554    
                         clock uncertainty           -0.189     9.365    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.081     9.446    pwm[1]/b_reg[8]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.580ns (22.943%)  route 1.948ns (77.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 9.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.674     5.907    i_ams/adc_clk
    SLICE_X33Y45         FDRE                                         r  i_ams/dac_c_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_ams/dac_c_o_reg[6]/Q
                         net (fo=2, routed)           1.948     8.311    pwm[2]/cfg[6]
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  pwm[2]/b[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.435    pwm[2]/p_0_in[6]
    SLICE_X35Y48         FDRE                                         r  pwm[2]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.501     9.391    pwm[2]/CLK
    SLICE_X35Y48         FDRE                                         r  pwm[2]/b_reg[6]/C
                         clock pessimism              0.173     9.565    
                         clock uncertainty           -0.189     9.376    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.031     9.407    pwm[2]/b_reg[6]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.642ns (25.039%)  route 1.922ns (74.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 9.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.663     5.896    i_ams/adc_clk
    SLICE_X30Y53         FDRE                                         r  i_ams/dac_d_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     6.414 r  i_ams/dac_d_o_reg[13]/Q
                         net (fo=2, routed)           1.922     8.336    pwm[3]/cfg[13]
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.460 r  pwm[3]/b[13]_i_1/O
                         net (fo=1, routed)           0.000     8.460    pwm[3]/p_0_in[13]
    SLICE_X34Y47         FDRE                                         r  pwm[3]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.501     9.391    pwm[3]/CLK
    SLICE_X34Y47         FDRE                                         r  pwm[3]/b_reg[13]/C
                         clock pessimism              0.173     9.565    
                         clock uncertainty           -0.189     9.376    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)        0.077     9.453    pwm[3]/b_reg[13]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.642ns (25.790%)  route 1.847ns (74.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 9.381 - 4.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3562, routed)        1.664     5.897    i_ams/adc_clk
    SLICE_X32Y50         FDRE                                         r  i_ams/dac_b_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_ams/dac_b_o_reg[10]/Q
                         net (fo=2, routed)           1.847     8.262    pwm[1]/cfg[10]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  pwm[1]/b[10]_i_1__1/O
                         net (fo=1, routed)           0.000     8.386    pwm[1]/p_0_in[10]
    SLICE_X33Y50         FDRE                                         r  pwm[1]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.491     9.381    pwm[1]/CLK
    SLICE_X33Y50         FDRE                                         r  pwm[1]/b_reg[10]/C
                         clock pessimism              0.173     9.554    
                         clock uncertainty           -0.189     9.365    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.029     9.394    pwm[1]/b_reg[10]
  -------------------------------------------------------------------
                         required time                          9.394    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  1.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.975%)  route 0.530ns (74.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X29Y46         FDRE                                         r  i_ams/dac_d_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_ams/dac_d_o_reg[12]/Q
                         net (fo=2, routed)           0.530     2.649    pwm[3]/cfg[12]
    SLICE_X31Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.694 r  pwm[3]/b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.694    pwm[3]/p_0_in[12]
    SLICE_X31Y47         FDRE                                         r  pwm[3]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[3]/CLK
    SLICE_X31Y47         FDRE                                         r  pwm[3]/b_reg[12]/C
                         clock pessimism             -0.075     2.298    
                         clock uncertainty            0.189     2.487    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     2.579    pwm[3]/b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.796%)  route 0.564ns (75.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X29Y45         FDRE                                         r  i_ams/dac_c_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_ams/dac_c_o_reg[10]/Q
                         net (fo=2, routed)           0.564     2.683    pwm[2]/cfg[10]
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.728 r  pwm[2]/b[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.728    pwm[2]/p_0_in[10]
    SLICE_X36Y48         FDRE                                         r  pwm[2]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[2]/CLK
    SLICE_X36Y48         FDRE                                         r  pwm[2]/b_reg[10]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     2.606    pwm[2]/b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.556%)  route 0.549ns (72.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X32Y46         FDRE                                         r  i_ams/dac_d_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_ams/dac_d_o_reg[3]/Q
                         net (fo=2, routed)           0.549     2.692    pwm[3]/cfg[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.737 r  pwm[3]/b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.737    pwm[3]/p_0_in[3]
    SLICE_X37Y46         FDRE                                         r  pwm[3]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[3]/CLK
    SLICE_X37Y46         FDRE                                         r  pwm[3]/b_reg[3]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     2.606    pwm[3]/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.696%)  route 0.592ns (78.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.562     1.977    i_ams/adc_clk
    SLICE_X32Y51         FDSE                                         r  i_ams/dac_b_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDSE (Prop_fdse_C_Q)         0.164     2.141 r  i_ams/dac_b_o_reg[22]/Q
                         net (fo=2, routed)           0.592     2.733    pwm[1]/cfg[22]
    SLICE_X38Y49         FDRE                                         r  pwm[1]/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[1]/CLK
    SLICE_X38Y49         FDRE                                         r  pwm[1]/v_reg[6]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.086     2.601    pwm[1]/v_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.804%)  route 0.555ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X34Y44         FDRE                                         r  i_ams/dac_c_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_ams/dac_c_o_reg[23]/Q
                         net (fo=2, routed)           0.555     2.697    pwm[2]/cfg[23]
    SLICE_X39Y43         FDRE                                         r  pwm[2]/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.400    pwm[2]/CLK
    SLICE_X39Y43         FDRE                                         r  pwm[2]/v_reg[7]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.051     2.565    pwm[2]/v_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.372%)  route 0.547ns (74.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.564     1.979    i_ams/adc_clk
    SLICE_X27Y48         FDRE                                         r  i_ams/dac_a_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_ams/dac_a_o_reg[8]/Q
                         net (fo=2, routed)           0.547     2.667    pwm[0]/cfg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.712 r  pwm[0]/b[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.712    pwm[0]/p_0_in[8]
    SLICE_X31Y49         FDRE                                         r  pwm[0]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[0]/CLK
    SLICE_X31Y49         FDRE                                         r  pwm[0]/b_reg[8]/C
                         clock pessimism             -0.075     2.298    
                         clock uncertainty            0.189     2.487    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     2.579    pwm[0]/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.223%)  route 0.559ns (72.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.561     1.976    i_ams/adc_clk
    SLICE_X30Y53         FDRE                                         r  i_ams/dac_d_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  i_ams/dac_d_o_reg[15]/Q
                         net (fo=2, routed)           0.559     2.699    pwm[3]/cfg[15]
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.744 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, routed)           0.000     2.744    pwm[3]/p_0_in[15]
    SLICE_X34Y47         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.833     2.374    pwm[3]/CLK
    SLICE_X34Y47         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism             -0.075     2.299    
                         clock uncertainty            0.189     2.488    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.121     2.609    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.294%)  route 0.530ns (71.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X34Y45         FDRE                                         r  i_ams/dac_c_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_ams/dac_c_o_reg[4]/Q
                         net (fo=2, routed)           0.530     2.672    pwm[2]/cfg[4]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.717 r  pwm[2]/b[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.717    pwm[2]/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  pwm[2]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[2]/CLK
    SLICE_X35Y45         FDRE                                         r  pwm[2]/b_reg[4]/C
                         clock pessimism             -0.075     2.298    
                         clock uncertainty            0.189     2.487    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     2.579    pwm[2]/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.139%)  route 0.554ns (74.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.563     1.978    i_ams/adc_clk
    SLICE_X33Y45         FDRE                                         r  i_ams/dac_c_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_ams/dac_c_o_reg[3]/Q
                         net (fo=2, routed)           0.554     2.673    pwm[2]/cfg[3]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.718 r  pwm[2]/b[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.718    pwm[2]/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  pwm[2]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.373    pwm[2]/CLK
    SLICE_X35Y45         FDRE                                         r  pwm[2]/b_reg[3]/C
                         clock pessimism             -0.075     2.298    
                         clock uncertainty            0.189     2.487    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     2.579    pwm[2]/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.137%)  route 0.554ns (74.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3562, routed)        0.561     1.976    i_ams/adc_clk
    SLICE_X31Y53         FDRE                                         r  i_ams/dac_a_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  i_ams/dac_a_o_reg[12]/Q
                         net (fo=2, routed)           0.554     2.671    pwm[0]/cfg[12]
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.716 r  pwm[0]/b[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.716    pwm[0]/p_0_in[12]
    SLICE_X31Y50         FDRE                                         r  pwm[0]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.831     2.372    pwm[0]/CLK
    SLICE_X31Y50         FDRE                                         r  pwm[0]/b_reg[12]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     2.577    pwm[0]/b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.140    





