<stg><name>buffer_load</name>


<trans_list>

<trans id="97" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="load_flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="load_flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0 %source_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %source

]]></Node>
<StgValue><ssdm name="source_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %load_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load_flag

]]></Node>
<StgValue><ssdm name="load_flag_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln12 = br i1 %load_flag_read, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln1842 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i9 %i_3, void %.split2, i9 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1 %i_3 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2 %icmp_ln1842 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln1842"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln1842 = br i1 %icmp_ln1842, void %.split2, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="9">
<![CDATA[
.split2:3 %trunc_ln1845 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln1845"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split2:4 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln1845, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="14">
<![CDATA[
.split2:5 %zext_ln1845 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1845"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:6 %add_ln1845 = add i21 %zext_ln1845, i21 %source_read

]]></Node>
<StgValue><ssdm name="add_ln1845"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:7 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1845, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="15">
<![CDATA[
.split2:8 %zext_ln1845_1 = zext i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1845_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %temp_addr = getelementptr i512 %temp, i64 0, i64 %zext_ln1845_1

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="15">
<![CDATA[
.split2:10 %tmp_V = load i15 %temp_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="15">
<![CDATA[
.split2:10 %tmp_V = load i15 %temp_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="15">
<![CDATA[
.split2:10 %tmp_V = load i15 %temp_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="512">
<![CDATA[
.split2:11 %trunc_ln708 = trunc i512 %tmp_V

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:15 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:19 %p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:23 %p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:27 %p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:31 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:35 %p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:39 %p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:43 %p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:47 %p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:51 %p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:55 %p_Result_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:59 %p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:63 %p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:67 %p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:71 %p_Result_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
.split2:0 %zext_ln1842 = zext i9 %i

]]></Node>
<StgValue><ssdm name="zext_ln1842"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln1822 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln1822"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln1822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln1822"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split2:12 %bitcast_ln1856 = bitcast i32 %trunc_ln708

]]></Node>
<StgValue><ssdm name="bitcast_ln1856"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:13 %dest_0_addr = getelementptr i32 %dest_0, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:14 %store_ln1856 = store i32 %bitcast_ln1856, i8 %dest_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.split2:16 %bitcast_ln1856_1 = bitcast i32 %p_Result_1

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:17 %dest_1_addr = getelementptr i32 %dest_1, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:18 %store_ln1856 = store i32 %bitcast_ln1856_1, i8 %dest_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.split2:20 %bitcast_ln1856_2 = bitcast i32 %p_Result_2

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:21 %dest_2_addr = getelementptr i32 %dest_2, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:22 %store_ln1856 = store i32 %bitcast_ln1856_2, i8 %dest_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split2:24 %bitcast_ln1856_3 = bitcast i32 %p_Result_3

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:25 %dest_3_addr = getelementptr i32 %dest_3, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_3_addr"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:26 %store_ln1856 = store i32 %bitcast_ln1856_3, i8 %dest_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
.split2:28 %bitcast_ln1856_4 = bitcast i32 %p_Result_4

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:29 %dest_4_addr = getelementptr i32 %dest_4, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_4_addr"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:30 %store_ln1856 = store i32 %bitcast_ln1856_4, i8 %dest_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.split2:32 %bitcast_ln1856_5 = bitcast i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:33 %dest_5_addr = getelementptr i32 %dest_5, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_5_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:34 %store_ln1856 = store i32 %bitcast_ln1856_5, i8 %dest_5_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.split2:36 %bitcast_ln1856_6 = bitcast i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_6"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:37 %dest_6_addr = getelementptr i32 %dest_6, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_6_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:38 %store_ln1856 = store i32 %bitcast_ln1856_6, i8 %dest_6_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
.split2:40 %bitcast_ln1856_7 = bitcast i32 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_7"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:41 %dest_7_addr = getelementptr i32 %dest_7, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_7_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:42 %store_ln1856 = store i32 %bitcast_ln1856_7, i8 %dest_7_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.split2:44 %bitcast_ln1856_8 = bitcast i32 %p_Result_8

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_8"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:45 %dest_8_addr = getelementptr i32 %dest_8, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_8_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:46 %store_ln1856 = store i32 %bitcast_ln1856_8, i8 %dest_8_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.split2:48 %bitcast_ln1856_9 = bitcast i32 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_9"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:49 %dest_9_addr = getelementptr i32 %dest_9, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_9_addr"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:50 %store_ln1856 = store i32 %bitcast_ln1856_9, i8 %dest_9_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
.split2:52 %bitcast_ln1856_10 = bitcast i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_10"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:53 %dest_10_addr = getelementptr i32 %dest_10, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_10_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:54 %store_ln1856 = store i32 %bitcast_ln1856_10, i8 %dest_10_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
.split2:56 %bitcast_ln1856_11 = bitcast i32 %p_Result_10

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_11"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:57 %dest_11_addr = getelementptr i32 %dest_11, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_11_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:58 %store_ln1856 = store i32 %bitcast_ln1856_11, i8 %dest_11_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.split2:60 %bitcast_ln1856_12 = bitcast i32 %p_Result_11

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_12"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:61 %dest_12_addr = getelementptr i32 %dest_12, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_12_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:62 %store_ln1856 = store i32 %bitcast_ln1856_12, i8 %dest_12_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.split2:64 %bitcast_ln1856_13 = bitcast i32 %p_Result_12

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_13"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:65 %dest_13_addr = getelementptr i32 %dest_13, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_13_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:66 %store_ln1856 = store i32 %bitcast_ln1856_13, i8 %dest_13_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.split2:68 %bitcast_ln1856_14 = bitcast i32 %p_Result_13

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_14"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:69 %dest_14_addr = getelementptr i32 %dest_14, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_14_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:70 %store_ln1856 = store i32 %bitcast_ln1856_14, i8 %dest_14_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.split2:72 %bitcast_ln1856_15 = bitcast i32 %p_Result_14

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_15"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:73 %dest_15_addr = getelementptr i32 %dest_15, i64 0, i64 %zext_ln1842

]]></Node>
<StgValue><ssdm name="dest_15_addr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:74 %store_ln1856 = store i32 %bitcast_ln1856_15, i8 %dest_15_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.split2:75 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit.loopexit:0 %br_ln0 = br void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
