Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 23 20:53:05 2023
| Host         : Micro13_3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainn_timing_summary_routed.rpt -pb mainn_timing_summary_routed.pb -rpx mainn_timing_summary_routed.rpx -warn_on_violation
| Design       : mainn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    66          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  22          
TIMING-20  Warning           Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (14)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnC (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: swt[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: swt[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swt[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B0/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B0/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B1/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B10/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B10/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B11/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B11/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B12/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B12/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B13/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B13/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B14/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B14/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B15/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B2/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B3/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B3/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B4/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B4/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B5/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B5/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B6/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B6/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B7/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B7/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B8/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B8/Qn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/B9/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/B9/Qn_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cont/D1Hz/b_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: retenedor/S0/b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.703        0.000                      0                  144        0.262        0.000                      0                  144        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.703        0.000                      0                  144        0.262        0.000                      0                  144        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 3.491ns (44.763%)  route 4.308ns (55.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848    12.854    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422    14.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[10]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.429    14.557    motor/pwm_gen.cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 3.491ns (44.763%)  route 4.308ns (55.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848    12.854    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422    14.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.429    14.557    motor/pwm_gen.cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 3.491ns (44.763%)  route 4.308ns (55.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848    12.854    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422    14.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[8]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.429    14.557    motor/pwm_gen.cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 3.491ns (44.763%)  route 4.308ns (55.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848    12.854    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422    14.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[9]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.429    14.557    motor/pwm_gen.cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 3.491ns (45.162%)  route 4.239ns (54.838%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780    12.785    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423    14.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[4]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    motor/pwm_gen.cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 3.491ns (45.162%)  route 4.239ns (54.838%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780    12.785    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423    14.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[5]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    motor/pwm_gen.cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 3.491ns (45.162%)  route 4.239ns (54.838%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780    12.785    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423    14.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[6]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    motor/pwm_gen.cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 3.491ns (45.162%)  route 4.239ns (54.838%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780    12.785    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423    14.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    motor/pwm_gen.cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 3.491ns (45.473%)  route 4.186ns (54.527%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.727    12.732    motor/cntr
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.420    14.761    motor/CLK
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[12]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.429    14.555    motor/pwm_gen.cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 3.491ns (45.473%)  route 4.186ns (54.527%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           1.095     7.364    conversor/do_out[2]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.488 r  conversor/menor0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.488    c1/S[1]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.021 r  c1/menor0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    c1/menor0_carry_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  c1/menor0_carry__0/CO[3]
                         net (fo=47, routed)          0.911     9.050    retenedor/C0/CO[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.174 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     9.819    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.326 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.825 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807    11.632    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373    12.005 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.727    12.732    motor/cntr
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.420    14.761    motor/CLK
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[13]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.429    14.555    motor/pwm_gen.cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  motor/pwm_gen.cntr_reg[11]/Q
                         net (fo=2, routed)           0.118     1.691    motor/pwm_gen.cntr_reg[11]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  motor/pwm_gen.cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    motor/pwm_gen.cntr_reg[8]_i_1_n_4
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.816     1.943    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    motor/pwm_gen.cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    motor/CLK
    SLICE_X29Y76         FDRE                                         r  motor/pwm_gen.cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  motor/pwm_gen.cntr_reg[23]/Q
                         net (fo=2, routed)           0.118     1.691    motor/pwm_gen.cntr_reg[23]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  motor/pwm_gen.cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    motor/pwm_gen.cntr_reg[20]_i_1_n_4
    SLICE_X29Y76         FDRE                                         r  motor/pwm_gen.cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.816     1.943    motor/CLK
    SLICE_X29Y76         FDRE                                         r  motor/pwm_gen.cntr_reg[23]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    motor/pwm_gen.cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    motor/CLK
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  motor/pwm_gen.cntr_reg[15]/Q
                         net (fo=2, routed)           0.118     1.690    motor/pwm_gen.cntr_reg[15]
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  motor/pwm_gen.cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    motor/pwm_gen.cntr_reg[12]_i_1_n_4
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.815     1.942    motor/CLK
    SLICE_X29Y74         FDRE                                         r  motor/pwm_gen.cntr_reg[15]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.105     1.536    motor/pwm_gen.cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    motor/CLK
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  motor/pwm_gen.cntr_reg[19]/Q
                         net (fo=2, routed)           0.118     1.690    motor/pwm_gen.cntr_reg[19]
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  motor/pwm_gen.cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    motor/pwm_gen.cntr_reg[16]_i_1_n_4
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.815     1.942    motor/CLK
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[19]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.105     1.536    motor/pwm_gen.cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     1.434    motor/CLK
    SLICE_X29Y77         FDRE                                         r  motor/pwm_gen.cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motor/pwm_gen.cntr_reg[27]/Q
                         net (fo=2, routed)           0.118     1.693    motor/pwm_gen.cntr_reg[27]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  motor/pwm_gen.cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    motor/pwm_gen.cntr_reg[24]_i_1_n_4
    SLICE_X29Y77         FDRE                                         r  motor/pwm_gen.cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.945    motor/CLK
    SLICE_X29Y77         FDRE                                         r  motor/pwm_gen.cntr_reg[27]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    motor/pwm_gen.cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     1.434    motor/CLK
    SLICE_X29Y71         FDRE                                         r  motor/pwm_gen.cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motor/pwm_gen.cntr_reg[3]/Q
                         net (fo=2, routed)           0.118     1.693    motor/pwm_gen.cntr_reg[3]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  motor/pwm_gen.cntr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.801    motor/pwm_gen.cntr_reg[0]_i_2_n_4
    SLICE_X29Y71         FDRE                                         r  motor/pwm_gen.cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     1.946    motor/CLK
    SLICE_X29Y71         FDRE                                         r  motor/pwm_gen.cntr_reg[3]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.105     1.539    motor/pwm_gen.cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cont/D1Hz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont/D1Hz/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     1.439    cont/D1Hz/CLK
    SLICE_X35Y65         FDCE                                         r  cont/D1Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  cont/D1Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.748    cont/D1Hz/count[0]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  cont/D1Hz/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    cont/D1Hz/count_0[0]
    SLICE_X35Y65         FDCE                                         r  cont/D1Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     1.950    cont/D1Hz/CLK
    SLICE_X35Y65         FDCE                                         r  cont/D1Hz/count_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y65         FDCE (Hold_fdce_C_D)         0.091     1.530    cont/D1Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 retenedor/S0/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/S0/b_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    retenedor/S0/b_reg_1
    SLICE_X34Y46         FDCE                                         r  retenedor/S0/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  retenedor/S0/b_reg/Q
                         net (fo=2, routed)           0.175     1.784    retenedor/S0/b_reg_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  retenedor/S0/b_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    retenedor/S0/b_i_1__0_n_0
    SLICE_X34Y46         FDCE                                         r  retenedor/S0/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    retenedor/S0/b_reg_1
    SLICE_X34Y46         FDCE                                         r  retenedor/S0/b_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.565    retenedor/S0/b_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     1.434    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motor/pwm_gen.cntr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.696    motor/pwm_gen.cntr_reg[7]
    SLICE_X29Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  motor/pwm_gen.cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    motor/pwm_gen.cntr_reg[4]_i_1_n_4
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.945    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.105     1.539    motor/pwm_gen.cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 motor/pwm_gen.cntr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm_gen.cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     1.434    motor/CLK
    SLICE_X29Y78         FDRE                                         r  motor/pwm_gen.cntr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motor/pwm_gen.cntr_reg[31]/Q
                         net (fo=2, routed)           0.120     1.696    motor/pwm_gen.cntr_reg[31]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  motor/pwm_gen.cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    motor/pwm_gen.cntr_reg[28]_i_1_n_4
    SLICE_X29Y78         FDRE                                         r  motor/pwm_gen.cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     1.946    motor/CLK
    SLICE_X29Y78         FDRE                                         r  motor/pwm_gen.cntr_reg[31]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    motor/pwm_gen.cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      conversor/com1/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   cont/D1Hz/b_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X35Y65   cont/D1Hz/count_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X33Y68   cont/D1Hz/count_reg[10]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X33Y68   cont/D1Hz/count_reg[11]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X33Y68   cont/D1Hz/count_reg[12]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X35Y68   cont/D1Hz/count_reg[13]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X35Y68   cont/D1Hz/count_reg[14]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X33Y69   cont/D1Hz/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   cont/D1Hz/b_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   cont/D1Hz/b_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X35Y65   cont/D1Hz/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X35Y65   cont/D1Hz/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[12]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   cont/D1Hz/b_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   cont/D1Hz/b_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X35Y65   cont/D1Hz/count_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X35Y65   cont/D1Hz/count_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[12]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   cont/D1Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B15/Qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.667ns  (logic 2.906ns (21.267%)  route 10.760ns (78.733%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           0.823    12.741    cont/B15/Q_reg_3
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.124    12.865 r  cont/B15/Q_i_3/O
                         net (fo=2, routed)           0.678    13.543    cont/B15/Q_i_3_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  cont/B15/Qn_i_1__10/O
                         net (fo=1, routed)           0.000    13.667    cont/B15/Qn_i_1__10_n_0
    SLICE_X39Y71         FDCE                                         r  cont/B15/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B15/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.665ns  (logic 2.906ns (21.270%)  route 10.758ns (78.730%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           0.823    12.741    cont/B15/Q_reg_3
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.124    12.865 r  cont/B15/Q_i_3/O
                         net (fo=2, routed)           0.676    13.541    cont/B15/Q_i_3_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.665 r  cont/B15/Q_i_1__10/O
                         net (fo=1, routed)           0.000    13.665    cont/B15/Din_15
    SLICE_X39Y71         FDCE                                         r  cont/B15/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B13/Qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.076ns  (logic 2.808ns (21.479%)  route 10.267ns (78.521%))
  Logic Levels:           8  (IBUF=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           1.008    12.926    cont/B13/Q_reg_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I2_O)        0.150    13.076 r  cont/B13/Qn_i_1__8/O
                         net (fo=1, routed)           0.000    13.076    cont/B13/Qn_i_1__8_n_0
    SLICE_X38Y71         FDCE                                         r  cont/B13/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B13/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.050ns  (logic 2.782ns (21.322%)  route 10.267ns (78.678%))
  Logic Levels:           8  (IBUF=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           1.008    12.926    cont/B13/Q_reg_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I2_O)        0.124    13.050 r  cont/B13/Q_i_1__8/O
                         net (fo=1, routed)           0.000    13.050    cont/B13/Din_13
    SLICE_X38Y71         FDCE                                         r  cont/B13/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B14/Qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.868ns  (logic 2.782ns (21.624%)  route 10.085ns (78.376%))
  Logic Levels:           8  (IBUF=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           0.826    12.744    cont/B14/g0_b9
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.868 r  cont/B14/Qn_i_1__9/O
                         net (fo=1, routed)           0.000    12.868    cont/B14/Qn_i_1__9_n_0
    SLICE_X39Y72         FDCE                                         r  cont/B14/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B14/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.863ns  (logic 2.782ns (21.632%)  route 10.080ns (78.368%))
  Logic Levels:           8  (IBUF=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.948    11.591    cont/B14/Qn_reg_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.327    11.918 r  cont/B14/Q_i_3__0/O
                         net (fo=5, routed)           0.821    12.739    cont/B14/g0_b9
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  cont/B14/Q_i_1__9/O
                         net (fo=1, routed)           0.000    12.863    cont/B14/Din_14
    SLICE_X39Y72         FDCE                                         r  cont/B14/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B12/Qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.844ns  (logic 3.046ns (23.719%)  route 9.798ns (76.281%))
  Logic Levels:           8  (IBUF=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.804    11.447    cont/B12/Qn_reg_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.355    11.802 r  cont/B12/Q_i_3__1/O
                         net (fo=2, routed)           0.682    12.484    cont/B12/Q_i_3__1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.360    12.844 r  cont/B12/Qn_i_1__7/O
                         net (fo=1, routed)           0.000    12.844    cont/B12/Qn_i_1__7_n_0
    SLICE_X40Y72         FDCE                                         r  cont/B12/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B12/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.816ns  (logic 3.018ns (23.552%)  route 9.798ns (76.448%))
  Logic Levels:           8  (IBUF=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.804    11.447    cont/B12/Qn_reg_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.355    11.802 r  cont/B12/Q_i_3__1/O
                         net (fo=2, routed)           0.682    12.484    cont/B12/Q_i_3__1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.332    12.816 r  cont/B12/Q_i_1__7/O
                         net (fo=1, routed)           0.000    12.816    cont/B12/Din_12
    SLICE_X40Y72         FDCE                                         r  cont/B12/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B11/Qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.593ns  (logic 2.806ns (22.285%)  route 9.787ns (77.715%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.804    11.447    cont/B11/Qn_reg_1
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.327    11.774 r  cont/B11/Q_i_3__2/O
                         net (fo=2, routed)           0.672    12.445    cont/B11/Q_i_3__2_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I2_O)        0.148    12.593 r  cont/B11/Qn_i_1__6/O
                         net (fo=1, routed)           0.000    12.593    cont/B11/Qn_i_1__6_n_0
    SLICE_X38Y72         FDCE                                         r  cont/B11/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            cont/B11/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.569ns  (logic 2.782ns (22.137%)  route 9.787ns (77.863%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  swt_IBUF[3]_inst/O
                         net (fo=11, routed)          4.787     6.236    cont/B3/swt_IBUF[3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.360 f  cont/B3/g0_b3__0/O
                         net (fo=3, routed)           0.806     7.166    cont/B4/Q_reg_2[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.290 f  cont/B4/Q_i_3__9/O
                         net (fo=4, routed)           0.801     8.090    cont/B6/Q_reg_2
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  cont/B6/Q_i_3__7/O
                         net (fo=4, routed)           1.096     9.311    cont/B8/Q_reg_2
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.154     9.465 f  cont/B8/Q_i_3__5/O
                         net (fo=4, routed)           0.821    10.286    cont/B10/Q_reg_1
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.357    10.643 f  cont/B10/Q_i_3__3/O
                         net (fo=5, routed)           0.804    11.447    cont/B11/Qn_reg_1
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.327    11.774 r  cont/B11/Q_i_3__2/O
                         net (fo=2, routed)           0.672    12.445    cont/B11/Q_i_3__2_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I2_O)        0.124    12.569 r  cont/B11/Q_i_1__6/O
                         net (fo=1, routed)           0.000    12.569    cont/B11/Din_11
    SLICE_X38Y72         FDCE                                         r  cont/B11/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cont/B6/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B6/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.227ns (58.651%)  route 0.160ns (41.349%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE                         0.000     0.000 r  cont/B6/Qn_reg/C
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cont/B6/Qn_reg/Q
                         net (fo=3, routed)           0.160     0.288    cont/B6/salidaQn_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.099     0.387 r  cont/B6/Q_i_1__13/O
                         net (fo=1, routed)           0.000     0.387    cont/B6/Din_6
    SLICE_X41Y68         FDCE                                         r  cont/B6/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B6/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B6/Qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE                         0.000     0.000 r  cont/B6/Qn_reg/C
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cont/B6/Qn_reg/Q
                         net (fo=3, routed)           0.160     0.288    cont/B6/salidaQn_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.102     0.390 r  cont/B6/Qn_i_1__13/O
                         net (fo=1, routed)           0.000     0.390    cont/B6/Qn_i_1__13_n_0
    SLICE_X41Y68         FDCE                                         r  cont/B6/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B12/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B12/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.227ns (57.675%)  route 0.167ns (42.325%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  cont/B12/Qn_reg/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cont/B12/Qn_reg/Q
                         net (fo=3, routed)           0.167     0.295    cont/B12/salidaQn_13
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.099     0.394 r  cont/B12/Q_i_1__7/O
                         net (fo=1, routed)           0.000     0.394    cont/B12/Din_12
    SLICE_X40Y72         FDCE                                         r  cont/B12/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B12/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B12/Qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.230ns (57.995%)  route 0.167ns (42.005%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  cont/B12/Qn_reg/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cont/B12/Qn_reg/Q
                         net (fo=3, routed)           0.167     0.295    cont/B12/salidaQn_13
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.102     0.397 r  cont/B12/Qn_i_1__7/O
                         net (fo=1, routed)           0.000     0.397    cont/B12/Qn_i_1__7_n_0
    SLICE_X40Y72         FDCE                                         r  cont/B12/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B9/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B9/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.227ns (56.496%)  route 0.175ns (43.504%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  cont/B9/Qn_reg/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cont/B9/Qn_reg/Q
                         net (fo=3, routed)           0.175     0.303    cont/B9/salidaQn_10
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.099     0.402 r  cont/B9/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.402    cont/B9/Din_9
    SLICE_X40Y70         FDCE                                         r  cont/B9/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B9/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B9/Qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.230ns (56.819%)  route 0.175ns (43.181%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  cont/B9/Qn_reg/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cont/B9/Qn_reg/Q
                         net (fo=3, routed)           0.175     0.303    cont/B9/salidaQn_10
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.102     0.405 r  cont/B9/Qn_i_1__5/O
                         net (fo=1, routed)           0.000     0.405    cont/B9/Qn_i_1__5_n_0
    SLICE_X40Y70         FDCE                                         r  cont/B9/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B15/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B15/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Qn_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cont/B15/Qn_reg/Q
                         net (fo=2, routed)           0.230     0.371    cont/B15/salidaQn_16
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.416 r  cont/B15/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.416    cont/B15/Din_15
    SLICE_X39Y71         FDCE                                         r  cont/B15/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B15/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B15/Qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Qn_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Qn_reg/Q
                         net (fo=2, routed)           0.230     0.371    cont/B15/salidaQn_16
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.416 r  cont/B15/Qn_i_1__10/O
                         net (fo=1, routed)           0.000     0.416    cont/B15/Qn_i_1__10_n_0
    SLICE_X39Y71         FDCE                                         r  cont/B15/Qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B14/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B14/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE                         0.000     0.000 r  cont/B14/Qn_reg/C
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cont/B14/Qn_reg/Q
                         net (fo=3, routed)           0.242     0.383    cont/B14/salidaQn_15
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.428 r  cont/B14/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.428    cont/B14/Din_14
    SLICE_X39Y72         FDCE                                         r  cont/B14/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/B14/Qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/B14/Qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE                         0.000     0.000 r  cont/B14/Qn_reg/C
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B14/Qn_reg/Q
                         net (fo=3, routed)           0.242     0.383    cont/B14/salidaQn_15
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.428 r  cont/B14/Qn_i_1__9/O
                         net (fo=1, routed)           0.000     0.428    cont/B14/Qn_i_1__9_n_0
    SLICE_X39Y72         FDCE                                         r  cont/B14/Qn_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.718ns (48.278%)  route 5.055ns (51.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  conversor/com1/U0/DO[8]
                         net (fo=3, routed)           5.055    11.324    v_out_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.828 r  v_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.828    v_out[8]
    V13                                                               r  v_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.587ns  (logic 4.720ns (49.234%)  route 4.867ns (50.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  conversor/com1/U0/DO[6]
                         net (fo=3, routed)           4.867    11.136    v_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.642 r  v_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.642    v_out[6]
    U14                                                               r  v_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 4.715ns (49.197%)  route 4.868ns (50.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  conversor/com1/U0/DO[7]
                         net (fo=3, routed)           4.868    11.137    v_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.638 r  v_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.638    v_out[7]
    V14                                                               r  v_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 4.723ns (51.694%)  route 4.413ns (48.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  conversor/com1/U0/DO[4]
                         net (fo=3, routed)           4.413    10.682    v_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.191 r  v_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.191    v_out[4]
    W18                                                               r  v_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 4.718ns (51.697%)  route 4.408ns (48.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.269 r  conversor/com1/U0/DO[11]
                         net (fo=3, routed)           4.408    10.677    v_out_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.181 r  v_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.181    v_out[11]
    U3                                                                r  v_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 4.722ns (52.150%)  route 4.333ns (47.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 r  conversor/com1/U0/DO[9]
                         net (fo=3, routed)           4.333    10.602    v_out_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.110 r  v_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.110    v_out[9]
    V3                                                                r  v_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.728ns (52.360%)  route 4.302ns (47.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  conversor/com1/U0/DO[5]
                         net (fo=3, routed)           4.302    10.571    v_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.086 r  v_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.086    v_out[5]
    U15                                                               r  v_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.723ns (52.500%)  route 4.273ns (47.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      1.214     6.269 r  conversor/com1/U0/DO[3]
                         net (fo=3, routed)           4.273    10.542    v_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.051 r  v_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.051    v_out[3]
    V19                                                               r  v_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.715ns (52.483%)  route 4.269ns (47.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      1.214     6.269 r  conversor/com1/U0/DO[2]
                         net (fo=3, routed)           4.269    10.538    v_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.039 r  v_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.039    v_out[2]
    U19                                                               r  v_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 4.739ns (53.812%)  route 4.068ns (46.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.534     5.055    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  conversor/com1/U0/DO[10]
                         net (fo=3, routed)           4.068    10.337    v_out_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.862 r  v_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.862    v_out[10]
    W3                                                                r  v_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cont/D1Hz/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/C0/b_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.273ns  (logic 0.520ns (40.847%)  route 0.753ns (59.153%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.547     1.430    cont/D1Hz/CLK
    SLICE_X34Y74         FDCE                                         r  cont/D1Hz/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  cont/D1Hz/b_reg/Q
                         net (fo=5, routed)           0.240     1.834    cont/B1/salidaQ_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cont/B1/igual0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.879    cena/S[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.031 r  cena/igual0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.031    cena/igual0_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.076 r  cena/igual0_carry__0/CO[1]
                         net (fo=3, routed)           0.241     2.317    comida/b_reg_P_0[0]
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.114     2.431 r  comida/b_C_i_1/O
                         net (fo=2, routed)           0.272     2.703    retenedor/C0/b
    SLICE_X30Y72         FDCE                                         r  retenedor/C0/b_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/D1Hz/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/C0/b_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.520ns (40.124%)  route 0.776ns (59.876%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.547     1.430    cont/D1Hz/CLK
    SLICE_X34Y74         FDCE                                         r  cont/D1Hz/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  cont/D1Hz/b_reg/Q
                         net (fo=5, routed)           0.240     1.834    cont/B1/salidaQ_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cont/B1/igual0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.879    cena/S[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.031 r  cena/igual0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.031    cena/igual0_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.076 r  cena/igual0_carry__0/CO[1]
                         net (fo=3, routed)           0.241     2.317    comida/b_reg_P_0[0]
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.114     2.431 r  comida/b_C_i_1/O
                         net (fo=2, routed)           0.295     2.726    retenedor/C0/b
    SLICE_X30Y71         FDPE                                         r  retenedor/C0/b_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/D1Hz/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/C0/b_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.342ns  (logic 0.520ns (38.759%)  route 0.822ns (61.241%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.547     1.430    cont/D1Hz/CLK
    SLICE_X34Y74         FDCE                                         r  cont/D1Hz/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  cont/D1Hz/b_reg/Q
                         net (fo=5, routed)           0.240     1.834    cont/B1/salidaQ_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cont/B1/igual0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.879    cena/S[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.031 r  cena/igual0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.031    cena/igual0_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.076 r  cena/igual0_carry__0/CO[1]
                         net (fo=3, routed)           0.411     2.487    retenedor/C0/b_reg_C_5[0]
    SLICE_X33Y71         LUT5 (Prop_lut5_I3_O)        0.114     2.601 f  retenedor/C0/b_reg_LDC_i_2/O
                         net (fo=2, routed)           0.171     2.772    retenedor/C0/b_reg_LDC_i_2_n_0
    SLICE_X30Y72         FDCE                                         f  retenedor/C0/b_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/D1Hz/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/C0/b_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.346ns  (logic 0.520ns (38.639%)  route 0.826ns (61.361%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.547     1.430    cont/D1Hz/CLK
    SLICE_X34Y74         FDCE                                         r  cont/D1Hz/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  cont/D1Hz/b_reg/Q
                         net (fo=5, routed)           0.240     1.834    cont/B1/salidaQ_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cont/B1/igual0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.879    cena/S[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.031 r  cena/igual0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.031    cena/igual0_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.076 r  cena/igual0_carry__0/CO[1]
                         net (fo=3, routed)           0.411     2.487    retenedor/C0/b_reg_C_5[0]
    SLICE_X33Y71         LUT5 (Prop_lut5_I3_O)        0.114     2.601 f  retenedor/C0/b_reg_LDC_i_2/O
                         net (fo=2, routed)           0.175     2.776    retenedor/C0/b_reg_LDC_i_2_n_0
    SLICE_X30Y70         LDCE                                         f  retenedor/C0/b_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/D1Hz/b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            retenedor/C0/b_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.406ns  (logic 0.519ns (36.914%)  route 0.887ns (63.086%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.547     1.430    cont/D1Hz/CLK
    SLICE_X34Y74         FDCE                                         r  cont/D1Hz/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.594 f  cont/D1Hz/b_reg/Q
                         net (fo=5, routed)           0.240     1.834    cont/B1/salidaQ_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cont/B1/igual0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.879    cena/S[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.031 r  cena/igual0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.031    cena/igual0_carry_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.076 f  cena/igual0_carry__0/CO[1]
                         net (fo=3, routed)           0.411     2.487    comida/b_reg_P_0[0]
    SLICE_X33Y71         LUT5 (Prop_lut5_I1_O)        0.113     2.600 f  comida/b_reg_LDC_i_1/O
                         net (fo=2, routed)           0.236     2.836    retenedor/C0/b_reg_P_0
    SLICE_X30Y71         FDPE                                         f  retenedor/C0/b_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.464ns (63.557%)  route 0.840ns (36.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 r  conversor/com1/U0/DO[13]
                         net (fo=2, routed)           0.840     2.527    v_out_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.735 r  v_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.735    v_out[13]
    N3                                                                r  v_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.475ns (58.003%)  route 1.068ns (41.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256     1.687 r  conversor/com1/U0/DO[12]
                         net (fo=2, routed)           1.068     2.755    v_out_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.974 r  v_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.974    v_out[12]
    P3                                                                r  v_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.487ns (56.961%)  route 1.123ns (43.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      0.256     1.687 r  conversor/com1/U0/DO[1]
                         net (fo=3, routed)           1.123     2.811    v_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.041 r  v_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.041    v_out[1]
    E19                                                               r  v_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conversor/com1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.478ns (56.397%)  route 1.143ns (43.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.548     1.431    conversor/com1/dclk_in
    XADC_X0Y0            XADC                                         r  conversor/com1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  conversor/com1/U0/DO[15]
                         net (fo=2, routed)           1.143     2.830    v_out_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.053 r  v_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.053    v_out[15]
    L1                                                                r  v_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/GPIO_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.350ns (49.978%)  route 1.351ns (50.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     1.434    motor/CLK
    SLICE_X32Y77         FDRE                                         r  motor/GPIO_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motor/GPIO_1_reg[1]/Q
                         net (fo=1, routed)           1.351     2.926    GPIO_1_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.209     4.135 r  GPIO_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.135    GPIO_1[1]
    M18                                                               r  GPIO_1[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.423ns  (logic 2.955ns (31.364%)  route 6.467ns (68.636%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848     9.423    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422     4.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[10]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.423ns  (logic 2.955ns (31.364%)  route 6.467ns (68.636%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848     9.423    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422     4.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[11]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.423ns  (logic 2.955ns (31.364%)  route 6.467ns (68.636%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848     9.423    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422     4.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[8]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.423ns  (logic 2.955ns (31.364%)  route 6.467ns (68.636%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.848     9.423    motor/cntr
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.422     4.763    motor/CLK
    SLICE_X29Y73         FDRE                                         r  motor/pwm_gen.cntr_reg[9]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 2.955ns (31.594%)  route 6.399ns (68.406%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780     9.354    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423     4.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[4]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 2.955ns (31.594%)  route 6.399ns (68.406%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780     9.354    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423     4.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[5]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 2.955ns (31.594%)  route 6.399ns (68.406%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780     9.354    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423     4.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[6]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 2.955ns (31.594%)  route 6.399ns (68.406%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.780     9.354    motor/cntr
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.423     4.764    motor/CLK
    SLICE_X29Y72         FDRE                                         r  motor/pwm_gen.cntr_reg[7]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.311ns  (logic 2.955ns (31.739%)  route 6.356ns (68.261%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.737     9.311    motor/cntr
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.420     4.761    motor/CLK
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[16]/C

Slack:                    inf
  Source:                 p
                            (input port)
  Destination:            motor/pwm_gen.cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.311ns  (logic 2.955ns (31.739%)  route 6.356ns (68.261%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  p (IN)
                         net (fo=0)                   0.000     0.000    p
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  p_IBUF_inst/O
                         net (fo=47, routed)          4.166     5.619    retenedor/C0/p_IBUF
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.743 r  retenedor/C0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.646     6.388    motor/cntr1_inferred__1/i__carry__0_0[0]
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.895 r  motor/cntr1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.895    motor/cntr1_inferred__1/i__carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  motor/cntr1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    motor/cntr1_inferred__1/i__carry__0_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  motor/cntr1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.123    motor/cntr1_inferred__1/i__carry__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.394 f  motor/cntr1_inferred__1/i__carry__2/CO[0]
                         net (fo=5, routed)           0.807     8.201    motor/cntr1_inferred__1/i__carry__2_n_3
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.373     8.574 r  motor/pwm_gen.cntr[0]_i_1/O
                         net (fo=32, routed)          0.737     9.311    motor/cntr
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.420     4.761    motor/CLK
    SLICE_X29Y75         FDRE                                         r  motor/pwm_gen.cntr_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.264%)  route 0.450ns (70.736%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.346     0.636    cont/D1Hz/rst
    SLICE_X35Y70         FDCE                                         f  cont/D1Hz/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.945    cont/D1Hz/CLK
    SLICE_X35Y70         FDCE                                         r  cont/D1Hz/count_reg[20]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.264%)  route 0.450ns (70.736%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.346     0.636    cont/D1Hz/rst
    SLICE_X35Y70         FDCE                                         f  cont/D1Hz/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.945    cont/D1Hz/CLK
    SLICE_X35Y70         FDCE                                         r  cont/D1Hz/count_reg[22]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.264%)  route 0.450ns (70.736%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.346     0.636    cont/D1Hz/rst
    SLICE_X35Y70         FDCE                                         f  cont/D1Hz/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.945    cont/D1Hz/CLK
    SLICE_X35Y70         FDCE                                         r  cont/D1Hz/count_reg[23]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.539%)  route 0.489ns (72.461%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.386     0.675    cont/D1Hz/rst
    SLICE_X33Y73         FDCE                                         f  cont/D1Hz/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.814     1.942    cont/D1Hz/CLK
    SLICE_X33Y73         FDCE                                         r  cont/D1Hz/count_reg[25]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.167%)  route 0.499ns (72.833%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.395     0.685    cont/D1Hz/rst
    SLICE_X35Y67         FDCE                                         f  cont/D1Hz/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.948    cont/D1Hz/CLK
    SLICE_X35Y67         FDCE                                         r  cont/D1Hz/count_reg[4]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.167%)  route 0.499ns (72.833%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.395     0.685    cont/D1Hz/rst
    SLICE_X35Y67         FDCE                                         f  cont/D1Hz/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.948    cont/D1Hz/CLK
    SLICE_X35Y67         FDCE                                         r  cont/D1Hz/count_reg[8]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.167%)  route 0.499ns (72.833%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.395     0.685    cont/D1Hz/rst
    SLICE_X35Y67         FDCE                                         f  cont/D1Hz/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.948    cont/D1Hz/CLK
    SLICE_X35Y67         FDCE                                         r  cont/D1Hz/count_reg[9]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.992%)  route 0.558ns (75.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.455     0.744    cont/D1Hz/rst
    SLICE_X35Y73         FDCE                                         f  cont/D1Hz/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.813     1.941    cont/D1Hz/CLK
    SLICE_X35Y73         FDCE                                         r  cont/D1Hz/count_reg[29]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.992%)  route 0.558ns (75.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.455     0.744    cont/D1Hz/rst
    SLICE_X35Y73         FDCE                                         f  cont/D1Hz/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.813     1.941    cont/D1Hz/CLK
    SLICE_X35Y73         FDCE                                         r  cont/D1Hz/count_reg[30]/C

Slack:                    inf
  Source:                 cont/B15/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/D1Hz/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.992%)  route 0.558ns (75.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  cont/B15/Q_reg/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont/B15/Q_reg/Q
                         net (fo=4, routed)           0.103     0.244    cont/B11/Q_reg_1[4]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.289 f  cont/B11/count[31]_i_2/O
                         net (fo=65, routed)          0.455     0.744    cont/D1Hz/rst
    SLICE_X35Y73         FDCE                                         f  cont/D1Hz/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.813     1.941    cont/D1Hz/CLK
    SLICE_X35Y73         FDCE                                         r  cont/D1Hz/count_reg[31]/C





