Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/rom.ip --block-symbol-file --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/rom --family=Agilex --part=AGFB027R24C2E2VR2
: rom.rom_1port_0: Targeting device family: Agilex.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/rom.ip --synthesis=VERILOG --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/rom --family=Agilex --part=AGFB027R24C2E2VR2
: rom.rom_1port_0: Targeting device family: Agilex.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: rom: "Transforming system: rom"
Info: rom: "Naming system components in system: rom"
Info: rom: "Processing generation queue"
Info: rom: "Generating: rom"
Info: rom: "Generating: rom_rom_1port_2010_cniybaq"
Info: rom: Done "rom" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom. No files generated.
Info: Finished: Generate IP Core Documentation
