{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718005018253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718005018253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 11:06:56 2024 " "Processing started: Mon Jun 10 11:06:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718005018253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005018253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005018253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718005019104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718005019104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005029741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 4 4 " "Found 4 design units, including 4 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Datapath.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029741 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "Datapath.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029741 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "Datapath.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029741 ""} { "Info" "ISGN_ENTITY_NAME" "4 Divider_Datapath " "Found entity 4: Divider_Datapath" {  } { { "Datapath.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005029741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modu8cnt " "Found entity 1: modu8cnt" {  } { { "Controller.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029745 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divider_Controller " "Found entity 2: Divider_Controller" {  } { { "Controller.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718005029745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005029745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider " "Elaborating entity \"Divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718005029782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Datapath Divider_Datapath:Datapath " "Elaborating entity \"Divider_Datapath\" for hierarchy \"Divider_Datapath:Datapath\"" {  } { { "Divider.sv" "Datapath" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Divider.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Divider_Datapath:Datapath\|register:Q " "Elaborating entity \"register\" for hierarchy \"Divider_Datapath:Datapath\|register:Q\"" {  } { { "Datapath.sv" "Q" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Divider_Datapath:Datapath\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"Divider_Datapath:Datapath\|shifter:shift\"" {  } { { "Datapath.sv" "shift" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor Divider_Datapath:Datapath\|subtractor:sub " "Elaborating entity \"subtractor\" for hierarchy \"Divider_Datapath:Datapath\|subtractor:sub\"" {  } { { "Datapath.sv" "sub" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Controller Divider_Controller:Controller " "Elaborating entity \"Divider_Controller\" for hierarchy \"Divider_Controller:Controller\"" {  } { { "Divider.sv" "Controller" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Divider.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modu8cnt Divider_Controller:Controller\|modu8cnt:counter " "Elaborating entity \"modu8cnt\" for hierarchy \"Divider_Controller:Controller\|modu8cnt:counter\"" {  } { { "Controller.sv" "counter" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005029791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 Controller.sv(9) " "Verilog HDL assignment warning at Controller.sv(9): truncated value with size 8 to match size of target (3)" {  } { { "Controller.sv" "" { Text "D:/DigitalSystemsProjects/CA5/Quartus/Full/Controller.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718005029791 "|Divider|Divider_Controller:Controller|modu8cnt:counter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718005030361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718005030851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718005030851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718005030895 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718005030895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718005030895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718005030895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718005030922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 11:07:10 2024 " "Processing ended: Mon Jun 10 11:07:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718005030922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718005030922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718005030922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718005030922 ""}
