<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › infiniband › hw › qib › qib_wc_x86_64.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>qib_wc_x86_64.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2006, 2007, 2008, 2009 QLogic Corporation. All rights reserved.</span>
<span class="cm"> * Copyright (c) 2003, 2004, 2005, 2006 PathScale, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This file is conditionally built on x86_64 only.  Otherwise weak symbol</span>
<span class="cm"> * versions of the functions exported from here are used.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;asm/mtrr.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>

<span class="cp">#include &quot;qib.h&quot;</span>

<span class="cm">/**</span>
<span class="cm"> * qib_enable_wc - enable write combining for MMIO writes to the device</span>
<span class="cm"> * @dd: qlogic_ib device</span>
<span class="cm"> *</span>
<span class="cm"> * This routine is x86_64-specific; it twiddles the CPU&#39;s MTRRs to enable</span>
<span class="cm"> * write combining.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">qib_enable_wc</span><span class="p">(</span><span class="k">struct</span> <span class="n">qib_devdata</span> <span class="o">*</span><span class="n">dd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pioaddr</span><span class="p">,</span> <span class="n">piolen</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">bits</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">const</span> <span class="kt">size_t</span> <span class="n">len</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the PIO buffers to be WCCOMB, so we get HT bursts to the</span>
<span class="cm">	 * chip.  Linux (possibly the hardware) requires it to be on a power</span>
<span class="cm">	 * of 2 address matching the length (which has to be a power of 2).</span>
<span class="cm">	 * For rev1, that means the base address, for rev2, it will be just</span>
<span class="cm">	 * the PIO buffers themselves.</span>
<span class="cm">	 * For chips with two sets of buffers, the calculations are</span>
<span class="cm">	 * somewhat more complicated; we need to sum, and the piobufbase</span>
<span class="cm">	 * register has both offsets, 2K in low 32 bits, 4K in high 32 bits.</span>
<span class="cm">	 * The buffers are still packed, so a single range covers both.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt2k</span> <span class="o">&amp;&amp;</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt4k</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 2 sizes for chip */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pio2kbase</span><span class="p">,</span> <span class="n">pio4kbase</span><span class="p">;</span>
		<span class="n">pio2kbase</span> <span class="o">=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobufbase</span> <span class="o">&amp;</span> <span class="mh">0xffffffffUL</span><span class="p">;</span>
		<span class="n">pio4kbase</span> <span class="o">=</span> <span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobufbase</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffffUL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pio2kbase</span> <span class="o">&lt;</span> <span class="n">pio4kbase</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* all current chips */</span>
			<span class="n">pioaddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">pio2kbase</span><span class="p">;</span>
			<span class="n">piolen</span> <span class="o">=</span> <span class="n">pio4kbase</span> <span class="o">-</span> <span class="n">pio2kbase</span> <span class="o">+</span>
				<span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt4k</span> <span class="o">*</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">align4k</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pioaddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">pio4kbase</span><span class="p">;</span>
			<span class="n">piolen</span> <span class="o">=</span> <span class="n">pio2kbase</span> <span class="o">-</span> <span class="n">pio4kbase</span> <span class="o">+</span>
				<span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt2k</span> <span class="o">*</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">palign</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>  <span class="cm">/* single buffer size (2K, currently) */</span>
		<span class="n">pioaddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobufbase</span><span class="p">;</span>
		<span class="n">piolen</span> <span class="o">=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt2k</span> <span class="o">*</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">palign</span> <span class="o">+</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">piobcnt4k</span> <span class="o">*</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">align4k</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="p">(</span><span class="n">piolen</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">));</span> <span class="n">bits</span><span class="o">++</span><span class="p">)</span>
		<span class="cm">/* do nothing */</span> <span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">piolen</span> <span class="o">!=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">piolen</span> <span class="o">&gt;&gt;=</span> <span class="n">bits</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">piolen</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">bits</span><span class="o">++</span><span class="p">;</span>
		<span class="n">piolen</span> <span class="o">=</span> <span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">bits</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pioaddr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">piolen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">atmp</span><span class="p">;</span>
		<span class="n">atmp</span> <span class="o">=</span> <span class="n">pioaddr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">piolen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">atmp</span> <span class="o">&lt;</span> <span class="n">addr</span> <span class="o">||</span> <span class="p">(</span><span class="n">atmp</span> <span class="o">+</span> <span class="n">piolen</span><span class="p">)</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">len</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">qib_dev_err</span><span class="p">(</span><span class="n">dd</span><span class="p">,</span> <span class="s">&quot;No way to align address/size &quot;</span>
				    <span class="s">&quot;(%llx/%llx), no WC mtrr</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				    <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">atmp</span><span class="p">,</span>
				    <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">piolen</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pioaddr</span> <span class="o">=</span> <span class="n">atmp</span><span class="p">;</span>
			<span class="n">piolen</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">cookie</span><span class="p">;</span>

		<span class="n">cookie</span> <span class="o">=</span> <span class="n">mtrr_add</span><span class="p">(</span><span class="n">pioaddr</span><span class="p">,</span> <span class="n">piolen</span><span class="p">,</span> <span class="n">MTRR_TYPE_WRCOMB</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="p">{</span>
				<span class="n">qib_devinfo</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="p">,</span>
					 <span class="s">&quot;mtrr_add()  WC for PIO bufs &quot;</span>
					 <span class="s">&quot;failed (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">cookie</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_cookie</span> <span class="o">=</span> <span class="n">cookie</span><span class="p">;</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">pioaddr</span><span class="p">;</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_len</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">piolen</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * qib_disable_wc - disable write combining for MMIO writes to the device</span>
<span class="cm"> * @dd: qlogic_ib device</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">qib_disable_wc</span><span class="p">(</span><span class="k">struct</span> <span class="n">qib_devdata</span> <span class="o">*</span><span class="n">dd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_cookie</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">mtrr_del</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_cookie</span><span class="p">,</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_base</span><span class="p">,</span>
			     <span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">qib_devinfo</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="p">,</span>
				 <span class="s">&quot;mtrr_del(%lx, %lx, %lx) failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_cookie</span><span class="p">,</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_base</span><span class="p">,</span>
				 <span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_len</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">dd</span><span class="o">-&gt;</span><span class="n">wc_cookie</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* even on failure */</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * qib_unordered_wc - indicate whether write combining is ordered</span>
<span class="cm"> *</span>
<span class="cm"> * Because our performance depends on our ability to do write combining mmio</span>
<span class="cm"> * writes in the most efficient way, we need to know if we are on an Intel</span>
<span class="cm"> * or AMD x86_64 processor.  AMD x86_64 processors flush WC buffers out in</span>
<span class="cm"> * the order completed, and so no special flushing is required to get</span>
<span class="cm"> * correct ordering.  Intel processors, however, will flush write buffers</span>
<span class="cm"> * out in &quot;random&quot; orders, and so explicit ordering is needed at times.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">qib_unordered_wc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">!=</span> <span class="n">X86_VENDOR_AMD</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
