// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "03/31/2015 09:54:18"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_TEST_Sim (
	cpuClk,
	memClk,
	rst,
	outA,
	outB,
	outC,
	outZ,
	outIR,
	outPC,
	addrOut,
	wEn,
	memDataOut,
	memDataIn,
	T_Info,
	wen_mem,
	en_mem);
input 	cpuClk;
input 	memClk;
input 	rst;
output 	[31:0] outA;
output 	[31:0] outB;
output 	outC;
output 	outZ;
output 	[31:0] outIR;
output 	[31:0] outPC;
output 	[5:0] addrOut;
output 	wEn;
output 	[31:0] memDataOut;
output 	[31:0] memDataIn;
output 	[2:0] T_Info;
output 	wen_mem;
output 	en_mem;

// Design Ports Information
// outA[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[4]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[6]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[8]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[9]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[13]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[14]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[16]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[17]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[18]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[19]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[20]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[21]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[22]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[23]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[24]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[25]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[26]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[27]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[28]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[29]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[31]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[0]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[2]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[4]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[6]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[7]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[8]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[9]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[12]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[14]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[16]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[17]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[18]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[19]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[20]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[21]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[22]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[23]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[24]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[25]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[26]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[27]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[28]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[29]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[31]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outC	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outZ	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[1]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[2]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[8]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[9]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[10]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[11]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[12]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[14]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[15]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[16]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[17]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[18]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[19]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[21]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[22]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[23]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[24]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[25]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[26]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[27]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[28]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[29]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[30]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[31]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[13]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[15]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[17]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[18]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[19]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[20]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[21]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[22]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[23]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[24]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[25]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[26]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[27]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[28]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[30]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[31]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wEn	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[0]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[1]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[4]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[9]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[11]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[13]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[14]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[15]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[16]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[17]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[18]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[19]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[20]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[21]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[22]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[23]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[24]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[26]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[27]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[28]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[29]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[30]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[31]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[12]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[13]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[15]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[16]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[17]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[19]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[20]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[21]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[22]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[23]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[24]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[25]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[26]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[28]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[29]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[30]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[31]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[1]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wen_mem	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_mem	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpuClk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memClk	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_TEST_Sim_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \outA[0]~output_o ;
wire \outA[1]~output_o ;
wire \outA[2]~output_o ;
wire \outA[3]~output_o ;
wire \outA[4]~output_o ;
wire \outA[5]~output_o ;
wire \outA[6]~output_o ;
wire \outA[7]~output_o ;
wire \outA[8]~output_o ;
wire \outA[9]~output_o ;
wire \outA[10]~output_o ;
wire \outA[11]~output_o ;
wire \outA[12]~output_o ;
wire \outA[13]~output_o ;
wire \outA[14]~output_o ;
wire \outA[15]~output_o ;
wire \outA[16]~output_o ;
wire \outA[17]~output_o ;
wire \outA[18]~output_o ;
wire \outA[19]~output_o ;
wire \outA[20]~output_o ;
wire \outA[21]~output_o ;
wire \outA[22]~output_o ;
wire \outA[23]~output_o ;
wire \outA[24]~output_o ;
wire \outA[25]~output_o ;
wire \outA[26]~output_o ;
wire \outA[27]~output_o ;
wire \outA[28]~output_o ;
wire \outA[29]~output_o ;
wire \outA[30]~output_o ;
wire \outA[31]~output_o ;
wire \outB[0]~output_o ;
wire \outB[1]~output_o ;
wire \outB[2]~output_o ;
wire \outB[3]~output_o ;
wire \outB[4]~output_o ;
wire \outB[5]~output_o ;
wire \outB[6]~output_o ;
wire \outB[7]~output_o ;
wire \outB[8]~output_o ;
wire \outB[9]~output_o ;
wire \outB[10]~output_o ;
wire \outB[11]~output_o ;
wire \outB[12]~output_o ;
wire \outB[13]~output_o ;
wire \outB[14]~output_o ;
wire \outB[15]~output_o ;
wire \outB[16]~output_o ;
wire \outB[17]~output_o ;
wire \outB[18]~output_o ;
wire \outB[19]~output_o ;
wire \outB[20]~output_o ;
wire \outB[21]~output_o ;
wire \outB[22]~output_o ;
wire \outB[23]~output_o ;
wire \outB[24]~output_o ;
wire \outB[25]~output_o ;
wire \outB[26]~output_o ;
wire \outB[27]~output_o ;
wire \outB[28]~output_o ;
wire \outB[29]~output_o ;
wire \outB[30]~output_o ;
wire \outB[31]~output_o ;
wire \outC~output_o ;
wire \outZ~output_o ;
wire \outIR[0]~output_o ;
wire \outIR[1]~output_o ;
wire \outIR[2]~output_o ;
wire \outIR[3]~output_o ;
wire \outIR[4]~output_o ;
wire \outIR[5]~output_o ;
wire \outIR[6]~output_o ;
wire \outIR[7]~output_o ;
wire \outIR[8]~output_o ;
wire \outIR[9]~output_o ;
wire \outIR[10]~output_o ;
wire \outIR[11]~output_o ;
wire \outIR[12]~output_o ;
wire \outIR[13]~output_o ;
wire \outIR[14]~output_o ;
wire \outIR[15]~output_o ;
wire \outIR[16]~output_o ;
wire \outIR[17]~output_o ;
wire \outIR[18]~output_o ;
wire \outIR[19]~output_o ;
wire \outIR[20]~output_o ;
wire \outIR[21]~output_o ;
wire \outIR[22]~output_o ;
wire \outIR[23]~output_o ;
wire \outIR[24]~output_o ;
wire \outIR[25]~output_o ;
wire \outIR[26]~output_o ;
wire \outIR[27]~output_o ;
wire \outIR[28]~output_o ;
wire \outIR[29]~output_o ;
wire \outIR[30]~output_o ;
wire \outIR[31]~output_o ;
wire \outPC[0]~output_o ;
wire \outPC[1]~output_o ;
wire \outPC[2]~output_o ;
wire \outPC[3]~output_o ;
wire \outPC[4]~output_o ;
wire \outPC[5]~output_o ;
wire \outPC[6]~output_o ;
wire \outPC[7]~output_o ;
wire \outPC[8]~output_o ;
wire \outPC[9]~output_o ;
wire \outPC[10]~output_o ;
wire \outPC[11]~output_o ;
wire \outPC[12]~output_o ;
wire \outPC[13]~output_o ;
wire \outPC[14]~output_o ;
wire \outPC[15]~output_o ;
wire \outPC[16]~output_o ;
wire \outPC[17]~output_o ;
wire \outPC[18]~output_o ;
wire \outPC[19]~output_o ;
wire \outPC[20]~output_o ;
wire \outPC[21]~output_o ;
wire \outPC[22]~output_o ;
wire \outPC[23]~output_o ;
wire \outPC[24]~output_o ;
wire \outPC[25]~output_o ;
wire \outPC[26]~output_o ;
wire \outPC[27]~output_o ;
wire \outPC[28]~output_o ;
wire \outPC[29]~output_o ;
wire \outPC[30]~output_o ;
wire \outPC[31]~output_o ;
wire \addrOut[0]~output_o ;
wire \addrOut[1]~output_o ;
wire \addrOut[2]~output_o ;
wire \addrOut[3]~output_o ;
wire \addrOut[4]~output_o ;
wire \addrOut[5]~output_o ;
wire \wEn~output_o ;
wire \memDataOut[0]~output_o ;
wire \memDataOut[1]~output_o ;
wire \memDataOut[2]~output_o ;
wire \memDataOut[3]~output_o ;
wire \memDataOut[4]~output_o ;
wire \memDataOut[5]~output_o ;
wire \memDataOut[6]~output_o ;
wire \memDataOut[7]~output_o ;
wire \memDataOut[8]~output_o ;
wire \memDataOut[9]~output_o ;
wire \memDataOut[10]~output_o ;
wire \memDataOut[11]~output_o ;
wire \memDataOut[12]~output_o ;
wire \memDataOut[13]~output_o ;
wire \memDataOut[14]~output_o ;
wire \memDataOut[15]~output_o ;
wire \memDataOut[16]~output_o ;
wire \memDataOut[17]~output_o ;
wire \memDataOut[18]~output_o ;
wire \memDataOut[19]~output_o ;
wire \memDataOut[20]~output_o ;
wire \memDataOut[21]~output_o ;
wire \memDataOut[22]~output_o ;
wire \memDataOut[23]~output_o ;
wire \memDataOut[24]~output_o ;
wire \memDataOut[25]~output_o ;
wire \memDataOut[26]~output_o ;
wire \memDataOut[27]~output_o ;
wire \memDataOut[28]~output_o ;
wire \memDataOut[29]~output_o ;
wire \memDataOut[30]~output_o ;
wire \memDataOut[31]~output_o ;
wire \memDataIn[0]~output_o ;
wire \memDataIn[1]~output_o ;
wire \memDataIn[2]~output_o ;
wire \memDataIn[3]~output_o ;
wire \memDataIn[4]~output_o ;
wire \memDataIn[5]~output_o ;
wire \memDataIn[6]~output_o ;
wire \memDataIn[7]~output_o ;
wire \memDataIn[8]~output_o ;
wire \memDataIn[9]~output_o ;
wire \memDataIn[10]~output_o ;
wire \memDataIn[11]~output_o ;
wire \memDataIn[12]~output_o ;
wire \memDataIn[13]~output_o ;
wire \memDataIn[14]~output_o ;
wire \memDataIn[15]~output_o ;
wire \memDataIn[16]~output_o ;
wire \memDataIn[17]~output_o ;
wire \memDataIn[18]~output_o ;
wire \memDataIn[19]~output_o ;
wire \memDataIn[20]~output_o ;
wire \memDataIn[21]~output_o ;
wire \memDataIn[22]~output_o ;
wire \memDataIn[23]~output_o ;
wire \memDataIn[24]~output_o ;
wire \memDataIn[25]~output_o ;
wire \memDataIn[26]~output_o ;
wire \memDataIn[27]~output_o ;
wire \memDataIn[28]~output_o ;
wire \memDataIn[29]~output_o ;
wire \memDataIn[30]~output_o ;
wire \memDataIn[31]~output_o ;
wire \T_Info[0]~output_o ;
wire \T_Info[1]~output_o ;
wire \T_Info[2]~output_o ;
wire \wen_mem~output_o ;
wire \en_mem~output_o ;
wire \cpuClk~input_o ;
wire \cpuClk~inputclkctrl_outclk ;
wire \memClk~input_o ;
wire \memClk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \main_processor|R1|Add0~0_combout ;
wire \main_processor|R1|counter~31_combout ;
wire \main_processor|R1|Add0~1 ;
wire \main_processor|R1|Add0~2_combout ;
wire \main_processor|R1|counter~30_combout ;
wire \main_processor|R1|Add0~3 ;
wire \main_processor|R1|Add0~4_combout ;
wire \main_processor|R1|counter~4_combout ;
wire \main_processor|R1|Add0~5 ;
wire \main_processor|R1|Add0~6_combout ;
wire \main_processor|R1|counter~1_combout ;
wire \main_processor|R1|Add0~7 ;
wire \main_processor|R1|Add0~8_combout ;
wire \main_processor|R1|counter~2_combout ;
wire \main_processor|R1|Add0~9 ;
wire \main_processor|R1|Add0~10_combout ;
wire \main_processor|R1|counter~3_combout ;
wire \main_processor|R1|Add0~11 ;
wire \main_processor|R1|Add0~12_combout ;
wire \main_processor|R1|counter~5_combout ;
wire \main_processor|R1|Add0~13 ;
wire \main_processor|R1|Add0~14_combout ;
wire \main_processor|R1|counter~6_combout ;
wire \main_processor|R1|Add0~15 ;
wire \main_processor|R1|Add0~16_combout ;
wire \main_processor|R1|counter~7_combout ;
wire \main_processor|R1|Add0~17 ;
wire \main_processor|R1|Add0~18_combout ;
wire \main_processor|R1|counter~8_combout ;
wire \main_processor|R1|Add0~19 ;
wire \main_processor|R1|Add0~20_combout ;
wire \main_processor|R1|counter~9_combout ;
wire \main_processor|R1|Add0~21 ;
wire \main_processor|R1|Add0~22_combout ;
wire \main_processor|R1|counter~10_combout ;
wire \main_processor|R1|Add0~23 ;
wire \main_processor|R1|Add0~24_combout ;
wire \main_processor|R1|counter~11_combout ;
wire \main_processor|R1|Add0~25 ;
wire \main_processor|R1|Add0~26_combout ;
wire \main_processor|R1|counter~12_combout ;
wire \main_processor|R1|Add0~27 ;
wire \main_processor|R1|Add0~28_combout ;
wire \main_processor|R1|counter~13_combout ;
wire \main_processor|R1|Add0~29 ;
wire \main_processor|R1|Add0~30_combout ;
wire \main_processor|R1|counter~14_combout ;
wire \main_processor|R1|Add0~31 ;
wire \main_processor|R1|Add0~32_combout ;
wire \main_processor|R1|counter~15_combout ;
wire \main_processor|R1|Add0~33 ;
wire \main_processor|R1|Add0~34_combout ;
wire \main_processor|R1|counter~16_combout ;
wire \main_processor|R1|Add0~35 ;
wire \main_processor|R1|Add0~36_combout ;
wire \main_processor|R1|counter~17_combout ;
wire \main_processor|R1|Add0~37 ;
wire \main_processor|R1|Add0~38_combout ;
wire \main_processor|R1|counter~18_combout ;
wire \main_processor|R1|Add0~39 ;
wire \main_processor|R1|Add0~40_combout ;
wire \main_processor|R1|counter~19_combout ;
wire \main_processor|R1|Add0~41 ;
wire \main_processor|R1|Add0~42_combout ;
wire \main_processor|R1|counter~20_combout ;
wire \main_processor|R1|Add0~43 ;
wire \main_processor|R1|Add0~44_combout ;
wire \main_processor|R1|counter~21_combout ;
wire \main_processor|R1|Add0~45 ;
wire \main_processor|R1|Add0~46_combout ;
wire \main_processor|R1|counter~22_combout ;
wire \main_processor|R1|Add0~47 ;
wire \main_processor|R1|Add0~48_combout ;
wire \main_processor|R1|counter~23_combout ;
wire \main_processor|R1|Add0~49 ;
wire \main_processor|R1|Add0~50_combout ;
wire \main_processor|R1|counter~24_combout ;
wire \main_processor|R1|Add0~51 ;
wire \main_processor|R1|Add0~52_combout ;
wire \main_processor|R1|counter~26_combout ;
wire \main_processor|R1|Add0~53 ;
wire \main_processor|R1|Add0~54_combout ;
wire \main_processor|R1|counter~27_combout ;
wire \main_processor|R1|Add0~55 ;
wire \main_processor|R1|Add0~56_combout ;
wire \main_processor|R1|counter~28_combout ;
wire \main_processor|R1|Add0~57 ;
wire \main_processor|R1|Add0~58_combout ;
wire \main_processor|R1|counter[29]~29_combout ;
wire \main_processor|R1|Add0~59 ;
wire \main_processor|R1|Add0~60_combout ;
wire \main_processor|R1|counter[30]~25_combout ;
wire \main_processor|R1|Add0~61 ;
wire \main_processor|R1|Add0~62_combout ;
wire \main_processor|R1|counter~0_combout ;
wire \main_processor|R1|LessThan0~1_combout ;
wire \main_processor|R1|LessThan0~3_combout ;
wire \main_processor|R1|LessThan0~2_combout ;
wire \main_processor|R1|LessThan0~0_combout ;
wire \main_processor|R1|LessThan0~4_combout ;
wire \main_processor|R1|LessThan0~6_combout ;
wire \main_processor|R1|LessThan0~5_combout ;
wire \main_processor|R1|LessThan0~7_combout ;
wire \main_processor|R1|LessThan0~8_combout ;
wire \main_processor|R1|LessThan0~9_combout ;
wire \main_processor|R1|Enable_PD~0_combout ;
wire \main_processor|R1|Enable_PD~q ;
wire \main_processor|R1|Enable_PD~clkctrl_outclk ;
wire \main_processor|C1|present_state.state_2~q ;
wire \main_processor|C1|present_state.state_0~0_combout ;
wire \main_processor|C1|present_state.state_0~q ;
wire \main_processor|C1|present_state.state_1~0_combout ;
wire \main_processor|C1|present_state.state_1~q ;
wire \main_processor|C1|DATA_Mux~0_combout ;
wire \main_processor|C1|wen~0_combout ;
wire \main_processor|C1|wen~2_combout ;
wire \main_processor|C1|wen~q ;
wire \main_processor|Dpth|D1|mem~41_combout ;
wire \main_processor|C1|ld_IR~0_combout ;
wire \main_processor|C1|ld_IR~0_wirecell_combout ;
wire \main_processor|Dpth|M6|Mux30~2_combout ;
wire \main_processor|Dpth|ProgCount|Add0~1 ;
wire \main_processor|Dpth|ProgCount|Add0~3 ;
wire \main_processor|Dpth|ProgCount|Add0~4_combout ;
wire \main_processor|Dpth|ProgCount|process_0~0_combout ;
wire \main_processor|Dpth|ProgCount|q[2]~2_combout ;
wire \main_processor|R1|Clr_PC~q ;
wire \main_processor|Dpth|ProgCount|Add0~5 ;
wire \main_processor|Dpth|ProgCount|Add0~6_combout ;
wire \main_processor|Dpth|ProgCount|q[3]~3_combout ;
wire \main_processor|Dpth|ProgCount|q[3]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~7 ;
wire \main_processor|Dpth|ProgCount|Add0~8_combout ;
wire \main_processor|Dpth|ProgCount|q[4]~4_combout ;
wire \main_processor|Dpth|ProgCount|q[4]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~9 ;
wire \main_processor|Dpth|ProgCount|Add0~10_combout ;
wire \main_processor|Dpth|ProgCount|q[5]~5_combout ;
wire \main_processor|Dpth|ProgCount|q[5]~reg0_q ;
wire \main_processor|Dpth|M6|Mux27~2_combout ;
wire \main_processor|C1|DATA_Mux~1_combout ;
wire \main_processor|C1|REG_Mux~combout ;
wire \main_processor|Dpth|IR|Q32[8]~feeder_combout ;
wire \main_processor|C1|ld_B~0_combout ;
wire \main_processor|C1|ld_B~1_combout ;
wire \main_processor|C1|ld_B~2_combout ;
wire \main_processor|C1|IM_MUX2~1_combout ;
wire \main_processor|Dpth|M5|Mux20~0_combout ;
wire \main_processor|C1|clr_C~0_combout ;
wire \main_processor|Dpth|M5|Mux19~0_combout ;
wire \main_processor|C1|Mux0~0_combout ;
wire \main_processor|C1|ld_A~0_combout ;
wire \main_processor|C1|ld_A~1_combout ;
wire \main_processor|C1|Mux3~0_combout ;
wire \main_processor|C1|ld_A~2_combout ;
wire \main_processor|C1|ld_A~3_combout ;
wire \main_processor|C1|ld_A~4_combout ;
wire \main_processor|C1|IM_MUX1~combout ;
wire \main_processor|Dpth|M4|Out2[12]~12_combout ;
wire \main_processor|Dpth|ALU|Mux45~4_combout ;
wire \main_processor|Dpth|ALU|Mux36~3_combout ;
wire \main_processor|Dpth|ALU|Mux11~3_combout ;
wire \main_processor|Dpth|ALU|Mux10~3_combout ;
wire \main_processor|Dpth|M5|Mux21~0_combout ;
wire \main_processor|Dpth|ALU|Mux10~2_combout ;
wire \main_processor|Dpth|ALU|Mux32~0_combout ;
wire \main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ;
wire \main_processor|Dpth|ALU|Mux11~2_combout ;
wire \main_processor|Dpth|ALU|Mux45~7_combout ;
wire \main_processor|Dpth|M5|Mux18~0_combout ;
wire \main_processor|Dpth|ALU|Mux46~2_combout ;
wire \main_processor|Dpth|M1|Out2[13]~13_combout ;
wire \main_processor|Dpth|M1|Out2[14]~14_combout ;
wire \main_processor|Dpth|M4|Out2[17]~17_combout ;
wire \main_processor|Dpth|M5|Mux14~0_combout ;
wire \main_processor|Dpth|ALU|Mux50~2_combout ;
wire \main_processor|Dpth|M1|Out2[18]~18_combout ;
wire \main_processor|Dpth|M4|Out2[24]~24_combout ;
wire \main_processor|Dpth|M5|Mux7~0_combout ;
wire \main_processor|Dpth|ALU|Mux57~2_combout ;
wire \main_processor|Dpth|M5|Mux8~0_combout ;
wire \main_processor|Dpth|M4|Out2[23]~23_combout ;
wire \main_processor|Dpth|M4|Out2[22]~22_combout ;
wire \main_processor|Dpth|M5|Mux9~0_combout ;
wire \main_processor|Dpth|M4|Out2[21]~21_combout ;
wire \main_processor|Dpth|M4|Out2[20]~20_combout ;
wire \main_processor|Dpth|M5|Mux11~0_combout ;
wire \main_processor|Dpth|A|Q32[16]~feeder_combout ;
wire \main_processor|Dpth|M4|Out2[16]~16_combout ;
wire \main_processor|Dpth|M5|Mux15~0_combout ;
wire \main_processor|Dpth|M5|Mux16~0_combout ;
wire \main_processor|Dpth|M5|Mux17~0_combout ;
wire \main_processor|Dpth|ALU|Mux13~3_combout ;
wire \main_processor|Dpth|ALU|Mux12~3_combout ;
wire \main_processor|Dpth|ALU|Mux12~2_combout ;
wire \main_processor|Dpth|ALU|Mux13~2_combout ;
wire \main_processor|Dpth|ALU|Mux14~3_combout ;
wire \main_processor|Dpth|ALU|Mux14~2_combout ;
wire \main_processor|Dpth|ALU|Mux15~3_combout ;
wire \main_processor|Dpth|ALU|Mux15~2_combout ;
wire \main_processor|Dpth|ALU|Mux16~0_combout ;
wire \main_processor|Dpth|ALU|Mux17~0_combout ;
wire \main_processor|Dpth|M5|Mux13~0_combout ;
wire \main_processor|Dpth|ALU|Mux18~0_combout ;
wire \main_processor|Dpth|M4|Out2[19]~19_combout ;
wire \main_processor|Dpth|M5|Mux12~0_combout ;
wire \main_processor|Dpth|ALU|Mux19~0_combout ;
wire \main_processor|Dpth|ALU|Mux20~0_combout ;
wire \main_processor|Dpth|M5|Mux10~0_combout ;
wire \main_processor|Dpth|ALU|Mux21~0_combout ;
wire \main_processor|Dpth|ALU|Mux22~0_combout ;
wire \main_processor|Dpth|ALU|Mux23~0_combout ;
wire \main_processor|Dpth|ALU|result~16_combout ;
wire \main_processor|Dpth|ALU|Mux36~2_combout ;
wire \main_processor|Dpth|M5|Mux6~0_combout ;
wire \main_processor|Dpth|ALU|Mux58~2_combout ;
wire \main_processor|Dpth|ALU|Mux24~0_combout ;
wire \main_processor|Dpth|ALU|Mux25~0_combout ;
wire \main_processor|Dpth|M6|Mux4~0_combout ;
wire \main_processor|Dpth|M2|Out2[27]~27_combout ;
wire \main_processor|Dpth|M4|Out2[27]~27_combout ;
wire \main_processor|Dpth|ALU|Mux59~3_combout ;
wire \main_processor|Dpth|ALU|result~17_combout ;
wire \main_processor|Dpth|ALU|Mux59~4_combout ;
wire \main_processor|Dpth|M5|Mux5~0_combout ;
wire \main_processor|Dpth|ALU|Mux59~2_combout ;
wire \main_processor|Dpth|ALU|Mux59~5_combout ;
wire \main_processor|Dpth|M6|Mux5~0_combout ;
wire \main_processor|Dpth|M2|Out2[26]~26_combout ;
wire \main_processor|Dpth|M4|Out2[26]~26_combout ;
wire \main_processor|Dpth|ALU|Mux58~5_combout ;
wire \main_processor|Dpth|ALU|Mux58~3_combout ;
wire \main_processor|Dpth|ALU|Mux58~4_combout ;
wire \main_processor|Dpth|M6|Mux6~0_combout ;
wire \main_processor|Dpth|M2|Out2[25]~25_combout ;
wire \main_processor|Dpth|M4|Out2[25]~25_combout ;
wire \main_processor|Dpth|ALU|Mux57~3_combout ;
wire \main_processor|Dpth|ALU|Mux57~4_combout ;
wire \main_processor|Dpth|ALU|Mux57~5_combout ;
wire \main_processor|Dpth|M6|Mux7~0_combout ;
wire \main_processor|Dpth|M2|Out2[24]~24_combout ;
wire \main_processor|Dpth|M1|Out2[24]~24_combout ;
wire \main_processor|Dpth|M1|Out2[25]~25_combout ;
wire \main_processor|Dpth|M1|Out2[26]~26_combout ;
wire \main_processor|Dpth|M1|Out2[27]~27_combout ;
wire \main_processor|Dpth|M5|Mux3~0_combout ;
wire \main_processor|Dpth|M4|Out2[28]~28_combout ;
wire \main_processor|Dpth|ALU|Mux61~2_combout ;
wire \main_processor|Dpth|M5|Mux4~0_combout ;
wire \main_processor|Dpth|ALU|Mux26~0_combout ;
wire \main_processor|Dpth|ALU|Mux27~0_combout ;
wire \main_processor|Dpth|ALU|result~18_combout ;
wire \main_processor|Dpth|ALU|Mux64~0_combout ;
wire \main_processor|Dpth|M5|Mux1~0_combout ;
wire \main_processor|Dpth|ALU|Mux28~0_combout ;
wire \main_processor|Dpth|M5|Mux2~0_combout ;
wire \main_processor|Dpth|ALU|Mux29~0_combout ;
wire \main_processor|Dpth|ALU|result~20_combout ;
wire \main_processor|Dpth|ALU|result~19_combout ;
wire \main_processor|Dpth|ALU|Mux63~0_combout ;
wire \main_processor|Dpth|ALU|Mux63~1_combout ;
wire \main_processor|Dpth|ALU|Mux63~2_combout ;
wire \main_processor|Dpth|M6|Mux1~0_combout ;
wire \main_processor|Dpth|M1|Out2[29]~29_combout ;
wire \main_processor|Dpth|M1|Out2[30]~30_combout ;
wire \main_processor|Dpth|M4|Out2[31]~31_combout ;
wire \main_processor|Dpth|M5|Mux0~0_combout ;
wire \main_processor|Dpth|ALU|Mux65~0_combout ;
wire \main_processor|Dpth|ALU|Mux65~1_combout ;
wire \main_processor|Dpth|ALU|Mux30~0_combout ;
wire \main_processor|Dpth|ALU|Mux65~2_combout ;
wire \main_processor|Dpth|ALU|Mux65~3_combout ;
wire \main_processor|Dpth|ALU|Mux65~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \main_processor|Dpth|D1|data_out~31_combout ;
wire \main_processor|Dpth|M6|Mux0~0_combout ;
wire \main_processor|Dpth|M2|Out2[31]~31_combout ;
wire \main_processor|Dpth|M1|Out2[31]~31_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \main_processor|Dpth|D1|data_out~30_combout ;
wire \main_processor|Dpth|M2|Out2[30]~30_combout ;
wire \main_processor|Dpth|M4|Out2[30]~30_combout ;
wire \main_processor|Dpth|ALU|Mux62~5_combout ;
wire \main_processor|Dpth|ALU|Mux62~3_combout ;
wire \main_processor|Dpth|ALU|Mux62~2_combout ;
wire \main_processor|Dpth|ALU|Mux62~4_combout ;
wire \main_processor|Dpth|M6|Mux2~0_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \main_processor|Dpth|D1|data_out~29_combout ;
wire \main_processor|Dpth|M2|Out2[29]~29_combout ;
wire \main_processor|Dpth|M4|Out2[29]~29_combout ;
wire \main_processor|Dpth|ALU|Mux61~3_combout ;
wire \main_processor|Dpth|ALU|Mux61~4_combout ;
wire \main_processor|Dpth|ALU|Mux61~5_combout ;
wire \main_processor|Dpth|M6|Mux3~0_combout ;
wire \main_processor|Dpth|M2|Out2[28]~28_combout ;
wire \main_processor|Dpth|M1|Out2[28]~28_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \main_processor|Dpth|D1|data_out~28_combout ;
wire \main_processor|Dpth|M6|Mux3~1_combout ;
wire \main_processor|Dpth|M6|Mux2~1_combout ;
wire \main_processor|Dpth|M6|Mux1~1_combout ;
wire \main_processor|Dpth|M6|Mux0~1_combout ;
wire \main_processor|Dpth|ALU|Mux56~2_combout ;
wire \main_processor|Dpth|ALU|Mux56~5_combout ;
wire \main_processor|Dpth|ALU|Mux56~3_combout ;
wire \main_processor|Dpth|ALU|Mux56~4_combout ;
wire \main_processor|Dpth|M6|Mux8~0_combout ;
wire \main_processor|Dpth|M2|Out2[23]~23_combout ;
wire \main_processor|Dpth|M1|Out2[23]~23_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \main_processor|Dpth|D1|data_out~27_combout ;
wire \main_processor|Dpth|M6|Mux4~1_combout ;
wire \main_processor|Dpth|ALU|Mux55~2_combout ;
wire \main_processor|Dpth|ALU|Mux55~3_combout ;
wire \main_processor|Dpth|ALU|result~15_combout ;
wire \main_processor|Dpth|ALU|Mux55~4_combout ;
wire \main_processor|Dpth|ALU|Mux55~5_combout ;
wire \main_processor|Dpth|M6|Mux9~0_combout ;
wire \main_processor|Dpth|M2|Out2[22]~22_combout ;
wire \main_processor|Dpth|M1|Out2[22]~22_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \main_processor|Dpth|D1|data_out~26_combout ;
wire \main_processor|Dpth|M6|Mux5~1_combout ;
wire \main_processor|Dpth|ALU|Mux54~2_combout ;
wire \main_processor|Dpth|ALU|Mux54~5_combout ;
wire \main_processor|Dpth|ALU|Mux54~3_combout ;
wire \main_processor|Dpth|ALU|Mux54~4_combout ;
wire \main_processor|Dpth|M6|Mux10~0_combout ;
wire \main_processor|Dpth|M2|Out2[21]~21_combout ;
wire \main_processor|Dpth|M1|Out2[21]~21_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \main_processor|Dpth|D1|data_out~25_combout ;
wire \main_processor|Dpth|M6|Mux6~1_combout ;
wire \main_processor|Dpth|ALU|Mux53~2_combout ;
wire \main_processor|Dpth|ALU|Mux53~3_combout ;
wire \main_processor|Dpth|ALU|result~14_combout ;
wire \main_processor|Dpth|ALU|Mux53~4_combout ;
wire \main_processor|Dpth|ALU|Mux53~5_combout ;
wire \main_processor|Dpth|M6|Mux11~0_combout ;
wire \main_processor|Dpth|M2|Out2[20]~20_combout ;
wire \main_processor|Dpth|A|Q32[20]~feeder_combout ;
wire \main_processor|Dpth|M1|Out2[20]~20_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \main_processor|Dpth|D1|data_out~24_combout ;
wire \main_processor|Dpth|M6|Mux7~1_combout ;
wire \main_processor|Dpth|ALU|Mux52~2_combout ;
wire \main_processor|Dpth|ALU|Mux52~5_combout ;
wire \main_processor|Dpth|ALU|Mux52~3_combout ;
wire \main_processor|Dpth|ALU|Mux52~4_combout ;
wire \main_processor|Dpth|M6|Mux12~0_combout ;
wire \main_processor|Dpth|M2|Out2[19]~19_combout ;
wire \main_processor|Dpth|A|Q32[19]~feeder_combout ;
wire \main_processor|Dpth|M1|Out2[19]~19_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \main_processor|Dpth|D1|data_out~23_combout ;
wire \main_processor|Dpth|M6|Mux8~1_combout ;
wire \main_processor|Dpth|ALU|Mux51~3_combout ;
wire \main_processor|Dpth|ALU|result~13_combout ;
wire \main_processor|Dpth|ALU|Mux51~4_combout ;
wire \main_processor|Dpth|ALU|Mux51~2_combout ;
wire \main_processor|Dpth|ALU|Mux51~5_combout ;
wire \main_processor|Dpth|M6|Mux13~0_combout ;
wire \main_processor|Dpth|M2|Out2[18]~18_combout ;
wire \main_processor|Dpth|M4|Out2[18]~18_combout ;
wire \main_processor|Dpth|ALU|Mux50~5_combout ;
wire \main_processor|Dpth|ALU|Mux50~3_combout ;
wire \main_processor|Dpth|ALU|Mux50~4_combout ;
wire \main_processor|Dpth|M6|Mux14~0_combout ;
wire \main_processor|Dpth|M2|Out2[17]~17_combout ;
wire \main_processor|Dpth|M1|Out2[17]~17_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \main_processor|Dpth|D1|data_out~22_combout ;
wire \main_processor|Dpth|M6|Mux9~1_combout ;
wire \main_processor|Dpth|M4|Out2[15]~15_combout ;
wire \main_processor|Dpth|ALU|Mux49~3_combout ;
wire \main_processor|Dpth|ALU|result~12_combout ;
wire \main_processor|Dpth|ALU|Mux49~4_combout ;
wire \main_processor|Dpth|ALU|Mux49~2_combout ;
wire \main_processor|Dpth|ALU|Mux49~5_combout ;
wire \main_processor|Dpth|M6|Mux15~0_combout ;
wire \main_processor|Dpth|M2|Out2[16]~16_combout ;
wire \main_processor|Dpth|M1|Out2[16]~16_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \main_processor|Dpth|D1|data_out~21_combout ;
wire \main_processor|Dpth|M6|Mux10~1_combout ;
wire \main_processor|Dpth|ALU|Mux48~2_combout ;
wire \main_processor|Dpth|ALU|result~11_combout ;
wire \main_processor|Dpth|ALU|Mux48~3_combout ;
wire \main_processor|Dpth|ALU|Mux48~4_combout ;
wire \main_processor|Dpth|ALU|Mux48~5_combout ;
wire \main_processor|Dpth|M6|Mux16~3_combout ;
wire \main_processor|Dpth|M6|Mux16~2_combout ;
wire \main_processor|Dpth|M2|Out2[15]~15_combout ;
wire \main_processor|Dpth|A|Q32[15]~feeder_combout ;
wire \main_processor|Dpth|M1|Out2[15]~15_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \main_processor|Dpth|D1|data_out~20_combout ;
wire \main_processor|Dpth|M6|Mux11~1_combout ;
wire \main_processor|Dpth|ALU|Mux47~7_combout ;
wire \main_processor|Dpth|ALU|Mux47~5_combout ;
wire \main_processor|Dpth|ALU|Mux47~4_combout ;
wire \main_processor|Dpth|ALU|Mux47~6_combout ;
wire \main_processor|Dpth|M6|Mux17~3_combout ;
wire \main_processor|Dpth|M6|Mux17~2_combout ;
wire \main_processor|Dpth|M2|Out2[14]~14_combout ;
wire \main_processor|Dpth|M4|Out2[14]~14_combout ;
wire \main_processor|Dpth|ALU|result~10_combout ;
wire \main_processor|Dpth|ALU|Mux46~3_combout ;
wire \main_processor|Dpth|ALU|Mux46~4_combout ;
wire \main_processor|Dpth|ALU|Mux46~5_combout ;
wire \main_processor|Dpth|M6|Mux18~3_combout ;
wire \main_processor|Dpth|M6|Mux18~2_combout ;
wire \main_processor|Dpth|M2|Out2[13]~13_combout ;
wire \main_processor|Dpth|M4|Out2[13]~13_combout ;
wire \main_processor|Dpth|ALU|Mux45~5_combout ;
wire \main_processor|Dpth|ALU|Mux45~6_combout ;
wire \main_processor|Dpth|M6|Mux19~3_combout ;
wire \main_processor|Dpth|M6|Mux19~2_combout ;
wire \main_processor|Dpth|M2|Out2[12]~12_combout ;
wire \main_processor|Dpth|M1|Out2[12]~12_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \main_processor|Dpth|D1|data_out~19_combout ;
wire \main_processor|Dpth|M6|Mux12~1_combout ;
wire \main_processor|C1|clr_A~0_combout ;
wire \main_processor|C1|clr_A~1_combout ;
wire \main_processor|C1|clr_A~2_combout ;
wire \main_processor|Dpth|M4|Out2[11]~11_combout ;
wire \main_processor|Dpth|ALU|Mux44~2_combout ;
wire \main_processor|Dpth|M4|Out2[10]~10_combout ;
wire \main_processor|Dpth|ALU|result~9_combout ;
wire \main_processor|Dpth|ALU|Mux44~3_combout ;
wire \main_processor|Dpth|ALU|Mux44~4_combout ;
wire \main_processor|Dpth|ALU|Mux44~5_combout ;
wire \main_processor|Dpth|M6|Mux20~3_combout ;
wire \main_processor|Dpth|M6|Mux20~2_combout ;
wire \main_processor|Dpth|M2|Out2[11]~11_combout ;
wire \main_processor|Dpth|M1|Out2[11]~11_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \main_processor|Dpth|D1|data_out~18_combout ;
wire \main_processor|Dpth|M6|Mux13~1_combout ;
wire \main_processor|C1|IM_MUX2~0_combout ;
wire \main_processor|Dpth|M5|Mux23~0_combout ;
wire \main_processor|Dpth|ALU|Mux8~3_combout ;
wire \main_processor|Dpth|ALU|Mux7~3_combout ;
wire \main_processor|Dpth|M5|Mux24~0_combout ;
wire \main_processor|Dpth|M5|Mux25~0_combout ;
wire \main_processor|Dpth|M5|Mux26~0_combout ;
wire \main_processor|Dpth|ALU|Mux5~3_combout ;
wire \main_processor|Dpth|ALU|Mux4~3_combout ;
wire \main_processor|Dpth|ALU|Mux3~3_combout ;
wire \main_processor|Dpth|M5|Mux31~0_combout ;
wire \main_processor|Dpth|ALU|Mux0~2_combout ;
wire \main_processor|Dpth|ALU|Mux1~3_combout ;
wire \main_processor|Dpth|B|Q32[1]~feeder_combout ;
wire \main_processor|Dpth|M5|Mux30~0_combout ;
wire \main_processor|Dpth|ALU|Mux1~2_combout ;
wire \main_processor|Dpth|ALU|Mux2~3_combout ;
wire \main_processor|Dpth|M5|Mux29~0_combout ;
wire \main_processor|Dpth|ALU|Mux2~2_combout ;
wire \main_processor|Dpth|M5|Mux28~0_combout ;
wire \main_processor|Dpth|ALU|Mux3~2_combout ;
wire \main_processor|Dpth|B|Q32[4]~feeder_combout ;
wire \main_processor|Dpth|M5|Mux27~0_combout ;
wire \main_processor|Dpth|ALU|Mux4~2_combout ;
wire \main_processor|Dpth|ALU|Mux5~2_combout ;
wire \main_processor|Dpth|ALU|Mux6~3_combout ;
wire \main_processor|Dpth|ALU|Mux6~2_combout ;
wire \main_processor|Dpth|ALU|Mux7~2_combout ;
wire \main_processor|Dpth|ALU|Mux8~2_combout ;
wire \main_processor|Dpth|M5|Mux22~0_combout ;
wire \main_processor|Dpth|ALU|Mux9~3_combout ;
wire \main_processor|Dpth|ALU|Mux9~2_combout ;
wire \main_processor|Dpth|ALU|Mux43~7_combout ;
wire \main_processor|Dpth|M4|Out2[9]~9_combout ;
wire \main_processor|Dpth|ALU|Mux43~5_combout ;
wire \main_processor|Dpth|ALU|Mux43~4_combout ;
wire \main_processor|Dpth|ALU|Mux43~6_combout ;
wire \main_processor|Dpth|M6|Mux21~3_combout ;
wire \main_processor|Dpth|M6|Mux21~2_combout ;
wire \main_processor|Dpth|M2|Out2[10]~10_combout ;
wire \main_processor|Dpth|M1|Out2[10]~10_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \main_processor|Dpth|D1|data_out~17_combout ;
wire \main_processor|Dpth|M6|Mux14~1_combout ;
wire \main_processor|C1|ALU_op~0_combout ;
wire \main_processor|Dpth|ALU|Mux42~2_combout ;
wire \main_processor|Dpth|ALU|result~8_combout ;
wire \main_processor|Dpth|M4|Out2[8]~8_combout ;
wire \main_processor|Dpth|ALU|Mux42~3_combout ;
wire \main_processor|Dpth|ALU|Mux42~4_combout ;
wire \main_processor|Dpth|ALU|Mux42~5_combout ;
wire \main_processor|Dpth|M6|Mux22~3_combout ;
wire \main_processor|Dpth|M6|Mux22~2_combout ;
wire \main_processor|Dpth|M2|Out2[9]~9_combout ;
wire \main_processor|Dpth|M1|Out2[9]~9_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \main_processor|Dpth|D1|data_out~8_combout ;
wire \main_processor|Dpth|M6|Mux23~2_combout ;
wire \main_processor|Dpth|M2|Out2[8]~8_combout ;
wire \main_processor|Dpth|M1|Out2[8]~8_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \main_processor|Dpth|D1|data_out~16_combout ;
wire \main_processor|Dpth|M6|Mux15~1_combout ;
wire \main_processor|C1|ALU_op~2_combout ;
wire \main_processor|Dpth|ALU|Mux66~0_combout ;
wire \main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ;
wire \main_processor|Dpth|M4|Out2[7]~7_combout ;
wire \main_processor|Dpth|ALU|Mux40~2_combout ;
wire \main_processor|Dpth|M4|Out2[6]~6_combout ;
wire \main_processor|Dpth|ALU|result~7_combout ;
wire \main_processor|Dpth|ALU|Mux40~3_combout ;
wire \main_processor|Dpth|ALU|Mux40~4_combout ;
wire \main_processor|Dpth|ALU|Mux40~5_combout ;
wire \main_processor|Dpth|M6|Mux24~3_combout ;
wire \main_processor|Dpth|M6|Mux24~2_combout ;
wire \main_processor|Dpth|M2|Out2[7]~7_combout ;
wire \main_processor|Dpth|M1|Out2[7]~7_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \main_processor|Dpth|D1|data_out~13_combout ;
wire \main_processor|Dpth|M6|Mux18~4_combout ;
wire \main_processor|Dpth|ALU|Mux39~4_combout ;
wire \main_processor|Dpth|ALU|Mux39~7_combout ;
wire \main_processor|Dpth|M4|Out2[5]~5_combout ;
wire \main_processor|Dpth|ALU|Mux39~5_combout ;
wire \main_processor|Dpth|ALU|Mux39~6_combout ;
wire \main_processor|Dpth|M6|Mux25~3_combout ;
wire \main_processor|Dpth|M6|Mux25~2_combout ;
wire \main_processor|Dpth|M2|Out2[6]~6_combout ;
wire \main_processor|Dpth|A|Q32[6]~feeder_combout ;
wire \main_processor|Dpth|M1|Out2[6]~6_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \main_processor|Dpth|D1|data_out~12_combout ;
wire \main_processor|Dpth|M6|Mux19~4_combout ;
wire \main_processor|Dpth|ALU|Mux38~2_combout ;
wire \main_processor|Dpth|ALU|result~6_combout ;
wire \main_processor|Dpth|M4|Out2[4]~4_combout ;
wire \main_processor|Dpth|ALU|Mux38~3_combout ;
wire \main_processor|Dpth|ALU|Mux38~4_combout ;
wire \main_processor|Dpth|ALU|Mux38~5_combout ;
wire \main_processor|Dpth|M6|Mux26~3_combout ;
wire \main_processor|Dpth|M6|Mux26~2_combout ;
wire \main_processor|Dpth|M2|Out2[5]~5_combout ;
wire \main_processor|Dpth|M1|Out2[5]~5_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \main_processor|Dpth|D1|data_out~11_combout ;
wire \main_processor|Dpth|M6|Mux20~4_combout ;
wire \main_processor|Dpth|M4|Out2[3]~3_combout ;
wire \main_processor|Dpth|ALU|Mux37~7_combout ;
wire \main_processor|Dpth|ALU|Mux37~5_combout ;
wire \main_processor|Dpth|ALU|Mux37~4_combout ;
wire \main_processor|Dpth|ALU|Mux37~6_combout ;
wire \main_processor|Dpth|M6|Mux27~3_combout ;
wire \main_processor|Dpth|M2|Out2[4]~4_combout ;
wire \main_processor|Dpth|A|Q32[4]~feeder_combout ;
wire \main_processor|Dpth|M1|Out2[4]~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \main_processor|Dpth|D1|data_out~10_combout ;
wire \main_processor|Dpth|M6|Mux21~4_combout ;
wire \main_processor|Dpth|M4|Out2[2]~2_combout ;
wire \main_processor|Dpth|ALU|result~5_combout ;
wire \main_processor|Dpth|ALU|Mux36~5_combout ;
wire \main_processor|Dpth|ALU|Mux36~6_combout ;
wire \main_processor|Dpth|ALU|Mux36~4_combout ;
wire \main_processor|Dpth|ALU|Mux36~7_combout ;
wire \main_processor|Dpth|M6|Mux28~3_combout ;
wire \main_processor|Dpth|M6|Mux28~2_combout ;
wire \main_processor|Dpth|M2|Out2[3]~3_combout ;
wire \main_processor|Dpth|M1|Out2[3]~3_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \main_processor|Dpth|D1|data_out~9_combout ;
wire \main_processor|Dpth|M6|Mux22~4_combout ;
wire \main_processor|Dpth|ALU|Mux41~4_combout ;
wire \main_processor|Dpth|ALU|Mux41~7_combout ;
wire \main_processor|Dpth|ALU|Mux41~5_combout ;
wire \main_processor|Dpth|ALU|Mux41~6_combout ;
wire \main_processor|Dpth|M6|Mux23~3_combout ;
wire \main_processor|Dpth|M6|Mux23~4_combout ;
wire \main_processor|Dpth|ALU|Mux35~4_combout ;
wire \main_processor|Dpth|ALU|Mux35~7_combout ;
wire \main_processor|Dpth|M4|Out2[1]~1_combout ;
wire \main_processor|Dpth|ALU|Mux35~5_combout ;
wire \main_processor|Dpth|ALU|Mux35~6_combout ;
wire \main_processor|Dpth|M6|Mux29~3_combout ;
wire \main_processor|Dpth|M6|Mux29~2_combout ;
wire \main_processor|Dpth|M2|Out2[2]~2_combout ;
wire \main_processor|Dpth|M1|Out2[2]~2_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \main_processor|Dpth|D1|data_out~15_combout ;
wire \main_processor|Dpth|M6|Mux16~4_combout ;
wire \main_processor|C1|ALU_op~1_combout ;
wire \main_processor|Dpth|ALU|Mux33~2_combout ;
wire \main_processor|Dpth|ALU|Mux60~2_combout ;
wire \main_processor|Dpth|ALU|Mux60~5_combout ;
wire \main_processor|Dpth|ALU|Mux60~3_combout ;
wire \main_processor|Dpth|ALU|Mux60~4_combout ;
wire \main_processor|Dpth|ALU|Equal0~8_combout ;
wire \main_processor|Dpth|ALU|Equal0~5_combout ;
wire \main_processor|Dpth|ALU|Equal0~6_combout ;
wire \main_processor|Dpth|ALU|Equal0~7_combout ;
wire \main_processor|Dpth|ALU|Equal0~9_combout ;
wire \main_processor|Dpth|ALU|Equal0~3_combout ;
wire \main_processor|Dpth|ALU|Equal0~1_combout ;
wire \main_processor|Dpth|M4|Out2[0]~0_combout ;
wire \main_processor|Dpth|ALU|Mux33~5_combout ;
wire \main_processor|Dpth|ALU|Mux33~3_combout ;
wire \main_processor|Dpth|ALU|Mux33~4_combout ;
wire \main_processor|Dpth|ALU|result~4_combout ;
wire \main_processor|Dpth|ALU|Mux34~3_combout ;
wire \main_processor|Dpth|ALU|Mux34~4_combout ;
wire \main_processor|Dpth|ALU|Mux34~2_combout ;
wire \main_processor|Dpth|ALU|Mux34~5_combout ;
wire \main_processor|Dpth|ALU|Equal0~0_combout ;
wire \main_processor|Dpth|ALU|Equal0~2_combout ;
wire \main_processor|Dpth|ALU|Equal0~4_combout ;
wire \main_processor|Dpth|ALU|Equal0~10_combout ;
wire \main_processor|C1|clr_Z~0_combout ;
wire \main_processor|C1|clr_Z~1_combout ;
wire \main_processor|C1|Mux6~0_combout ;
wire \main_processor|C1|ld_C~0_combout ;
wire \main_processor|Dpth|Z|Q~q ;
wire \main_processor|Dpth|ProgCount|process_0~2_combout ;
wire \main_processor|Dpth|ProgCount|process_0~1_combout ;
wire \main_processor|Dpth|ProgCount|process_0~3_combout ;
wire \main_processor|Dpth|ProgCount|q~32_combout ;
wire \main_processor|Dpth|ProgCount|q[2]~reg0_q ;
wire \main_processor|Dpth|M6|Mux30~3_combout ;
wire \main_processor|Dpth|M2|Out2[1]~1_combout ;
wire \main_processor|Dpth|M1|Out2[1]~1_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \main_processor|Dpth|D1|data_out~7_combout ;
wire \main_processor|Dpth|M6|Mux24~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \main_processor|Dpth|D1|data_out~6_combout ;
wire \main_processor|Dpth|M6|Mux25~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \main_processor|Dpth|D1|data_out~5_combout ;
wire \main_processor|Dpth|M6|Mux26~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \main_processor|Dpth|D1|data_out~4_combout ;
wire \main_processor|Dpth|M6|Mux27~4_combout ;
wire \main_processor|Dpth|IR|Q32[4]~feeder_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \main_processor|Dpth|D1|data_out~3_combout ;
wire \main_processor|Dpth|M6|Mux28~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \main_processor|Dpth|D1|data_out~2_combout ;
wire \main_processor|Dpth|M6|Mux29~4_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \main_processor|Dpth|D1|data_out~1_combout ;
wire \main_processor|Dpth|M6|Mux30~4_combout ;
wire \main_processor|Dpth|ProgCount|Add0~2_combout ;
wire \main_processor|Dpth|ProgCount|q[1]~1_combout ;
wire \main_processor|Dpth|ProgCount|q[1]~reg0_q ;
wire \main_processor|C1|clr_B~0_combout ;
wire \main_processor|C1|clr_B~1_combout ;
wire \main_processor|Dpth|M1|Out2[0]~0_combout ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \main_processor|Dpth|D1|data_out~0_combout ;
wire \main_processor|Dpth|M6|Mux31~3_combout ;
wire \main_processor|Dpth|M6|Mux31~4_combout ;
wire \main_processor|Dpth|IR|Q32[0]~feeder_combout ;
wire \main_processor|Dpth|ProgCount|Add0~0_combout ;
wire \main_processor|Dpth|ProgCount|q[0]~0_combout ;
wire \main_processor|Dpth|ProgCount|q[0]~reg0_q ;
wire \main_processor|C1|wen~1_combout ;
wire \main_processor|C1|process_2~1_combout ;
wire \main_processor|C1|process_2~0_combout ;
wire \main_processor|C1|Mux22~0_combout ;
wire \main_processor|C1|en~0_combout ;
wire \main_processor|C1|en~1_combout ;
wire \main_processor|C1|en~q ;
wire \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \main_processor|Dpth|D1|data_out~14_combout ;
wire \main_processor|Dpth|M6|Mux17~4_combout ;
wire \main_processor|C1|Selector3~0_combout ;
wire \main_processor|C1|A_Mux~combout ;
wire \main_processor|Dpth|M6|Mux31~2_combout ;
wire \main_processor|Dpth|M2|Out2[0]~0_combout ;
wire \main_processor|Dpth|ALU|Mux31~0_combout ;
wire \main_processor|C1|clr_C~1_combout ;
wire \main_processor|Dpth|C|Q~q ;
wire \main_processor|Dpth|ProgCount|Add0~11 ;
wire \main_processor|Dpth|ProgCount|Add0~12_combout ;
wire \main_processor|Dpth|ProgCount|q[6]~6_combout ;
wire \main_processor|Dpth|ProgCount|q[6]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~13 ;
wire \main_processor|Dpth|ProgCount|Add0~14_combout ;
wire \main_processor|Dpth|ProgCount|q[7]~7_combout ;
wire \main_processor|Dpth|ProgCount|q[7]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~15 ;
wire \main_processor|Dpth|ProgCount|Add0~16_combout ;
wire \main_processor|Dpth|ProgCount|q[8]~8_combout ;
wire \main_processor|Dpth|ProgCount|q[8]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~17 ;
wire \main_processor|Dpth|ProgCount|Add0~18_combout ;
wire \main_processor|Dpth|ProgCount|q[9]~9_combout ;
wire \main_processor|Dpth|ProgCount|q[9]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~19 ;
wire \main_processor|Dpth|ProgCount|Add0~20_combout ;
wire \main_processor|Dpth|ProgCount|q[10]~10_combout ;
wire \main_processor|Dpth|ProgCount|q[10]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~21 ;
wire \main_processor|Dpth|ProgCount|Add0~22_combout ;
wire \main_processor|Dpth|ProgCount|q[11]~11_combout ;
wire \main_processor|Dpth|ProgCount|q[11]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~23 ;
wire \main_processor|Dpth|ProgCount|Add0~24_combout ;
wire \main_processor|Dpth|ProgCount|q[12]~12_combout ;
wire \main_processor|Dpth|ProgCount|q[12]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~25 ;
wire \main_processor|Dpth|ProgCount|Add0~26_combout ;
wire \main_processor|Dpth|ProgCount|q[13]~13_combout ;
wire \main_processor|Dpth|ProgCount|q[13]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~27 ;
wire \main_processor|Dpth|ProgCount|Add0~28_combout ;
wire \main_processor|Dpth|ProgCount|q[14]~14_combout ;
wire \main_processor|Dpth|ProgCount|q[14]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~29 ;
wire \main_processor|Dpth|ProgCount|Add0~30_combout ;
wire \main_processor|Dpth|ProgCount|q[15]~15_combout ;
wire \main_processor|Dpth|ProgCount|q[15]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~33_combout ;
wire \main_processor|Dpth|ProgCount|Add0~31 ;
wire \main_processor|Dpth|ProgCount|Add0~32_combout ;
wire \main_processor|Dpth|ProgCount|q[16]~16_combout ;
wire \main_processor|Dpth|ProgCount|q[16]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~34_combout ;
wire \main_processor|Dpth|ProgCount|Add0~33 ;
wire \main_processor|Dpth|ProgCount|Add0~34_combout ;
wire \main_processor|Dpth|ProgCount|q[17]~17_combout ;
wire \main_processor|Dpth|ProgCount|q[17]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~35 ;
wire \main_processor|Dpth|ProgCount|Add0~36_combout ;
wire \main_processor|Dpth|ProgCount|q~35_combout ;
wire \main_processor|Dpth|ProgCount|q[18]~18_combout ;
wire \main_processor|Dpth|ProgCount|q[18]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~37 ;
wire \main_processor|Dpth|ProgCount|Add0~38_combout ;
wire \main_processor|Dpth|ProgCount|q~36_combout ;
wire \main_processor|Dpth|ProgCount|q[19]~19_combout ;
wire \main_processor|Dpth|ProgCount|q[19]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~37_combout ;
wire \main_processor|Dpth|ProgCount|Add0~39 ;
wire \main_processor|Dpth|ProgCount|Add0~40_combout ;
wire \main_processor|Dpth|ProgCount|q[20]~20_combout ;
wire \main_processor|Dpth|ProgCount|q[20]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~38_combout ;
wire \main_processor|Dpth|ProgCount|Add0~41 ;
wire \main_processor|Dpth|ProgCount|Add0~42_combout ;
wire \main_processor|Dpth|ProgCount|q[21]~21_combout ;
wire \main_processor|Dpth|ProgCount|q[21]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~43 ;
wire \main_processor|Dpth|ProgCount|Add0~44_combout ;
wire \main_processor|Dpth|ProgCount|q~39_combout ;
wire \main_processor|Dpth|ProgCount|q[22]~22_combout ;
wire \main_processor|Dpth|ProgCount|q[22]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~45 ;
wire \main_processor|Dpth|ProgCount|Add0~46_combout ;
wire \main_processor|Dpth|ProgCount|q~40_combout ;
wire \main_processor|Dpth|ProgCount|q[23]~23_combout ;
wire \main_processor|Dpth|ProgCount|q[23]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~47 ;
wire \main_processor|Dpth|ProgCount|Add0~48_combout ;
wire \main_processor|Dpth|ProgCount|q~41_combout ;
wire \main_processor|Dpth|ProgCount|q[24]~24_combout ;
wire \main_processor|Dpth|ProgCount|q[24]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~49 ;
wire \main_processor|Dpth|ProgCount|Add0~50_combout ;
wire \main_processor|Dpth|ProgCount|q~42_combout ;
wire \main_processor|Dpth|ProgCount|q[25]~25_combout ;
wire \main_processor|Dpth|ProgCount|q[25]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~43_combout ;
wire \main_processor|Dpth|ProgCount|Add0~51 ;
wire \main_processor|Dpth|ProgCount|Add0~52_combout ;
wire \main_processor|Dpth|ProgCount|q[26]~26_combout ;
wire \main_processor|Dpth|ProgCount|q[26]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~44_combout ;
wire \main_processor|Dpth|ProgCount|Add0~53 ;
wire \main_processor|Dpth|ProgCount|Add0~54_combout ;
wire \main_processor|Dpth|ProgCount|q[27]~27_combout ;
wire \main_processor|Dpth|ProgCount|q[27]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~45_combout ;
wire \main_processor|Dpth|ProgCount|Add0~55 ;
wire \main_processor|Dpth|ProgCount|Add0~56_combout ;
wire \main_processor|Dpth|ProgCount|q[28]~28_combout ;
wire \main_processor|Dpth|ProgCount|q[28]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~57 ;
wire \main_processor|Dpth|ProgCount|Add0~58_combout ;
wire \main_processor|Dpth|ProgCount|q~46_combout ;
wire \main_processor|Dpth|ProgCount|q[29]~29_combout ;
wire \main_processor|Dpth|ProgCount|q[29]~reg0_q ;
wire \main_processor|Dpth|ProgCount|q~47_combout ;
wire \main_processor|Dpth|ProgCount|Add0~59 ;
wire \main_processor|Dpth|ProgCount|Add0~60_combout ;
wire \main_processor|Dpth|ProgCount|q[30]~30_combout ;
wire \main_processor|Dpth|ProgCount|q[30]~reg0_q ;
wire \main_processor|Dpth|ProgCount|Add0~61 ;
wire \main_processor|Dpth|ProgCount|Add0~62_combout ;
wire \main_processor|Dpth|ProgCount|q[31]~31_combout ;
wire \main_processor|Dpth|ProgCount|q[31]~reg0_q ;
wire \main_processor|C1|T[0]~0_combout ;
wire \main_processor|C1|T[1]~1_combout ;
wire \main_processor|C1|T[2]~feeder_combout ;
wire [31:0] \main_processor|Dpth|A|Q32 ;
wire [31:0] \main_processor|Dpth|B|Q32 ;
wire [31:0] \main_memory|altsyncram_component|auto_generated|q_a ;
wire [31:0] \main_processor|Dpth|IR|Q32 ;
wire [31:0] \main_processor|Dpth|ALU|result ;
wire [31:0] \main_processor|Dpth|ALU|cOut ;
wire [31:0] \main_processor|Dpth|D1|data_out ;
wire [2:0] \main_processor|C1|T ;
wire [1:0] \main_processor|C1|IM_MUX2 ;
wire [1:0] \main_processor|C1|DATA_Mux ;
wire [2:0] \main_processor|C1|ALU_op ;
wire [31:0] \main_processor|R1|counter ;

wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [35:0] \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \main_memory|altsyncram_component|auto_generated|q_a [0] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [1] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [2] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [3] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [4] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [5] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [6] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [7] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [8] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [9] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [10] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [11] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [12] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [13] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \main_memory|altsyncram_component|auto_generated|q_a [14] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [15] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [16] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [17] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [18] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [19] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [20] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [21] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [22] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [23] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [24] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [25] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [26] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [27] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \main_memory|altsyncram_component|auto_generated|q_a [28] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \main_memory|altsyncram_component|auto_generated|q_a [29] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \main_memory|altsyncram_component|auto_generated|q_a [30] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \main_memory|altsyncram_component|auto_generated|q_a [31] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a1  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a2  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a3  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a4  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a5  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a6  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a7  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a8  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a9  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a10  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a11  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a12  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a13  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a14  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a15  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a16  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a17  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a18  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a19  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a20  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a21  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a22  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a23  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a24  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a25  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a26  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a27  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a28  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a29  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a30  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a31  = \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \outA[0]~output (
	.i(\main_processor|Dpth|A|Q32 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[0]~output .bus_hold = "false";
defparam \outA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \outA[1]~output (
	.i(\main_processor|Dpth|A|Q32 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[1]~output .bus_hold = "false";
defparam \outA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \outA[2]~output (
	.i(\main_processor|Dpth|A|Q32 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[2]~output .bus_hold = "false";
defparam \outA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \outA[3]~output (
	.i(\main_processor|Dpth|A|Q32 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[3]~output .bus_hold = "false";
defparam \outA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \outA[4]~output (
	.i(\main_processor|Dpth|A|Q32 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[4]~output .bus_hold = "false";
defparam \outA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \outA[5]~output (
	.i(\main_processor|Dpth|A|Q32 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[5]~output .bus_hold = "false";
defparam \outA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y11_N2
cycloneive_io_obuf \outA[6]~output (
	.i(\main_processor|Dpth|A|Q32 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[6]~output .bus_hold = "false";
defparam \outA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \outA[7]~output (
	.i(\main_processor|Dpth|A|Q32 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[7]~output .bus_hold = "false";
defparam \outA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \outA[8]~output (
	.i(\main_processor|Dpth|A|Q32 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[8]~output .bus_hold = "false";
defparam \outA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \outA[9]~output (
	.i(\main_processor|Dpth|A|Q32 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[9]~output .bus_hold = "false";
defparam \outA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \outA[10]~output (
	.i(\main_processor|Dpth|A|Q32 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[10]~output .bus_hold = "false";
defparam \outA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \outA[11]~output (
	.i(\main_processor|Dpth|A|Q32 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[11]~output .bus_hold = "false";
defparam \outA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \outA[12]~output (
	.i(\main_processor|Dpth|A|Q32 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[12]~output .bus_hold = "false";
defparam \outA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \outA[13]~output (
	.i(\main_processor|Dpth|A|Q32 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[13]~output .bus_hold = "false";
defparam \outA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \outA[14]~output (
	.i(\main_processor|Dpth|A|Q32 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[14]~output .bus_hold = "false";
defparam \outA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \outA[15]~output (
	.i(\main_processor|Dpth|A|Q32 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[15]~output .bus_hold = "false";
defparam \outA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \outA[16]~output (
	.i(\main_processor|Dpth|A|Q32 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[16]~output .bus_hold = "false";
defparam \outA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \outA[17]~output (
	.i(\main_processor|Dpth|A|Q32 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[17]~output .bus_hold = "false";
defparam \outA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \outA[18]~output (
	.i(\main_processor|Dpth|A|Q32 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[18]~output .bus_hold = "false";
defparam \outA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \outA[19]~output (
	.i(\main_processor|Dpth|A|Q32 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[19]~output .bus_hold = "false";
defparam \outA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \outA[20]~output (
	.i(\main_processor|Dpth|A|Q32 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[20]~output .bus_hold = "false";
defparam \outA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \outA[21]~output (
	.i(\main_processor|Dpth|A|Q32 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[21]~output .bus_hold = "false";
defparam \outA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \outA[22]~output (
	.i(\main_processor|Dpth|A|Q32 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[22]~output .bus_hold = "false";
defparam \outA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \outA[23]~output (
	.i(\main_processor|Dpth|A|Q32 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[23]~output .bus_hold = "false";
defparam \outA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \outA[24]~output (
	.i(\main_processor|Dpth|A|Q32 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[24]~output .bus_hold = "false";
defparam \outA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneive_io_obuf \outA[25]~output (
	.i(\main_processor|Dpth|A|Q32 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[25]~output .bus_hold = "false";
defparam \outA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \outA[26]~output (
	.i(\main_processor|Dpth|A|Q32 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[26]~output .bus_hold = "false";
defparam \outA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N16
cycloneive_io_obuf \outA[27]~output (
	.i(\main_processor|Dpth|A|Q32 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[27]~output .bus_hold = "false";
defparam \outA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \outA[28]~output (
	.i(\main_processor|Dpth|A|Q32 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[28]~output .bus_hold = "false";
defparam \outA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \outA[29]~output (
	.i(\main_processor|Dpth|A|Q32 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[29]~output .bus_hold = "false";
defparam \outA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \outA[30]~output (
	.i(\main_processor|Dpth|A|Q32 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[30]~output .bus_hold = "false";
defparam \outA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \outA[31]~output (
	.i(\main_processor|Dpth|A|Q32 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[31]~output .bus_hold = "false";
defparam \outA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \outB[0]~output (
	.i(\main_processor|Dpth|B|Q32 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[0]~output .bus_hold = "false";
defparam \outB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \outB[1]~output (
	.i(\main_processor|Dpth|B|Q32 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[1]~output .bus_hold = "false";
defparam \outB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \outB[2]~output (
	.i(\main_processor|Dpth|B|Q32 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[2]~output .bus_hold = "false";
defparam \outB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \outB[3]~output (
	.i(\main_processor|Dpth|B|Q32 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[3]~output .bus_hold = "false";
defparam \outB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \outB[4]~output (
	.i(\main_processor|Dpth|B|Q32 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[4]~output .bus_hold = "false";
defparam \outB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \outB[5]~output (
	.i(\main_processor|Dpth|B|Q32 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[5]~output .bus_hold = "false";
defparam \outB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \outB[6]~output (
	.i(\main_processor|Dpth|B|Q32 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[6]~output .bus_hold = "false";
defparam \outB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N16
cycloneive_io_obuf \outB[7]~output (
	.i(\main_processor|Dpth|B|Q32 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[7]~output .bus_hold = "false";
defparam \outB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cycloneive_io_obuf \outB[8]~output (
	.i(\main_processor|Dpth|B|Q32 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[8]~output .bus_hold = "false";
defparam \outB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \outB[9]~output (
	.i(\main_processor|Dpth|B|Q32 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[9]~output .bus_hold = "false";
defparam \outB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \outB[10]~output (
	.i(\main_processor|Dpth|B|Q32 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[10]~output .bus_hold = "false";
defparam \outB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \outB[11]~output (
	.i(\main_processor|Dpth|B|Q32 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[11]~output .bus_hold = "false";
defparam \outB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \outB[12]~output (
	.i(\main_processor|Dpth|B|Q32 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[12]~output .bus_hold = "false";
defparam \outB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \outB[13]~output (
	.i(\main_processor|Dpth|B|Q32 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[13]~output .bus_hold = "false";
defparam \outB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \outB[14]~output (
	.i(\main_processor|Dpth|B|Q32 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[14]~output .bus_hold = "false";
defparam \outB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \outB[15]~output (
	.i(\main_processor|Dpth|B|Q32 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[15]~output .bus_hold = "false";
defparam \outB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \outB[16]~output (
	.i(\main_processor|Dpth|B|Q32 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[16]~output .bus_hold = "false";
defparam \outB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \outB[17]~output (
	.i(\main_processor|Dpth|B|Q32 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[17]~output .bus_hold = "false";
defparam \outB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \outB[18]~output (
	.i(\main_processor|Dpth|B|Q32 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[18]~output .bus_hold = "false";
defparam \outB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \outB[19]~output (
	.i(\main_processor|Dpth|B|Q32 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[19]~output .bus_hold = "false";
defparam \outB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \outB[20]~output (
	.i(\main_processor|Dpth|B|Q32 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[20]~output .bus_hold = "false";
defparam \outB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \outB[21]~output (
	.i(\main_processor|Dpth|B|Q32 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[21]~output .bus_hold = "false";
defparam \outB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \outB[22]~output (
	.i(\main_processor|Dpth|B|Q32 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[22]~output .bus_hold = "false";
defparam \outB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \outB[23]~output (
	.i(\main_processor|Dpth|B|Q32 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[23]~output .bus_hold = "false";
defparam \outB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \outB[24]~output (
	.i(\main_processor|Dpth|B|Q32 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[24]~output .bus_hold = "false";
defparam \outB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \outB[25]~output (
	.i(\main_processor|Dpth|B|Q32 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[25]~output .bus_hold = "false";
defparam \outB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \outB[26]~output (
	.i(\main_processor|Dpth|B|Q32 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[26]~output .bus_hold = "false";
defparam \outB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \outB[27]~output (
	.i(\main_processor|Dpth|B|Q32 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[27]~output .bus_hold = "false";
defparam \outB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \outB[28]~output (
	.i(\main_processor|Dpth|B|Q32 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[28]~output .bus_hold = "false";
defparam \outB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \outB[29]~output (
	.i(\main_processor|Dpth|B|Q32 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[29]~output .bus_hold = "false";
defparam \outB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \outB[30]~output (
	.i(\main_processor|Dpth|B|Q32 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[30]~output .bus_hold = "false";
defparam \outB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \outB[31]~output (
	.i(\main_processor|Dpth|B|Q32 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[31]~output .bus_hold = "false";
defparam \outB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneive_io_obuf \outC~output (
	.i(\main_processor|Dpth|C|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outC~output_o ),
	.obar());
// synopsys translate_off
defparam \outC~output .bus_hold = "false";
defparam \outC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \outZ~output (
	.i(\main_processor|Dpth|Z|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outZ~output_o ),
	.obar());
// synopsys translate_off
defparam \outZ~output .bus_hold = "false";
defparam \outZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \outIR[0]~output (
	.i(\main_processor|Dpth|IR|Q32 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[0]~output .bus_hold = "false";
defparam \outIR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \outIR[1]~output (
	.i(\main_processor|Dpth|IR|Q32 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[1]~output .bus_hold = "false";
defparam \outIR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \outIR[2]~output (
	.i(\main_processor|Dpth|IR|Q32 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[2]~output .bus_hold = "false";
defparam \outIR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \outIR[3]~output (
	.i(\main_processor|Dpth|IR|Q32 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[3]~output .bus_hold = "false";
defparam \outIR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \outIR[4]~output (
	.i(\main_processor|Dpth|IR|Q32 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[4]~output .bus_hold = "false";
defparam \outIR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \outIR[5]~output (
	.i(\main_processor|Dpth|IR|Q32 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[5]~output .bus_hold = "false";
defparam \outIR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \outIR[6]~output (
	.i(\main_processor|Dpth|IR|Q32 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[6]~output .bus_hold = "false";
defparam \outIR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \outIR[7]~output (
	.i(\main_processor|Dpth|IR|Q32 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[7]~output .bus_hold = "false";
defparam \outIR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneive_io_obuf \outIR[8]~output (
	.i(\main_processor|Dpth|IR|Q32 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[8]~output .bus_hold = "false";
defparam \outIR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \outIR[9]~output (
	.i(\main_processor|Dpth|IR|Q32 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[9]~output .bus_hold = "false";
defparam \outIR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \outIR[10]~output (
	.i(\main_processor|Dpth|IR|Q32 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[10]~output .bus_hold = "false";
defparam \outIR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \outIR[11]~output (
	.i(\main_processor|Dpth|IR|Q32 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[11]~output .bus_hold = "false";
defparam \outIR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \outIR[12]~output (
	.i(\main_processor|Dpth|IR|Q32 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[12]~output .bus_hold = "false";
defparam \outIR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \outIR[13]~output (
	.i(\main_processor|Dpth|IR|Q32 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[13]~output .bus_hold = "false";
defparam \outIR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \outIR[14]~output (
	.i(\main_processor|Dpth|IR|Q32 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[14]~output .bus_hold = "false";
defparam \outIR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \outIR[15]~output (
	.i(\main_processor|Dpth|IR|Q32 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[15]~output .bus_hold = "false";
defparam \outIR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneive_io_obuf \outIR[16]~output (
	.i(\main_processor|Dpth|IR|Q32 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[16]~output .bus_hold = "false";
defparam \outIR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \outIR[17]~output (
	.i(\main_processor|Dpth|IR|Q32 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[17]~output .bus_hold = "false";
defparam \outIR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \outIR[18]~output (
	.i(\main_processor|Dpth|IR|Q32 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[18]~output .bus_hold = "false";
defparam \outIR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \outIR[19]~output (
	.i(\main_processor|Dpth|IR|Q32 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[19]~output .bus_hold = "false";
defparam \outIR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \outIR[20]~output (
	.i(\main_processor|Dpth|IR|Q32 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[20]~output .bus_hold = "false";
defparam \outIR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \outIR[21]~output (
	.i(\main_processor|Dpth|IR|Q32 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[21]~output .bus_hold = "false";
defparam \outIR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \outIR[22]~output (
	.i(\main_processor|Dpth|IR|Q32 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[22]~output .bus_hold = "false";
defparam \outIR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \outIR[23]~output (
	.i(\main_processor|Dpth|IR|Q32 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[23]~output .bus_hold = "false";
defparam \outIR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \outIR[24]~output (
	.i(\main_processor|Dpth|IR|Q32 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[24]~output .bus_hold = "false";
defparam \outIR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneive_io_obuf \outIR[25]~output (
	.i(\main_processor|Dpth|IR|Q32 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[25]~output .bus_hold = "false";
defparam \outIR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \outIR[26]~output (
	.i(\main_processor|Dpth|IR|Q32 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[26]~output .bus_hold = "false";
defparam \outIR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \outIR[27]~output (
	.i(\main_processor|Dpth|IR|Q32 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[27]~output .bus_hold = "false";
defparam \outIR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \outIR[28]~output (
	.i(\main_processor|Dpth|IR|Q32 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[28]~output .bus_hold = "false";
defparam \outIR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \outIR[29]~output (
	.i(\main_processor|Dpth|IR|Q32 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[29]~output .bus_hold = "false";
defparam \outIR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \outIR[30]~output (
	.i(\main_processor|Dpth|IR|Q32 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[30]~output .bus_hold = "false";
defparam \outIR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \outIR[31]~output (
	.i(\main_processor|Dpth|IR|Q32 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[31]~output .bus_hold = "false";
defparam \outIR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \outPC[0]~output (
	.i(\main_processor|Dpth|ProgCount|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[0]~output .bus_hold = "false";
defparam \outPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \outPC[1]~output (
	.i(\main_processor|Dpth|ProgCount|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[1]~output .bus_hold = "false";
defparam \outPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \outPC[2]~output (
	.i(\main_processor|Dpth|ProgCount|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[2]~output .bus_hold = "false";
defparam \outPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneive_io_obuf \outPC[3]~output (
	.i(\main_processor|Dpth|ProgCount|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[3]~output .bus_hold = "false";
defparam \outPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \outPC[4]~output (
	.i(\main_processor|Dpth|ProgCount|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[4]~output .bus_hold = "false";
defparam \outPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \outPC[5]~output (
	.i(\main_processor|Dpth|ProgCount|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[5]~output .bus_hold = "false";
defparam \outPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \outPC[6]~output (
	.i(\main_processor|Dpth|ProgCount|q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[6]~output .bus_hold = "false";
defparam \outPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \outPC[7]~output (
	.i(\main_processor|Dpth|ProgCount|q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[7]~output .bus_hold = "false";
defparam \outPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \outPC[8]~output (
	.i(\main_processor|Dpth|ProgCount|q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[8]~output .bus_hold = "false";
defparam \outPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \outPC[9]~output (
	.i(\main_processor|Dpth|ProgCount|q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[9]~output .bus_hold = "false";
defparam \outPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \outPC[10]~output (
	.i(\main_processor|Dpth|ProgCount|q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[10]~output .bus_hold = "false";
defparam \outPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \outPC[11]~output (
	.i(\main_processor|Dpth|ProgCount|q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[11]~output .bus_hold = "false";
defparam \outPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \outPC[12]~output (
	.i(\main_processor|Dpth|ProgCount|q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[12]~output .bus_hold = "false";
defparam \outPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \outPC[13]~output (
	.i(\main_processor|Dpth|ProgCount|q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[13]~output .bus_hold = "false";
defparam \outPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \outPC[14]~output (
	.i(\main_processor|Dpth|ProgCount|q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[14]~output .bus_hold = "false";
defparam \outPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \outPC[15]~output (
	.i(\main_processor|Dpth|ProgCount|q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[15]~output .bus_hold = "false";
defparam \outPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \outPC[16]~output (
	.i(\main_processor|Dpth|ProgCount|q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[16]~output .bus_hold = "false";
defparam \outPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \outPC[17]~output (
	.i(\main_processor|Dpth|ProgCount|q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[17]~output .bus_hold = "false";
defparam \outPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \outPC[18]~output (
	.i(\main_processor|Dpth|ProgCount|q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[18]~output .bus_hold = "false";
defparam \outPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \outPC[19]~output (
	.i(\main_processor|Dpth|ProgCount|q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[19]~output .bus_hold = "false";
defparam \outPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \outPC[20]~output (
	.i(\main_processor|Dpth|ProgCount|q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[20]~output .bus_hold = "false";
defparam \outPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \outPC[21]~output (
	.i(\main_processor|Dpth|ProgCount|q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[21]~output .bus_hold = "false";
defparam \outPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \outPC[22]~output (
	.i(\main_processor|Dpth|ProgCount|q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[22]~output .bus_hold = "false";
defparam \outPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \outPC[23]~output (
	.i(\main_processor|Dpth|ProgCount|q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[23]~output .bus_hold = "false";
defparam \outPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \outPC[24]~output (
	.i(\main_processor|Dpth|ProgCount|q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[24]~output .bus_hold = "false";
defparam \outPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \outPC[25]~output (
	.i(\main_processor|Dpth|ProgCount|q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[25]~output .bus_hold = "false";
defparam \outPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \outPC[26]~output (
	.i(\main_processor|Dpth|ProgCount|q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[26]~output .bus_hold = "false";
defparam \outPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \outPC[27]~output (
	.i(\main_processor|Dpth|ProgCount|q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[27]~output .bus_hold = "false";
defparam \outPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \outPC[28]~output (
	.i(\main_processor|Dpth|ProgCount|q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[28]~output .bus_hold = "false";
defparam \outPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \outPC[29]~output (
	.i(\main_processor|Dpth|ProgCount|q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[29]~output .bus_hold = "false";
defparam \outPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \outPC[30]~output (
	.i(\main_processor|Dpth|ProgCount|q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[30]~output .bus_hold = "false";
defparam \outPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \outPC[31]~output (
	.i(\main_processor|Dpth|ProgCount|q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[31]~output .bus_hold = "false";
defparam \outPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \addrOut[0]~output (
	.i(\main_processor|Dpth|ProgCount|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[0]~output .bus_hold = "false";
defparam \addrOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \addrOut[1]~output (
	.i(\main_processor|Dpth|ProgCount|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[1]~output .bus_hold = "false";
defparam \addrOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \addrOut[2]~output (
	.i(\main_processor|Dpth|ProgCount|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[2]~output .bus_hold = "false";
defparam \addrOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \addrOut[3]~output (
	.i(\main_processor|Dpth|ProgCount|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[3]~output .bus_hold = "false";
defparam \addrOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \addrOut[4]~output (
	.i(\main_processor|Dpth|ProgCount|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[4]~output .bus_hold = "false";
defparam \addrOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \addrOut[5]~output (
	.i(\main_processor|Dpth|ProgCount|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[5]~output .bus_hold = "false";
defparam \addrOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \wEn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wEn~output_o ),
	.obar());
// synopsys translate_off
defparam \wEn~output .bus_hold = "false";
defparam \wEn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \memDataOut[0]~output (
	.i(\main_processor|Dpth|M6|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[0]~output .bus_hold = "false";
defparam \memDataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \memDataOut[1]~output (
	.i(\main_processor|Dpth|M6|Mux30~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[1]~output .bus_hold = "false";
defparam \memDataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \memDataOut[2]~output (
	.i(\main_processor|Dpth|M6|Mux29~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[2]~output .bus_hold = "false";
defparam \memDataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \memDataOut[3]~output (
	.i(\main_processor|Dpth|M6|Mux28~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[3]~output .bus_hold = "false";
defparam \memDataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \memDataOut[4]~output (
	.i(\main_processor|Dpth|M6|Mux27~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[4]~output .bus_hold = "false";
defparam \memDataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \memDataOut[5]~output (
	.i(\main_processor|Dpth|M6|Mux26~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[5]~output .bus_hold = "false";
defparam \memDataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \memDataOut[6]~output (
	.i(\main_processor|Dpth|M6|Mux25~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[6]~output .bus_hold = "false";
defparam \memDataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \memDataOut[7]~output (
	.i(\main_processor|Dpth|M6|Mux24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[7]~output .bus_hold = "false";
defparam \memDataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \memDataOut[8]~output (
	.i(\main_processor|Dpth|M6|Mux23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[8]~output .bus_hold = "false";
defparam \memDataOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N23
cycloneive_io_obuf \memDataOut[9]~output (
	.i(\main_processor|Dpth|M6|Mux22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[9]~output .bus_hold = "false";
defparam \memDataOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \memDataOut[10]~output (
	.i(\main_processor|Dpth|M6|Mux21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[10]~output .bus_hold = "false";
defparam \memDataOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \memDataOut[11]~output (
	.i(\main_processor|Dpth|M6|Mux20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[11]~output .bus_hold = "false";
defparam \memDataOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \memDataOut[12]~output (
	.i(\main_processor|Dpth|M6|Mux19~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[12]~output .bus_hold = "false";
defparam \memDataOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \memDataOut[13]~output (
	.i(\main_processor|Dpth|M6|Mux18~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[13]~output .bus_hold = "false";
defparam \memDataOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \memDataOut[14]~output (
	.i(\main_processor|Dpth|M6|Mux17~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[14]~output .bus_hold = "false";
defparam \memDataOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \memDataOut[15]~output (
	.i(\main_processor|Dpth|M6|Mux16~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[15]~output .bus_hold = "false";
defparam \memDataOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \memDataOut[16]~output (
	.i(\main_processor|Dpth|M6|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[16]~output .bus_hold = "false";
defparam \memDataOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \memDataOut[17]~output (
	.i(\main_processor|Dpth|M6|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[17]~output .bus_hold = "false";
defparam \memDataOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \memDataOut[18]~output (
	.i(\main_processor|Dpth|M6|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[18]~output .bus_hold = "false";
defparam \memDataOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \memDataOut[19]~output (
	.i(\main_processor|Dpth|M6|Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[19]~output .bus_hold = "false";
defparam \memDataOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \memDataOut[20]~output (
	.i(\main_processor|Dpth|M6|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[20]~output .bus_hold = "false";
defparam \memDataOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \memDataOut[21]~output (
	.i(\main_processor|Dpth|M6|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[21]~output .bus_hold = "false";
defparam \memDataOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \memDataOut[22]~output (
	.i(\main_processor|Dpth|M6|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[22]~output .bus_hold = "false";
defparam \memDataOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N23
cycloneive_io_obuf \memDataOut[23]~output (
	.i(\main_processor|Dpth|M6|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[23]~output .bus_hold = "false";
defparam \memDataOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \memDataOut[24]~output (
	.i(\main_processor|Dpth|M6|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[24]~output .bus_hold = "false";
defparam \memDataOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \memDataOut[25]~output (
	.i(\main_processor|Dpth|M6|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[25]~output .bus_hold = "false";
defparam \memDataOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \memDataOut[26]~output (
	.i(\main_processor|Dpth|M6|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[26]~output .bus_hold = "false";
defparam \memDataOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \memDataOut[27]~output (
	.i(\main_processor|Dpth|M6|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[27]~output .bus_hold = "false";
defparam \memDataOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \memDataOut[28]~output (
	.i(\main_processor|Dpth|M6|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[28]~output .bus_hold = "false";
defparam \memDataOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \memDataOut[29]~output (
	.i(\main_processor|Dpth|M6|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[29]~output .bus_hold = "false";
defparam \memDataOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \memDataOut[30]~output (
	.i(\main_processor|Dpth|M6|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[30]~output .bus_hold = "false";
defparam \memDataOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneive_io_obuf \memDataOut[31]~output (
	.i(\main_processor|Dpth|M6|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[31]~output .bus_hold = "false";
defparam \memDataOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \memDataIn[0]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[0]~output .bus_hold = "false";
defparam \memDataIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \memDataIn[1]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[1]~output .bus_hold = "false";
defparam \memDataIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \memDataIn[2]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[2]~output .bus_hold = "false";
defparam \memDataIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \memDataIn[3]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[3]~output .bus_hold = "false";
defparam \memDataIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \memDataIn[4]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[4]~output .bus_hold = "false";
defparam \memDataIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \memDataIn[5]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[5]~output .bus_hold = "false";
defparam \memDataIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \memDataIn[6]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[6]~output .bus_hold = "false";
defparam \memDataIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \memDataIn[7]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[7]~output .bus_hold = "false";
defparam \memDataIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \memDataIn[8]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[8]~output .bus_hold = "false";
defparam \memDataIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \memDataIn[9]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[9]~output .bus_hold = "false";
defparam \memDataIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \memDataIn[10]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[10]~output .bus_hold = "false";
defparam \memDataIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \memDataIn[11]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[11]~output .bus_hold = "false";
defparam \memDataIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \memDataIn[12]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[12]~output .bus_hold = "false";
defparam \memDataIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \memDataIn[13]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[13]~output .bus_hold = "false";
defparam \memDataIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \memDataIn[14]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[14]~output .bus_hold = "false";
defparam \memDataIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \memDataIn[15]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[15]~output .bus_hold = "false";
defparam \memDataIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \memDataIn[16]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[16]~output .bus_hold = "false";
defparam \memDataIn[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \memDataIn[17]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[17]~output .bus_hold = "false";
defparam \memDataIn[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \memDataIn[18]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[18]~output .bus_hold = "false";
defparam \memDataIn[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \memDataIn[19]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[19]~output .bus_hold = "false";
defparam \memDataIn[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \memDataIn[20]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[20]~output .bus_hold = "false";
defparam \memDataIn[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \memDataIn[21]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[21]~output .bus_hold = "false";
defparam \memDataIn[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \memDataIn[22]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[22]~output .bus_hold = "false";
defparam \memDataIn[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \memDataIn[23]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[23]~output .bus_hold = "false";
defparam \memDataIn[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \memDataIn[24]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[24]~output .bus_hold = "false";
defparam \memDataIn[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \memDataIn[25]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[25]~output .bus_hold = "false";
defparam \memDataIn[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \memDataIn[26]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[26]~output .bus_hold = "false";
defparam \memDataIn[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \memDataIn[27]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[27]~output .bus_hold = "false";
defparam \memDataIn[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \memDataIn[28]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[28]~output .bus_hold = "false";
defparam \memDataIn[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \memDataIn[29]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[29]~output .bus_hold = "false";
defparam \memDataIn[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \memDataIn[30]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[30]~output .bus_hold = "false";
defparam \memDataIn[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \memDataIn[31]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[31]~output .bus_hold = "false";
defparam \memDataIn[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \T_Info[0]~output (
	.i(!\main_processor|C1|T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[0]~output .bus_hold = "false";
defparam \T_Info[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \T_Info[1]~output (
	.i(\main_processor|C1|T [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[1]~output .bus_hold = "false";
defparam \T_Info[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \T_Info[2]~output (
	.i(\main_processor|C1|T [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[2]~output .bus_hold = "false";
defparam \T_Info[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \wen_mem~output (
	.i(\main_processor|C1|wen~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wen_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \wen_mem~output .bus_hold = "false";
defparam \wen_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \en_mem~output (
	.i(\main_processor|C1|en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\en_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \en_mem~output .bus_hold = "false";
defparam \en_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \cpuClk~input (
	.i(cpuClk),
	.ibar(gnd),
	.o(\cpuClk~input_o ));
// synopsys translate_off
defparam \cpuClk~input .bus_hold = "false";
defparam \cpuClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \cpuClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpuClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpuClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \cpuClk~inputclkctrl .clock_type = "global clock";
defparam \cpuClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \memClk~input (
	.i(memClk),
	.ibar(gnd),
	.o(\memClk~input_o ));
// synopsys translate_off
defparam \memClk~input .bus_hold = "false";
defparam \memClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \memClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \memClk~inputclkctrl .clock_type = "global clock";
defparam \memClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \main_processor|R1|Add0~0 (
// Equation(s):
// \main_processor|R1|Add0~0_combout  = (((!\main_processor|R1|counter [0] & !\rst~input_o )))
// \main_processor|R1|Add0~1  = CARRY((!\main_processor|R1|counter [0] & !\rst~input_o ))

	.dataa(\main_processor|R1|counter [0]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_processor|R1|Add0~0_combout ),
	.cout(\main_processor|R1|Add0~1 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~0 .lut_mask = 16'hEE11;
defparam \main_processor|R1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \main_processor|R1|counter~31 (
// Equation(s):
// \main_processor|R1|counter~31_combout  = (!\main_processor|R1|Add0~0_combout ) # (!\main_processor|R1|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~31 .lut_mask = 16'h0FFF;
defparam \main_processor|R1|counter~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \main_processor|R1|counter[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[0] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \main_processor|R1|Add0~2 (
// Equation(s):
// \main_processor|R1|Add0~2_combout  = (\main_processor|R1|Add0~1  & (((\rst~input_o )) # (!\main_processor|R1|counter [1]))) # (!\main_processor|R1|Add0~1  & (((\main_processor|R1|counter [1] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~3  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~1 )) # (!\main_processor|R1|counter [1]))

	.dataa(\main_processor|R1|counter [1]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~1 ),
	.combout(\main_processor|R1|Add0~2_combout ),
	.cout(\main_processor|R1|Add0~3 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~2 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \main_processor|R1|counter~30 (
// Equation(s):
// \main_processor|R1|counter~30_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~2_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~30 .lut_mask = 16'hC0C0;
defparam \main_processor|R1|counter~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \main_processor|R1|counter[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[1] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \main_processor|R1|Add0~4 (
// Equation(s):
// \main_processor|R1|Add0~4_combout  = (\main_processor|R1|Add0~3  & (!\rst~input_o  & (!\main_processor|R1|counter [2] & VCC))) # (!\main_processor|R1|Add0~3  & ((((!\rst~input_o  & !\main_processor|R1|counter [2])))))
// \main_processor|R1|Add0~5  = CARRY((!\rst~input_o  & (!\main_processor|R1|counter [2] & !\main_processor|R1|Add0~3 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~3 ),
	.combout(\main_processor|R1|Add0~4_combout ),
	.cout(\main_processor|R1|Add0~5 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~4 .lut_mask = 16'h1E01;
defparam \main_processor|R1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \main_processor|R1|counter~4 (
// Equation(s):
// \main_processor|R1|counter~4_combout  = (!\main_processor|R1|LessThan0~9_combout ) # (!\main_processor|R1|Add0~4_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|Add0~4_combout ),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~4 .lut_mask = 16'h3F3F;
defparam \main_processor|R1|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \main_processor|R1|counter[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[2] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \main_processor|R1|Add0~6 (
// Equation(s):
// \main_processor|R1|Add0~6_combout  = (\main_processor|R1|Add0~5  & (((\rst~input_o )) # (!\main_processor|R1|counter [3]))) # (!\main_processor|R1|Add0~5  & (((\main_processor|R1|counter [3] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~7  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~5 )) # (!\main_processor|R1|counter [3]))

	.dataa(\main_processor|R1|counter [3]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~5 ),
	.combout(\main_processor|R1|Add0~6_combout ),
	.cout(\main_processor|R1|Add0~7 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~6 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \main_processor|R1|counter~1 (
// Equation(s):
// \main_processor|R1|counter~1_combout  = (\main_processor|R1|Add0~6_combout  & \main_processor|R1|LessThan0~9_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|Add0~6_combout ),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~1 .lut_mask = 16'hC0C0;
defparam \main_processor|R1|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \main_processor|R1|counter[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[3] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \main_processor|R1|Add0~8 (
// Equation(s):
// \main_processor|R1|Add0~8_combout  = (\main_processor|R1|Add0~7  & (\main_processor|R1|counter [4] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~7  & ((((\main_processor|R1|counter [4] & !\rst~input_o )))))
// \main_processor|R1|Add0~9  = CARRY((\main_processor|R1|counter [4] & (!\rst~input_o  & !\main_processor|R1|Add0~7 )))

	.dataa(\main_processor|R1|counter [4]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~7 ),
	.combout(\main_processor|R1|Add0~8_combout ),
	.cout(\main_processor|R1|Add0~9 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~8 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \main_processor|R1|counter~2 (
// Equation(s):
// \main_processor|R1|counter~2_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~8_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~2 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \main_processor|R1|counter[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[4] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \main_processor|R1|Add0~10 (
// Equation(s):
// \main_processor|R1|Add0~10_combout  = (\main_processor|R1|Add0~9  & ((\rst~input_o ) # ((!\main_processor|R1|counter [5])))) # (!\main_processor|R1|Add0~9  & (((!\rst~input_o  & \main_processor|R1|counter [5])) # (GND)))
// \main_processor|R1|Add0~11  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~9 ) # (!\main_processor|R1|counter [5])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~9 ),
	.combout(\main_processor|R1|Add0~10_combout ),
	.cout(\main_processor|R1|Add0~11 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~10 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \main_processor|R1|counter~3 (
// Equation(s):
// \main_processor|R1|counter~3_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~10_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~3 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \main_processor|R1|counter[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[5] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \main_processor|R1|Add0~12 (
// Equation(s):
// \main_processor|R1|Add0~12_combout  = (\main_processor|R1|Add0~11  & (!\rst~input_o  & (\main_processor|R1|counter [6] & VCC))) # (!\main_processor|R1|Add0~11  & ((((!\rst~input_o  & \main_processor|R1|counter [6])))))
// \main_processor|R1|Add0~13  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [6] & !\main_processor|R1|Add0~11 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~11 ),
	.combout(\main_processor|R1|Add0~12_combout ),
	.cout(\main_processor|R1|Add0~13 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~12 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \main_processor|R1|counter~5 (
// Equation(s):
// \main_processor|R1|counter~5_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~12_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~5 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \main_processor|R1|counter[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[6] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \main_processor|R1|Add0~14 (
// Equation(s):
// \main_processor|R1|Add0~14_combout  = (\main_processor|R1|Add0~13  & (((\rst~input_o )) # (!\main_processor|R1|counter [7]))) # (!\main_processor|R1|Add0~13  & (((\main_processor|R1|counter [7] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~15  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~13 )) # (!\main_processor|R1|counter [7]))

	.dataa(\main_processor|R1|counter [7]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~13 ),
	.combout(\main_processor|R1|Add0~14_combout ),
	.cout(\main_processor|R1|Add0~15 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~14 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \main_processor|R1|counter~6 (
// Equation(s):
// \main_processor|R1|counter~6_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~14_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~6 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \main_processor|R1|counter[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[7] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \main_processor|R1|Add0~16 (
// Equation(s):
// \main_processor|R1|Add0~16_combout  = (\main_processor|R1|Add0~15  & (\main_processor|R1|counter [8] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~15  & ((((\main_processor|R1|counter [8] & !\rst~input_o )))))
// \main_processor|R1|Add0~17  = CARRY((\main_processor|R1|counter [8] & (!\rst~input_o  & !\main_processor|R1|Add0~15 )))

	.dataa(\main_processor|R1|counter [8]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~15 ),
	.combout(\main_processor|R1|Add0~16_combout ),
	.cout(\main_processor|R1|Add0~17 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~16 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \main_processor|R1|counter~7 (
// Equation(s):
// \main_processor|R1|counter~7_combout  = (\main_processor|R1|Add0~16_combout  & \main_processor|R1|LessThan0~9_combout )

	.dataa(\main_processor|R1|Add0~16_combout ),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~7 .lut_mask = 16'hA0A0;
defparam \main_processor|R1|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \main_processor|R1|counter[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[8] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \main_processor|R1|Add0~18 (
// Equation(s):
// \main_processor|R1|Add0~18_combout  = (\main_processor|R1|Add0~17  & (((\rst~input_o )) # (!\main_processor|R1|counter [9]))) # (!\main_processor|R1|Add0~17  & (((\main_processor|R1|counter [9] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~19  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~17 )) # (!\main_processor|R1|counter [9]))

	.dataa(\main_processor|R1|counter [9]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~17 ),
	.combout(\main_processor|R1|Add0~18_combout ),
	.cout(\main_processor|R1|Add0~19 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~18 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \main_processor|R1|counter~8 (
// Equation(s):
// \main_processor|R1|counter~8_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~18_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~8 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \main_processor|R1|counter[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[9] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \main_processor|R1|Add0~20 (
// Equation(s):
// \main_processor|R1|Add0~20_combout  = (\main_processor|R1|Add0~19  & (!\rst~input_o  & (\main_processor|R1|counter [10] & VCC))) # (!\main_processor|R1|Add0~19  & ((((!\rst~input_o  & \main_processor|R1|counter [10])))))
// \main_processor|R1|Add0~21  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [10] & !\main_processor|R1|Add0~19 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~19 ),
	.combout(\main_processor|R1|Add0~20_combout ),
	.cout(\main_processor|R1|Add0~21 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~20 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \main_processor|R1|counter~9 (
// Equation(s):
// \main_processor|R1|counter~9_combout  = (\main_processor|R1|Add0~20_combout  & \main_processor|R1|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|Add0~20_combout ),
	.datad(\main_processor|R1|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~9 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \main_processor|R1|counter[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[10] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \main_processor|R1|Add0~22 (
// Equation(s):
// \main_processor|R1|Add0~22_combout  = (\main_processor|R1|Add0~21  & ((\rst~input_o ) # ((!\main_processor|R1|counter [11])))) # (!\main_processor|R1|Add0~21  & (((!\rst~input_o  & \main_processor|R1|counter [11])) # (GND)))
// \main_processor|R1|Add0~23  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~21 ) # (!\main_processor|R1|counter [11])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~21 ),
	.combout(\main_processor|R1|Add0~22_combout ),
	.cout(\main_processor|R1|Add0~23 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~22 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \main_processor|R1|counter~10 (
// Equation(s):
// \main_processor|R1|counter~10_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~22_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~10 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \main_processor|R1|counter[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[11] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \main_processor|R1|Add0~24 (
// Equation(s):
// \main_processor|R1|Add0~24_combout  = (\main_processor|R1|Add0~23  & (!\rst~input_o  & (\main_processor|R1|counter [12] & VCC))) # (!\main_processor|R1|Add0~23  & ((((!\rst~input_o  & \main_processor|R1|counter [12])))))
// \main_processor|R1|Add0~25  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [12] & !\main_processor|R1|Add0~23 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~23 ),
	.combout(\main_processor|R1|Add0~24_combout ),
	.cout(\main_processor|R1|Add0~25 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~24 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \main_processor|R1|counter~11 (
// Equation(s):
// \main_processor|R1|counter~11_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~24_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~11 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \main_processor|R1|counter[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[12] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \main_processor|R1|Add0~26 (
// Equation(s):
// \main_processor|R1|Add0~26_combout  = (\main_processor|R1|Add0~25  & ((\rst~input_o ) # ((!\main_processor|R1|counter [13])))) # (!\main_processor|R1|Add0~25  & (((!\rst~input_o  & \main_processor|R1|counter [13])) # (GND)))
// \main_processor|R1|Add0~27  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~25 ) # (!\main_processor|R1|counter [13])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~25 ),
	.combout(\main_processor|R1|Add0~26_combout ),
	.cout(\main_processor|R1|Add0~27 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~26 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \main_processor|R1|counter~12 (
// Equation(s):
// \main_processor|R1|counter~12_combout  = (\main_processor|R1|Add0~26_combout  & \main_processor|R1|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|Add0~26_combout ),
	.datad(\main_processor|R1|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~12 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \main_processor|R1|counter[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[13] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \main_processor|R1|Add0~28 (
// Equation(s):
// \main_processor|R1|Add0~28_combout  = (\main_processor|R1|Add0~27  & (!\rst~input_o  & (\main_processor|R1|counter [14] & VCC))) # (!\main_processor|R1|Add0~27  & ((((!\rst~input_o  & \main_processor|R1|counter [14])))))
// \main_processor|R1|Add0~29  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [14] & !\main_processor|R1|Add0~27 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~27 ),
	.combout(\main_processor|R1|Add0~28_combout ),
	.cout(\main_processor|R1|Add0~29 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~28 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \main_processor|R1|counter~13 (
// Equation(s):
// \main_processor|R1|counter~13_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~28_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~13 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \main_processor|R1|counter[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[14] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \main_processor|R1|Add0~30 (
// Equation(s):
// \main_processor|R1|Add0~30_combout  = (\main_processor|R1|Add0~29  & (((\rst~input_o )) # (!\main_processor|R1|counter [15]))) # (!\main_processor|R1|Add0~29  & (((\main_processor|R1|counter [15] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~31  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~29 )) # (!\main_processor|R1|counter [15]))

	.dataa(\main_processor|R1|counter [15]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~29 ),
	.combout(\main_processor|R1|Add0~30_combout ),
	.cout(\main_processor|R1|Add0~31 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~30 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \main_processor|R1|counter~14 (
// Equation(s):
// \main_processor|R1|counter~14_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~30_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~14 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \main_processor|R1|counter[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[15] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \main_processor|R1|Add0~32 (
// Equation(s):
// \main_processor|R1|Add0~32_combout  = (\main_processor|R1|Add0~31  & (\main_processor|R1|counter [16] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~31  & ((((\main_processor|R1|counter [16] & !\rst~input_o )))))
// \main_processor|R1|Add0~33  = CARRY((\main_processor|R1|counter [16] & (!\rst~input_o  & !\main_processor|R1|Add0~31 )))

	.dataa(\main_processor|R1|counter [16]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~31 ),
	.combout(\main_processor|R1|Add0~32_combout ),
	.cout(\main_processor|R1|Add0~33 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~32 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \main_processor|R1|counter~15 (
// Equation(s):
// \main_processor|R1|counter~15_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~32_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~15 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \main_processor|R1|counter[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[16] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \main_processor|R1|Add0~34 (
// Equation(s):
// \main_processor|R1|Add0~34_combout  = (\main_processor|R1|Add0~33  & ((\rst~input_o ) # ((!\main_processor|R1|counter [17])))) # (!\main_processor|R1|Add0~33  & (((!\rst~input_o  & \main_processor|R1|counter [17])) # (GND)))
// \main_processor|R1|Add0~35  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~33 ) # (!\main_processor|R1|counter [17])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~33 ),
	.combout(\main_processor|R1|Add0~34_combout ),
	.cout(\main_processor|R1|Add0~35 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~34 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \main_processor|R1|counter~16 (
// Equation(s):
// \main_processor|R1|counter~16_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~34_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~16 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \main_processor|R1|counter[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[17] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \main_processor|R1|Add0~36 (
// Equation(s):
// \main_processor|R1|Add0~36_combout  = (\main_processor|R1|Add0~35  & (\main_processor|R1|counter [18] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~35  & ((((\main_processor|R1|counter [18] & !\rst~input_o )))))
// \main_processor|R1|Add0~37  = CARRY((\main_processor|R1|counter [18] & (!\rst~input_o  & !\main_processor|R1|Add0~35 )))

	.dataa(\main_processor|R1|counter [18]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~35 ),
	.combout(\main_processor|R1|Add0~36_combout ),
	.cout(\main_processor|R1|Add0~37 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~36 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \main_processor|R1|counter~17 (
// Equation(s):
// \main_processor|R1|counter~17_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~36_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~17 .lut_mask = 16'hC0C0;
defparam \main_processor|R1|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \main_processor|R1|counter[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[18] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \main_processor|R1|Add0~38 (
// Equation(s):
// \main_processor|R1|Add0~38_combout  = (\main_processor|R1|Add0~37  & ((\rst~input_o ) # ((!\main_processor|R1|counter [19])))) # (!\main_processor|R1|Add0~37  & (((!\rst~input_o  & \main_processor|R1|counter [19])) # (GND)))
// \main_processor|R1|Add0~39  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~37 ) # (!\main_processor|R1|counter [19])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~37 ),
	.combout(\main_processor|R1|Add0~38_combout ),
	.cout(\main_processor|R1|Add0~39 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~38 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \main_processor|R1|counter~18 (
// Equation(s):
// \main_processor|R1|counter~18_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~38_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~18 .lut_mask = 16'hC0C0;
defparam \main_processor|R1|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \main_processor|R1|counter[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[19] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \main_processor|R1|Add0~40 (
// Equation(s):
// \main_processor|R1|Add0~40_combout  = (\main_processor|R1|Add0~39  & (!\rst~input_o  & (\main_processor|R1|counter [20] & VCC))) # (!\main_processor|R1|Add0~39  & ((((!\rst~input_o  & \main_processor|R1|counter [20])))))
// \main_processor|R1|Add0~41  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [20] & !\main_processor|R1|Add0~39 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~39 ),
	.combout(\main_processor|R1|Add0~40_combout ),
	.cout(\main_processor|R1|Add0~41 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~40 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \main_processor|R1|counter~19 (
// Equation(s):
// \main_processor|R1|counter~19_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~40_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~19 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \main_processor|R1|counter[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[20] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \main_processor|R1|Add0~42 (
// Equation(s):
// \main_processor|R1|Add0~42_combout  = (\main_processor|R1|Add0~41  & ((\rst~input_o ) # ((!\main_processor|R1|counter [21])))) # (!\main_processor|R1|Add0~41  & (((!\rst~input_o  & \main_processor|R1|counter [21])) # (GND)))
// \main_processor|R1|Add0~43  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~41 ) # (!\main_processor|R1|counter [21])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~41 ),
	.combout(\main_processor|R1|Add0~42_combout ),
	.cout(\main_processor|R1|Add0~43 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~42 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \main_processor|R1|counter~20 (
// Equation(s):
// \main_processor|R1|counter~20_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~42_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~20 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \main_processor|R1|counter[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[21] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \main_processor|R1|Add0~44 (
// Equation(s):
// \main_processor|R1|Add0~44_combout  = (\main_processor|R1|Add0~43  & (\main_processor|R1|counter [22] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~43  & ((((\main_processor|R1|counter [22] & !\rst~input_o )))))
// \main_processor|R1|Add0~45  = CARRY((\main_processor|R1|counter [22] & (!\rst~input_o  & !\main_processor|R1|Add0~43 )))

	.dataa(\main_processor|R1|counter [22]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~43 ),
	.combout(\main_processor|R1|Add0~44_combout ),
	.cout(\main_processor|R1|Add0~45 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~44 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \main_processor|R1|counter~21 (
// Equation(s):
// \main_processor|R1|counter~21_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~44_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~21 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \main_processor|R1|counter[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[22] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \main_processor|R1|Add0~46 (
// Equation(s):
// \main_processor|R1|Add0~46_combout  = (\main_processor|R1|Add0~45  & ((\rst~input_o ) # ((!\main_processor|R1|counter [23])))) # (!\main_processor|R1|Add0~45  & (((!\rst~input_o  & \main_processor|R1|counter [23])) # (GND)))
// \main_processor|R1|Add0~47  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~45 ) # (!\main_processor|R1|counter [23])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~45 ),
	.combout(\main_processor|R1|Add0~46_combout ),
	.cout(\main_processor|R1|Add0~47 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~46 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \main_processor|R1|counter~22 (
// Equation(s):
// \main_processor|R1|counter~22_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~46_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~22 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \main_processor|R1|counter[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[23] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \main_processor|R1|Add0~48 (
// Equation(s):
// \main_processor|R1|Add0~48_combout  = (\main_processor|R1|Add0~47  & (\main_processor|R1|counter [24] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~47  & ((((\main_processor|R1|counter [24] & !\rst~input_o )))))
// \main_processor|R1|Add0~49  = CARRY((\main_processor|R1|counter [24] & (!\rst~input_o  & !\main_processor|R1|Add0~47 )))

	.dataa(\main_processor|R1|counter [24]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~47 ),
	.combout(\main_processor|R1|Add0~48_combout ),
	.cout(\main_processor|R1|Add0~49 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~48 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \main_processor|R1|counter~23 (
// Equation(s):
// \main_processor|R1|counter~23_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~48_combout )

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|Add0~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|R1|counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~23 .lut_mask = 16'hC0C0;
defparam \main_processor|R1|counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \main_processor|R1|counter[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[24] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \main_processor|R1|Add0~50 (
// Equation(s):
// \main_processor|R1|Add0~50_combout  = (\main_processor|R1|Add0~49  & (((\rst~input_o )) # (!\main_processor|R1|counter [25]))) # (!\main_processor|R1|Add0~49  & (((\main_processor|R1|counter [25] & !\rst~input_o )) # (GND)))
// \main_processor|R1|Add0~51  = CARRY(((\rst~input_o ) # (!\main_processor|R1|Add0~49 )) # (!\main_processor|R1|counter [25]))

	.dataa(\main_processor|R1|counter [25]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~49 ),
	.combout(\main_processor|R1|Add0~50_combout ),
	.cout(\main_processor|R1|Add0~51 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~50 .lut_mask = 16'hD2DF;
defparam \main_processor|R1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \main_processor|R1|counter~24 (
// Equation(s):
// \main_processor|R1|counter~24_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~50_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~24 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \main_processor|R1|counter[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[25] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \main_processor|R1|Add0~52 (
// Equation(s):
// \main_processor|R1|Add0~52_combout  = (\main_processor|R1|Add0~51  & (!\rst~input_o  & (\main_processor|R1|counter [26] & VCC))) # (!\main_processor|R1|Add0~51  & ((((!\rst~input_o  & \main_processor|R1|counter [26])))))
// \main_processor|R1|Add0~53  = CARRY((!\rst~input_o  & (\main_processor|R1|counter [26] & !\main_processor|R1|Add0~51 )))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~51 ),
	.combout(\main_processor|R1|Add0~52_combout ),
	.cout(\main_processor|R1|Add0~53 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~52 .lut_mask = 16'h4B04;
defparam \main_processor|R1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \main_processor|R1|counter~26 (
// Equation(s):
// \main_processor|R1|counter~26_combout  = (\main_processor|R1|Add0~52_combout  & \main_processor|R1|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|Add0~52_combout ),
	.datad(\main_processor|R1|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~26 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \main_processor|R1|counter[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[26] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \main_processor|R1|Add0~54 (
// Equation(s):
// \main_processor|R1|Add0~54_combout  = (\main_processor|R1|Add0~53  & ((\rst~input_o ) # ((!\main_processor|R1|counter [27])))) # (!\main_processor|R1|Add0~53  & (((!\rst~input_o  & \main_processor|R1|counter [27])) # (GND)))
// \main_processor|R1|Add0~55  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~53 ) # (!\main_processor|R1|counter [27])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~53 ),
	.combout(\main_processor|R1|Add0~54_combout ),
	.cout(\main_processor|R1|Add0~55 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~54 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \main_processor|R1|counter~27 (
// Equation(s):
// \main_processor|R1|counter~27_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~54_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~27 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \main_processor|R1|counter[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[27] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \main_processor|R1|Add0~56 (
// Equation(s):
// \main_processor|R1|Add0~56_combout  = (\main_processor|R1|Add0~55  & (\main_processor|R1|counter [28] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~55  & ((((\main_processor|R1|counter [28] & !\rst~input_o )))))
// \main_processor|R1|Add0~57  = CARRY((\main_processor|R1|counter [28] & (!\rst~input_o  & !\main_processor|R1|Add0~55 )))

	.dataa(\main_processor|R1|counter [28]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~55 ),
	.combout(\main_processor|R1|Add0~56_combout ),
	.cout(\main_processor|R1|Add0~57 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~56 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \main_processor|R1|counter~28 (
// Equation(s):
// \main_processor|R1|counter~28_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~56_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~28 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \main_processor|R1|counter[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|R1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[28] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \main_processor|R1|Add0~58 (
// Equation(s):
// \main_processor|R1|Add0~58_combout  = (\main_processor|R1|Add0~57  & ((\rst~input_o ) # ((!\main_processor|R1|counter [29])))) # (!\main_processor|R1|Add0~57  & (((!\rst~input_o  & \main_processor|R1|counter [29])) # (GND)))
// \main_processor|R1|Add0~59  = CARRY((\rst~input_o ) # ((!\main_processor|R1|Add0~57 ) # (!\main_processor|R1|counter [29])))

	.dataa(\rst~input_o ),
	.datab(\main_processor|R1|counter [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~57 ),
	.combout(\main_processor|R1|Add0~58_combout ),
	.cout(\main_processor|R1|Add0~59 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~58 .lut_mask = 16'hB4BF;
defparam \main_processor|R1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \main_processor|R1|counter[29]~29 (
// Equation(s):
// \main_processor|R1|counter[29]~29_combout  = (\main_processor|R1|LessThan0~9_combout  & ((\main_processor|R1|Add0~58_combout ))) # (!\main_processor|R1|LessThan0~9_combout  & (\main_processor|R1|counter [29]))

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|counter [29]),
	.datad(\main_processor|R1|Add0~58_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter[29]~29 .lut_mask = 16'hFC30;
defparam \main_processor|R1|counter[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \main_processor|R1|counter[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[29] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \main_processor|R1|Add0~60 (
// Equation(s):
// \main_processor|R1|Add0~60_combout  = (\main_processor|R1|Add0~59  & (\main_processor|R1|counter [30] & (!\rst~input_o  & VCC))) # (!\main_processor|R1|Add0~59  & ((((\main_processor|R1|counter [30] & !\rst~input_o )))))
// \main_processor|R1|Add0~61  = CARRY((\main_processor|R1|counter [30] & (!\rst~input_o  & !\main_processor|R1|Add0~59 )))

	.dataa(\main_processor|R1|counter [30]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|R1|Add0~59 ),
	.combout(\main_processor|R1|Add0~60_combout ),
	.cout(\main_processor|R1|Add0~61 ));
// synopsys translate_off
defparam \main_processor|R1|Add0~60 .lut_mask = 16'h2D02;
defparam \main_processor|R1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \main_processor|R1|counter[30]~25 (
// Equation(s):
// \main_processor|R1|counter[30]~25_combout  = (\main_processor|R1|LessThan0~9_combout  & ((\main_processor|R1|Add0~60_combout ))) # (!\main_processor|R1|LessThan0~9_combout  & (\main_processor|R1|counter [30]))

	.dataa(gnd),
	.datab(\main_processor|R1|LessThan0~9_combout ),
	.datac(\main_processor|R1|counter [30]),
	.datad(\main_processor|R1|Add0~60_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter[30]~25 .lut_mask = 16'hFC30;
defparam \main_processor|R1|counter[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \main_processor|R1|counter[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter[30]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[30] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \main_processor|R1|Add0~62 (
// Equation(s):
// \main_processor|R1|Add0~62_combout  = \main_processor|R1|Add0~61  $ (((!\rst~input_o  & \main_processor|R1|counter [31])))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|R1|counter [31]),
	.cin(\main_processor|R1|Add0~61 ),
	.combout(\main_processor|R1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|Add0~62 .lut_mask = 16'hA5F0;
defparam \main_processor|R1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \main_processor|R1|counter~0 (
// Equation(s):
// \main_processor|R1|counter~0_combout  = (\main_processor|R1|LessThan0~9_combout  & \main_processor|R1|Add0~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|LessThan0~9_combout ),
	.datad(\main_processor|R1|Add0~62_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|counter~0 .lut_mask = 16'hF000;
defparam \main_processor|R1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \main_processor|R1|counter[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|counter[31] .is_wysiwyg = "true";
defparam \main_processor|R1|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \main_processor|R1|LessThan0~1 (
// Equation(s):
// \main_processor|R1|LessThan0~1_combout  = (\main_processor|R1|counter [6]) # ((\main_processor|R1|counter [7]) # ((\main_processor|R1|counter [9]) # (\main_processor|R1|counter [8])))

	.dataa(\main_processor|R1|counter [6]),
	.datab(\main_processor|R1|counter [7]),
	.datac(\main_processor|R1|counter [9]),
	.datad(\main_processor|R1|counter [8]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \main_processor|R1|LessThan0~3 (
// Equation(s):
// \main_processor|R1|LessThan0~3_combout  = (\main_processor|R1|counter [15]) # ((\main_processor|R1|counter [17]) # ((\main_processor|R1|counter [16]) # (\main_processor|R1|counter [14])))

	.dataa(\main_processor|R1|counter [15]),
	.datab(\main_processor|R1|counter [17]),
	.datac(\main_processor|R1|counter [16]),
	.datad(\main_processor|R1|counter [14]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \main_processor|R1|LessThan0~2 (
// Equation(s):
// \main_processor|R1|LessThan0~2_combout  = (\main_processor|R1|counter [11]) # ((\main_processor|R1|counter [13]) # ((\main_processor|R1|counter [12]) # (\main_processor|R1|counter [10])))

	.dataa(\main_processor|R1|counter [11]),
	.datab(\main_processor|R1|counter [13]),
	.datac(\main_processor|R1|counter [12]),
	.datad(\main_processor|R1|counter [10]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \main_processor|R1|LessThan0~0 (
// Equation(s):
// \main_processor|R1|LessThan0~0_combout  = (\main_processor|R1|counter [3]) # (((\main_processor|R1|counter [4]) # (\main_processor|R1|counter [5])) # (!\main_processor|R1|counter [2]))

	.dataa(\main_processor|R1|counter [3]),
	.datab(\main_processor|R1|counter [2]),
	.datac(\main_processor|R1|counter [4]),
	.datad(\main_processor|R1|counter [5]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~0 .lut_mask = 16'hFFFB;
defparam \main_processor|R1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \main_processor|R1|LessThan0~4 (
// Equation(s):
// \main_processor|R1|LessThan0~4_combout  = (\main_processor|R1|LessThan0~1_combout ) # ((\main_processor|R1|LessThan0~3_combout ) # ((\main_processor|R1|LessThan0~2_combout ) # (\main_processor|R1|LessThan0~0_combout )))

	.dataa(\main_processor|R1|LessThan0~1_combout ),
	.datab(\main_processor|R1|LessThan0~3_combout ),
	.datac(\main_processor|R1|LessThan0~2_combout ),
	.datad(\main_processor|R1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \main_processor|R1|LessThan0~6 (
// Equation(s):
// \main_processor|R1|LessThan0~6_combout  = (\main_processor|R1|counter [24]) # ((\main_processor|R1|counter [23]) # ((\main_processor|R1|counter [22]) # (\main_processor|R1|counter [25])))

	.dataa(\main_processor|R1|counter [24]),
	.datab(\main_processor|R1|counter [23]),
	.datac(\main_processor|R1|counter [22]),
	.datad(\main_processor|R1|counter [25]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \main_processor|R1|LessThan0~5 (
// Equation(s):
// \main_processor|R1|LessThan0~5_combout  = (\main_processor|R1|counter [20]) # ((\main_processor|R1|counter [19]) # ((\main_processor|R1|counter [21]) # (\main_processor|R1|counter [18])))

	.dataa(\main_processor|R1|counter [20]),
	.datab(\main_processor|R1|counter [19]),
	.datac(\main_processor|R1|counter [21]),
	.datad(\main_processor|R1|counter [18]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \main_processor|R1|LessThan0~7 (
// Equation(s):
// \main_processor|R1|LessThan0~7_combout  = (\main_processor|R1|counter [29]) # ((\main_processor|R1|counter [26]) # ((\main_processor|R1|counter [27]) # (\main_processor|R1|counter [28])))

	.dataa(\main_processor|R1|counter [29]),
	.datab(\main_processor|R1|counter [26]),
	.datac(\main_processor|R1|counter [27]),
	.datad(\main_processor|R1|counter [28]),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \main_processor|R1|LessThan0~8 (
// Equation(s):
// \main_processor|R1|LessThan0~8_combout  = (\main_processor|R1|LessThan0~6_combout ) # ((\main_processor|R1|counter [30]) # ((\main_processor|R1|LessThan0~5_combout ) # (\main_processor|R1|LessThan0~7_combout )))

	.dataa(\main_processor|R1|LessThan0~6_combout ),
	.datab(\main_processor|R1|counter [30]),
	.datac(\main_processor|R1|LessThan0~5_combout ),
	.datad(\main_processor|R1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \main_processor|R1|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \main_processor|R1|LessThan0~9 (
// Equation(s):
// \main_processor|R1|LessThan0~9_combout  = (\main_processor|R1|counter [31]) # ((\rst~input_o ) # ((!\main_processor|R1|LessThan0~4_combout  & !\main_processor|R1|LessThan0~8_combout )))

	.dataa(\main_processor|R1|counter [31]),
	.datab(\rst~input_o ),
	.datac(\main_processor|R1|LessThan0~4_combout ),
	.datad(\main_processor|R1|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|LessThan0~9 .lut_mask = 16'hEEEF;
defparam \main_processor|R1|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \main_processor|R1|Enable_PD~0 (
// Equation(s):
// \main_processor|R1|Enable_PD~0_combout  = !\main_processor|R1|LessThan0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|R1|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\main_processor|R1|Enable_PD~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|R1|Enable_PD~0 .lut_mask = 16'h00FF;
defparam \main_processor|R1|Enable_PD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \main_processor|R1|Enable_PD (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|Enable_PD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|Enable_PD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|Enable_PD .is_wysiwyg = "true";
defparam \main_processor|R1|Enable_PD .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \main_processor|R1|Enable_PD~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|R1|Enable_PD~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|R1|Enable_PD~clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|R1|Enable_PD~clkctrl .clock_type = "global clock";
defparam \main_processor|R1|Enable_PD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \main_processor|C1|present_state.state_2 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|C1|present_state.state_1~q ),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|present_state.state_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|present_state.state_2 .is_wysiwyg = "true";
defparam \main_processor|C1|present_state.state_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \main_processor|C1|present_state.state_0~0 (
// Equation(s):
// \main_processor|C1|present_state.state_0~0_combout  = !\main_processor|C1|present_state.state_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|present_state.state_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|present_state.state_0~0 .lut_mask = 16'h00FF;
defparam \main_processor|C1|present_state.state_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \main_processor|C1|present_state.state_0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|present_state.state_0~0_combout ),
	.asdata(vcc),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|present_state.state_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|present_state.state_0 .is_wysiwyg = "true";
defparam \main_processor|C1|present_state.state_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \main_processor|C1|present_state.state_1~0 (
// Equation(s):
// \main_processor|C1|present_state.state_1~0_combout  = !\main_processor|C1|present_state.state_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|present_state.state_0~q ),
	.cin(gnd),
	.combout(\main_processor|C1|present_state.state_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|present_state.state_1~0 .lut_mask = 16'h00FF;
defparam \main_processor|C1|present_state.state_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \main_processor|C1|present_state.state_1 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|present_state.state_1~0_combout ),
	.asdata(vcc),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|present_state.state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|present_state.state_1 .is_wysiwyg = "true";
defparam \main_processor|C1|present_state.state_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \main_processor|C1|DATA_Mux~0 (
// Equation(s):
// \main_processor|C1|DATA_Mux~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [31] & \main_processor|C1|present_state.state_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|DATA_Mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|DATA_Mux~0 .lut_mask = 16'hF000;
defparam \main_processor|C1|DATA_Mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \main_processor|C1|DATA_Mux[0] (
// Equation(s):
// \main_processor|C1|DATA_Mux [0] = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((\main_processor|C1|DATA_Mux~0_combout ))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|DATA_Mux [0]))

	.dataa(gnd),
	.datab(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|C1|DATA_Mux~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|DATA_Mux [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|DATA_Mux[0] .lut_mask = 16'hFC30;
defparam \main_processor|C1|DATA_Mux[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \main_processor|C1|wen~0 (
// Equation(s):
// \main_processor|C1|wen~0_combout  = (\main_processor|C1|wen~q  & (!\main_processor|C1|present_state.state_1~q  & ((!\main_processor|C1|present_state.state_2~q ) # (!\cpuClk~input_o ))))

	.dataa(\main_processor|C1|wen~q ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(\cpuClk~input_o ),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|wen~0 .lut_mask = 16'h0222;
defparam \main_processor|C1|wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \main_processor|C1|wen~2 (
// Equation(s):
// \main_processor|C1|wen~2_combout  = (\main_processor|C1|wen~0_combout ) # ((\main_processor|C1|wen~1_combout  & !\main_memory|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\main_processor|C1|wen~0_combout ),
	.datab(\main_processor|C1|wen~1_combout ),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|wen~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|wen~2 .lut_mask = 16'hAAEE;
defparam \main_processor|C1|wen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \main_processor|C1|wen (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|wen~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|wen .is_wysiwyg = "true";
defparam \main_processor|C1|wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|D1|mem~41 (
// Equation(s):
// \main_processor|Dpth|D1|mem~41_combout  = (\main_processor|C1|wen~q  & \main_processor|C1|en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|C1|en~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|mem~41 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|D1|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \main_processor|C1|ld_IR~0 (
// Equation(s):
// \main_processor|C1|ld_IR~0_combout  = (\main_processor|C1|present_state.state_0~q ) # (!\main_processor|R1|Enable_PD~q )

	.dataa(\main_processor|R1|Enable_PD~q ),
	.datab(\main_processor|C1|present_state.state_0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|C1|ld_IR~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_IR~0 .lut_mask = 16'hDDDD;
defparam \main_processor|C1|ld_IR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \main_processor|C1|ld_IR~0_wirecell (
// Equation(s):
// \main_processor|C1|ld_IR~0_wirecell_combout  = !\main_processor|C1|ld_IR~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|ld_IR~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_IR~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_IR~0_wirecell .lut_mask = 16'h00FF;
defparam \main_processor|C1|ld_IR~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux30~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux30~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [1])

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|data_out [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux30~2 .lut_mask = 16'hAA00;
defparam \main_processor|Dpth|M6|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~0 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~0_combout  = \main_processor|Dpth|ProgCount|q[0]~reg0_q  $ (VCC)
// \main_processor|Dpth|ProgCount|Add0~1  = CARRY(\main_processor|Dpth|ProgCount|q[0]~reg0_q )

	.dataa(\main_processor|Dpth|ProgCount|q[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|Add0~0_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~1 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~0 .lut_mask = 16'h55AA;
defparam \main_processor|Dpth|ProgCount|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~2 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~2_combout  = (\main_processor|Dpth|ProgCount|q[1]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~1 )) # (!\main_processor|Dpth|ProgCount|q[1]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~1 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~3  = CARRY((!\main_processor|Dpth|ProgCount|Add0~1 ) # (!\main_processor|Dpth|ProgCount|q[1]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~1 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~2_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~3 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~2 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~4 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~4_combout  = (\main_processor|Dpth|ProgCount|q[2]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~3  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[2]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~3  & VCC))
// \main_processor|Dpth|ProgCount|Add0~5  = CARRY((\main_processor|Dpth|ProgCount|q[2]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~3 ))

	.dataa(\main_processor|Dpth|ProgCount|q[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~3 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~4_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~5 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~4 .lut_mask = 16'hA50A;
defparam \main_processor|Dpth|ProgCount|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|process_0~0 (
// Equation(s):
// \main_processor|Dpth|ProgCount|process_0~0_combout  = (\main_processor|R1|Enable_PD~q  & \main_processor|C1|present_state.state_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|R1|Enable_PD~q ),
	.datad(\main_processor|C1|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|process_0~0 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|ProgCount|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[2]~2 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[2]~2_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~4_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [2])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~4_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [2]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[2]~2 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \main_processor|R1|Clr_PC (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|R1|LessThan0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|R1|Clr_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|R1|Clr_PC .is_wysiwyg = "true";
defparam \main_processor|R1|Clr_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~6 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~6_combout  = (\main_processor|Dpth|ProgCount|q[3]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~5 )) # (!\main_processor|Dpth|ProgCount|q[3]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~5 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~7  = CARRY((!\main_processor|Dpth|ProgCount|Add0~5 ) # (!\main_processor|Dpth|ProgCount|q[3]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~5 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~6_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~7 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~6 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[3]~3 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[3]~3_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~6_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [3]))

	.dataa(\main_processor|Dpth|IR|Q32 [3]),
	.datab(\main_processor|Dpth|ProgCount|Add0~6_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[3]~3 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \main_processor|Dpth|ProgCount|q[3]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[3]~3_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[3]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[3]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~8 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~8_combout  = (\main_processor|Dpth|ProgCount|q[4]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~7  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[4]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~7  & VCC))
// \main_processor|Dpth|ProgCount|Add0~9  = CARRY((\main_processor|Dpth|ProgCount|q[4]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~7 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~7 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~8_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~9 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~8 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[4]~4 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[4]~4_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~8_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [4]))

	.dataa(\main_processor|Dpth|IR|Q32 [4]),
	.datab(\main_processor|Dpth|ProgCount|Add0~8_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[4]~4 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \main_processor|Dpth|ProgCount|q[4]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[4]~4_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[4]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[4]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~10 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~10_combout  = (\main_processor|Dpth|ProgCount|q[5]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~9 )) # (!\main_processor|Dpth|ProgCount|q[5]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~9 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~11  = CARRY((!\main_processor|Dpth|ProgCount|Add0~9 ) # (!\main_processor|Dpth|ProgCount|q[5]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~9 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~10_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~11 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~10 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[5]~5 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[5]~5_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~10_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [5])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~10_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [5]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[5]~5 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \main_processor|Dpth|ProgCount|q[5]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[5]~5_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[5]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[5]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux27~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux27~2_combout  = (\main_processor|Dpth|D1|data_out [4] & \main_processor|C1|DATA_Mux [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [4]),
	.datad(\main_processor|C1|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux27~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \main_processor|C1|DATA_Mux~1 (
// Equation(s):
// \main_processor|C1|DATA_Mux~1_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [31]) # (!\main_processor|C1|present_state.state_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|DATA_Mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|DATA_Mux~1 .lut_mask = 16'hF0FF;
defparam \main_processor|C1|DATA_Mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \main_processor|C1|DATA_Mux[1] (
// Equation(s):
// \main_processor|C1|DATA_Mux [1] = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((!\main_processor|C1|DATA_Mux~1_combout ))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|DATA_Mux [1]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux~1_combout ),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|DATA_Mux [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|DATA_Mux[1] .lut_mask = 16'h0FCC;
defparam \main_processor|C1|DATA_Mux[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \main_processor|C1|REG_Mux (
// Equation(s):
// \main_processor|C1|REG_Mux~combout  = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((\main_memory|altsyncram_component|auto_generated|q_a [28]))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|REG_Mux~combout ))

	.dataa(gnd),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|REG_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|REG_Mux .lut_mask = 16'hF0CC;
defparam \main_processor|C1|REG_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\main_processor|Dpth|M6|Mux18~4_combout ,\main_processor|Dpth|M6|Mux19~4_combout ,\main_processor|Dpth|M6|Mux20~4_combout ,\main_processor|Dpth|M6|Mux21~4_combout ,\main_processor|Dpth|M6|Mux22~4_combout ,\main_processor|Dpth|M6|Mux23~4_combout ,
\main_processor|Dpth|M6|Mux24~4_combout ,\main_processor|Dpth|M6|Mux25~4_combout ,\main_processor|Dpth|M6|Mux26~4_combout ,\main_processor|Dpth|M6|Mux27~4_combout ,\main_processor|Dpth|M6|Mux28~4_combout ,\main_processor|Dpth|M6|Mux29~4_combout ,
\main_processor|Dpth|M6|Mux30~4_combout ,\main_processor|Dpth|M6|Mux31~4_combout }),
	.portaaddr({\main_processor|Dpth|ProgCount|q[5]~reg0_q ,\main_processor|Dpth|ProgCount|q[4]~reg0_q ,\main_processor|Dpth|ProgCount|q[3]~reg0_q ,\main_processor|Dpth|ProgCount|q[2]~reg0_q ,\main_processor|Dpth|ProgCount|q[1]~reg0_q ,
\main_processor|Dpth|ProgCount|q[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "system_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lqd1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000040010000180005;
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|IR|Q32[8]~feeder (
// Equation(s):
// \main_processor|Dpth|IR|Q32[8]~feeder_combout  = \main_processor|Dpth|M6|Mux23~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux23~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|IR|Q32[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[8]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|IR|Q32[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \main_processor|Dpth|IR|Q32[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|IR|Q32[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[8] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \main_processor|Dpth|IR|Q32[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[9] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \main_processor|C1|ld_B~0 (
// Equation(s):
// \main_processor|C1|ld_B~0_combout  = (\main_processor|C1|present_state.state_1~q ) # ((\main_processor|C1|present_state.state_2~q  & \main_memory|altsyncram_component|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\main_processor|C1|present_state.state_2~q ),
	.datac(\main_processor|C1|present_state.state_1~q ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\main_processor|C1|ld_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_B~0 .lut_mask = 16'hFCF0;
defparam \main_processor|C1|ld_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \main_processor|C1|ld_B~1 (
// Equation(s):
// \main_processor|C1|ld_B~1_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [29] & (!\main_memory|altsyncram_component|auto_generated|q_a [28] & \main_memory|altsyncram_component|auto_generated|q_a [31])) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [29] & (\main_memory|altsyncram_component|auto_generated|q_a [28] & !\main_memory|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|ld_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_B~1 .lut_mask = 16'h0A50;
defparam \main_processor|C1|ld_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \main_processor|C1|ld_B~2 (
// Equation(s):
// \main_processor|C1|ld_B~2_combout  = (\main_processor|R1|Enable_PD~q  & (!\main_memory|altsyncram_component|auto_generated|q_a [30] & (\main_processor|C1|ld_B~0_combout  & \main_processor|C1|ld_B~1_combout )))

	.dataa(\main_processor|R1|Enable_PD~q ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datac(\main_processor|C1|ld_B~0_combout ),
	.datad(\main_processor|C1|ld_B~1_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_B~2 .lut_mask = 16'h2000;
defparam \main_processor|C1|ld_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \main_processor|Dpth|B|Q32[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[8] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \main_processor|C1|IM_MUX2~1 (
// Equation(s):
// \main_processor|C1|IM_MUX2~1_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [25] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & \main_memory|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\main_processor|C1|IM_MUX2~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|IM_MUX2~1 .lut_mask = 16'h4400;
defparam \main_processor|C1|IM_MUX2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \main_processor|C1|IM_MUX2[0] (
// Equation(s):
// \main_processor|C1|IM_MUX2 [0] = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|IM_MUX2~1_combout )) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((\main_processor|C1|IM_MUX2 [0])))

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX2~1_combout ),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|IM_MUX2 [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|IM_MUX2[0] .lut_mask = 16'hCCF0;
defparam \main_processor|C1|IM_MUX2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \main_processor|Dpth|IR|Q32[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux20~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[11] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux20~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux20~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [11]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [11] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|C1|IM_MUX2 [0]),
	.datab(\main_processor|Dpth|B|Q32 [11]),
	.datac(\main_processor|Dpth|IR|Q32 [11]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux20~0 .lut_mask = 16'hAAE4;
defparam \main_processor|Dpth|M5|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \main_processor|C1|clr_C~0 (
// Equation(s):
// \main_processor|C1|clr_C~0_combout  = (\main_processor|R1|Enable_PD~q  & (!\main_memory|altsyncram_component|auto_generated|q_a [31] & (\main_memory|altsyncram_component|auto_generated|q_a [30] & \main_processor|C1|present_state.state_2~q )))

	.dataa(\main_processor|R1|Enable_PD~q ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|clr_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_C~0 .lut_mask = 16'h2000;
defparam \main_processor|C1|clr_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \main_processor|Dpth|IR|Q32[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[12] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux19~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux19~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [12]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [12] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|Dpth|B|Q32 [12]),
	.datab(\main_processor|Dpth|IR|Q32 [12]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux19~0 .lut_mask = 16'hF0CA;
defparam \main_processor|Dpth|M5|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \main_processor|C1|Mux0~0 (
// Equation(s):
// \main_processor|C1|Mux0~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [29]) # ((\main_memory|altsyncram_component|auto_generated|q_a [30]) # (\main_memory|altsyncram_component|auto_generated|q_a [28] $ 
// (\main_memory|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|Mux0~0 .lut_mask = 16'hEFFE;
defparam \main_processor|C1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \main_processor|C1|ld_A~0 (
// Equation(s):
// \main_processor|C1|ld_A~0_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [29] & (!\main_memory|altsyncram_component|auto_generated|q_a [30] & (\main_memory|altsyncram_component|auto_generated|q_a [28] & 
// \main_memory|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|ld_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_A~0 .lut_mask = 16'h1000;
defparam \main_processor|C1|ld_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \main_processor|C1|ld_A~1 (
// Equation(s):
// \main_processor|C1|ld_A~1_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [30] & !\main_memory|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|ld_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_A~1 .lut_mask = 16'h00F0;
defparam \main_processor|C1|ld_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \main_processor|C1|Mux3~0 (
// Equation(s):
// \main_processor|C1|Mux3~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [26] & (\main_memory|altsyncram_component|auto_generated|q_a [27] $ (((\main_memory|altsyncram_component|auto_generated|q_a [24]) # 
// (\main_memory|altsyncram_component|auto_generated|q_a [25]))))) # (!\main_memory|altsyncram_component|auto_generated|q_a [26] & (!\main_memory|altsyncram_component|auto_generated|q_a [24] & (\main_memory|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|C1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|Mux3~0 .lut_mask = 16'h1A38;
defparam \main_processor|C1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \main_processor|C1|ld_A~2 (
// Equation(s):
// \main_processor|C1|ld_A~2_combout  = (\main_processor|C1|ld_A~1_combout  & (((\main_memory|altsyncram_component|auto_generated|q_a [28] & !\main_processor|C1|Mux3~0_combout )) # (!\main_memory|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datac(\main_processor|C1|ld_A~1_combout ),
	.datad(\main_processor|C1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_A~2 .lut_mask = 16'h50D0;
defparam \main_processor|C1|ld_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \main_processor|C1|ld_A~3 (
// Equation(s):
// \main_processor|C1|ld_A~3_combout  = (\main_processor|C1|present_state.state_2~q  & ((\main_processor|C1|ld_A~0_combout ) # (\main_processor|C1|ld_A~2_combout )))

	.dataa(gnd),
	.datab(\main_processor|C1|present_state.state_2~q ),
	.datac(\main_processor|C1|ld_A~0_combout ),
	.datad(\main_processor|C1|ld_A~2_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_A~3 .lut_mask = 16'hCCC0;
defparam \main_processor|C1|ld_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \main_processor|C1|ld_A~4 (
// Equation(s):
// \main_processor|C1|ld_A~4_combout  = (\main_processor|R1|Enable_PD~q  & ((\main_processor|C1|ld_A~3_combout ) # ((\main_processor|C1|present_state.state_1~q  & !\main_processor|C1|Mux0~0_combout ))))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|R1|Enable_PD~q ),
	.datac(\main_processor|C1|Mux0~0_combout ),
	.datad(\main_processor|C1|ld_A~3_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_A~4 .lut_mask = 16'hCC08;
defparam \main_processor|C1|ld_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \main_processor|Dpth|A|Q32[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[12]~12_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[12] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \main_processor|C1|IM_MUX1 (
// Equation(s):
// \main_processor|C1|IM_MUX1~combout  = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((!\main_memory|altsyncram_component|auto_generated|q_a [29]))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|IM_MUX1~combout ))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|IM_MUX1~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|IM_MUX1 .lut_mask = 16'h33AA;
defparam \main_processor|C1|IM_MUX1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[12]~12 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[12]~12_combout  = (\main_processor|Dpth|A|Q32 [12] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(\main_processor|Dpth|A|Q32 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[12]~12 .lut_mask = 16'h00AA;
defparam \main_processor|Dpth|M4|Out2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux45~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux45~4_combout  = (\main_processor|Dpth|M5|Mux19~0_combout  & ((\main_processor|Dpth|M4|Out2[12]~12_combout  & (\main_processor|Dpth|ALU|Mux33~2_combout )) # (!\main_processor|Dpth|M4|Out2[12]~12_combout  & 
// ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout ))))) # (!\main_processor|Dpth|M5|Mux19~0_combout  & (\main_processor|Dpth|M4|Out2[12]~12_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|Dpth|M5|Mux19~0_combout ),
	.datab(\main_processor|Dpth|M4|Out2[12]~12_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux45~4 .lut_mask = 16'hE686;
defparam \main_processor|Dpth|ALU|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~3_combout  = (\main_processor|C1|ALU_op [1]) # (!\main_processor|C1|ALU_op [2])

	.dataa(gnd),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(gnd),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~3 .lut_mask = 16'hCCFF;
defparam \main_processor|Dpth|ALU|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux11~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux11~3_combout  = (\main_processor|Dpth|A|Q32 [11] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(\main_processor|Dpth|A|Q32 [11]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux11~3 .lut_mask = 16'h0A0A;
defparam \main_processor|Dpth|ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \main_processor|Dpth|A|Q32[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[10]~10_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[10] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux10~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux10~3_combout  = (\main_processor|Dpth|A|Q32 [10] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [10]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux10~3 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \main_processor|Dpth|IR|Q32[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux21~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[10] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux21~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux21~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [10]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [10] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|Dpth|B|Q32 [10]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|Dpth|IR|Q32 [10]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux21~0 .lut_mask = 16'hCCE2;
defparam \main_processor|Dpth|M5|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux10~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux10~2_combout  = (\main_processor|Dpth|ALU|Mux10~3_combout  & ((\main_processor|Dpth|ALU|cOut [9]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux21~0_combout )))) # (!\main_processor|Dpth|ALU|Mux10~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [9] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux21~0_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux10~3_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [9]),
	.datad(\main_processor|Dpth|M5|Mux21~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux10~2 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux32~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux32~0_combout  = (\main_processor|C1|ALU_op [1] & !\main_processor|C1|ALU_op [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux32~0 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ALU|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \main_processor|Dpth|ALU|Mux32~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|Dpth|ALU|Mux32~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux32~0clkctrl .clock_type = "global clock";
defparam \main_processor|Dpth|ALU|Mux32~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[10] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [10] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux10~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [10]))

	.dataa(\main_processor|Dpth|ALU|cOut [10]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux10~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [10]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[10] .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|cOut[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux11~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux11~2_combout  = (\main_processor|Dpth|ALU|Mux11~3_combout  & ((\main_processor|Dpth|ALU|cOut [10]) # (\main_processor|Dpth|M5|Mux20~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|Mux11~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [10] & (\main_processor|Dpth|M5|Mux20~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|Mux11~3_combout ),
	.datab(\main_processor|Dpth|M5|Mux20~0_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux11~2 .lut_mask = 16'hBE28;
defparam \main_processor|Dpth|ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[11] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [11] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux11~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [11]))

	.dataa(\main_processor|Dpth|ALU|cOut [11]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux11~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [11]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[11] .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|cOut[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux45~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux45~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((!\main_processor|Dpth|ALU|cOut [11]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|C1|ALU_op [0])))) # (!\main_processor|C1|ALU_op 
// [2] & (((\main_processor|Dpth|ALU|cOut [11]))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [11]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux45~7 .lut_mask = 16'h2FE0;
defparam \main_processor|Dpth|ALU|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \main_processor|Dpth|IR|Q32[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[13] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \main_processor|Dpth|B|Q32[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[13] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux18~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux18~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|Dpth|IR|Q32 [13]) # ((\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|B|Q32 [13] & !\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|Dpth|IR|Q32 [13]),
	.datab(\main_processor|Dpth|B|Q32 [13]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux18~0 .lut_mask = 16'hF0AC;
defparam \main_processor|Dpth|M5|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux46~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux46~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux18~0_combout ) # (\main_processor|Dpth|M4|Out2[13]~13_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux18~0_combout  & \main_processor|Dpth|M4|Out2[13]~13_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|M5|Mux18~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[13]~13_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux46~2 .lut_mask = 16'hA880;
defparam \main_processor|Dpth|ALU|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \main_processor|Dpth|IR|Q32[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux17~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[14] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[13]~13 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[13]~13_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [13])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [13])))

	.dataa(gnd),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(\main_processor|Dpth|B|Q32 [13]),
	.datad(\main_processor|Dpth|A|Q32 [13]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[13]~13 .lut_mask = 16'hF3C0;
defparam \main_processor|Dpth|M1|Out2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \main_processor|Dpth|B|Q32[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[14] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[14]~14 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[14]~14_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [14]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [14]))

	.dataa(\main_processor|Dpth|A|Q32 [14]),
	.datab(gnd),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|B|Q32 [14]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[14]~14 .lut_mask = 16'hFA0A;
defparam \main_processor|Dpth|M1|Out2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[17]~17 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[17]~17_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [1])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [17])))

	.dataa(\main_processor|Dpth|IR|Q32 [1]),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [17]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[17]~17 .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|M4|Out2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \main_processor|Dpth|B|Q32[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[17] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux14~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux14~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [17] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|Dpth|B|Q32 [17]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux14~0 .lut_mask = 16'hCC22;
defparam \main_processor|Dpth|M5|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux50~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux50~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[17]~17_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux14~0_combout ))) # 
// (!\main_processor|Dpth|M4|Out2[17]~17_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M5|Mux14~0_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|M4|Out2[17]~17_combout  $ 
// (((\main_processor|Dpth|M5|Mux14~0_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[17]~17_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M5|Mux14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux50~2 .lut_mask = 16'hB9C4;
defparam \main_processor|Dpth|ALU|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \main_processor|Dpth|B|Q32[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[18]~18_combout ),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[18] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[18]~18 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[18]~18_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [18]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [18]))

	.dataa(gnd),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(\main_processor|Dpth|A|Q32 [18]),
	.datad(\main_processor|Dpth|B|Q32 [18]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[18]~18 .lut_mask = 16'hFC30;
defparam \main_processor|Dpth|M1|Out2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[24]~24 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[24]~24_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [8])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [24])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|IR|Q32 [8]),
	.datac(\main_processor|Dpth|A|Q32 [24]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[24]~24 .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|M4|Out2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \main_processor|Dpth|B|Q32[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[24] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux7~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux7~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (\main_processor|C1|IM_MUX2 [1])) # (!\main_processor|C1|IM_MUX2 [0] & (!\main_processor|C1|IM_MUX2 [1] & \main_processor|Dpth|B|Q32 [24]))

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|Dpth|B|Q32 [24]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux7~0 .lut_mask = 16'hC3C0;
defparam \main_processor|Dpth|M5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux57~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux57~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[24]~24_combout ) # (\main_processor|Dpth|M5|Mux7~0_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M4|Out2[24]~24_combout  & \main_processor|Dpth|M5|Mux7~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.datad(\main_processor|Dpth|M5|Mux7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux57~2 .lut_mask = 16'hC880;
defparam \main_processor|Dpth|ALU|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux8~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux8~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [23] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|Dpth|B|Q32 [23]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux8~0 .lut_mask = 16'hCC22;
defparam \main_processor|Dpth|M5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \main_processor|Dpth|A|Q32[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[23]~23_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[23] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[23]~23 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[23]~23_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [7])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [23])))

	.dataa(\main_processor|Dpth|IR|Q32 [7]),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [23]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[23]~23 .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|M4|Out2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[22]~22 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[22]~22_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [6]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [22]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [22]),
	.datac(\main_processor|Dpth|IR|Q32 [6]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[22]~22 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M4|Out2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \main_processor|Dpth|B|Q32[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[22] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux9~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux9~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [22] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|Dpth|B|Q32 [22]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux9~0 .lut_mask = 16'hCC22;
defparam \main_processor|Dpth|M5|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[21]~21 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[21]~21_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [5]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [21]))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [21]),
	.datad(\main_processor|Dpth|IR|Q32 [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[21]~21 .lut_mask = 16'hFA50;
defparam \main_processor|Dpth|M4|Out2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[20]~20 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[20]~20_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [4])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [20])))

	.dataa(\main_processor|Dpth|IR|Q32 [4]),
	.datab(\main_processor|Dpth|A|Q32 [20]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[20]~20 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|M4|Out2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \main_processor|Dpth|B|Q32[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[20] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux11~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux11~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [20] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|C1|IM_MUX2 [0]),
	.datab(\main_processor|Dpth|B|Q32 [20]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux11~0 .lut_mask = 16'hAA44;
defparam \main_processor|Dpth|M5|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[16]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[16]~feeder_combout  = \main_processor|Dpth|M2|Out2[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[16]~16_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[16]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|A|Q32[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \main_processor|Dpth|A|Q32[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[16] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[16]~16 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[16]~16_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [0])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [16])))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_processor|Dpth|IR|Q32 [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[16]~16 .lut_mask = 16'hDD88;
defparam \main_processor|Dpth|M4|Out2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux15~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux15~0_combout  = (\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [16] & !\main_processor|C1|IM_MUX2 [0]))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(\main_processor|Dpth|B|Q32 [16]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux15~0 .lut_mask = 16'hAA44;
defparam \main_processor|Dpth|M5|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \main_processor|Dpth|IR|Q32[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux16~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[15] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \main_processor|Dpth|B|Q32[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[15]~15_combout ),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[15] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux16~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux16~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|IR|Q32 [15])) # (!\main_processor|C1|IM_MUX2 
// [0] & ((\main_processor|Dpth|B|Q32 [15])))))

	.dataa(\main_processor|Dpth|IR|Q32 [15]),
	.datab(\main_processor|Dpth|B|Q32 [15]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux16~0 .lut_mask = 16'hFA0C;
defparam \main_processor|Dpth|M5|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux17~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux17~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & ((\main_processor|Dpth|IR|Q32 [14]))) # (!\main_processor|C1|IM_MUX2 
// [0] & (\main_processor|Dpth|B|Q32 [14]))))

	.dataa(\main_processor|Dpth|B|Q32 [14]),
	.datab(\main_processor|Dpth|IR|Q32 [14]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux17~0 .lut_mask = 16'hFC0A;
defparam \main_processor|Dpth|M5|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux13~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux13~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [13])

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [13]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux13~3 .lut_mask = 16'h5500;
defparam \main_processor|Dpth|ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux12~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux12~3_combout  = (\main_processor|Dpth|A|Q32 [12] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [12]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux12~3 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux12~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux12~2_combout  = (\main_processor|Dpth|ALU|cOut [11] & ((\main_processor|Dpth|ALU|Mux12~3_combout ) # (\main_processor|Dpth|M5|Mux19~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [11] & 
// (\main_processor|Dpth|ALU|Mux12~3_combout  & (\main_processor|Dpth|M5|Mux19~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux19~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [11]),
	.datad(\main_processor|Dpth|ALU|Mux12~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux12~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[12] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [12] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux12~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [12]))

	.dataa(\main_processor|Dpth|ALU|cOut [12]),
	.datab(\main_processor|Dpth|ALU|Mux12~2_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [12]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[12] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|cOut[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux13~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux13~2_combout  = (\main_processor|Dpth|ALU|Mux13~3_combout  & ((\main_processor|Dpth|ALU|cOut [12]) # (\main_processor|Dpth|M5|Mux18~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|Mux13~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [12] & (\main_processor|Dpth|M5|Mux18~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux18~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux13~3_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [12]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux13~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[13] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [13] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux13~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [13]))

	.dataa(\main_processor|Dpth|ALU|cOut [13]),
	.datab(\main_processor|Dpth|ALU|Mux13~2_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [13]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[13] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|cOut[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux14~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux14~3_combout  = (\main_processor|Dpth|A|Q32 [14] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [14]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux14~3 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux14~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux14~2_combout  = (\main_processor|Dpth|ALU|cOut [13] & ((\main_processor|Dpth|ALU|Mux14~3_combout ) # (\main_processor|Dpth|M5|Mux17~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [13] & 
// (\main_processor|Dpth|ALU|Mux14~3_combout  & (\main_processor|Dpth|M5|Mux17~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux17~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [13]),
	.datad(\main_processor|Dpth|ALU|Mux14~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux14~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[14] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [14] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux14~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [14]))

	.dataa(\main_processor|Dpth|ALU|cOut [14]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux14~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [14]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[14] .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|cOut[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux15~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux15~3_combout  = (\main_processor|Dpth|A|Q32 [15] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [15]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux15~3 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux15~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux15~2_combout  = (\main_processor|Dpth|ALU|cOut [14] & ((\main_processor|Dpth|ALU|Mux15~3_combout ) # (\main_processor|Dpth|M5|Mux16~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [14] & 
// (\main_processor|Dpth|ALU|Mux15~3_combout  & (\main_processor|Dpth|M5|Mux16~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux16~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [14]),
	.datad(\main_processor|Dpth|ALU|Mux15~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux15~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[15] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [15] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux15~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [15])))

	.dataa(\main_processor|Dpth|ALU|Mux15~2_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [15]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [15]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[15] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux16~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux16~0_combout  = (\main_processor|Dpth|M4|Out2[16]~16_combout  & ((\main_processor|Dpth|ALU|cOut [15]) # (\main_processor|Dpth|M5|Mux15~0_combout  $ (\main_processor|C1|ALU_op [2])))) # 
// (!\main_processor|Dpth|M4|Out2[16]~16_combout  & (\main_processor|Dpth|ALU|cOut [15] & (\main_processor|Dpth|M5|Mux15~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.datab(\main_processor|Dpth|M5|Mux15~0_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [15]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux16~0 .lut_mask = 16'hBE28;
defparam \main_processor|Dpth|ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[16] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [16] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux16~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [16])))

	.dataa(\main_processor|Dpth|ALU|Mux16~0_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [16]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [16]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[16] .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ALU|cOut[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux17~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux17~0_combout  = (\main_processor|Dpth|ALU|cOut [16] & ((\main_processor|Dpth|M4|Out2[17]~17_combout ) # (\main_processor|Dpth|M5|Mux14~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [16] & 
// (\main_processor|Dpth|M4|Out2[17]~17_combout  & (\main_processor|Dpth|M5|Mux14~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|cOut [16]),
	.datab(\main_processor|Dpth|M5|Mux14~0_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|M4|Out2[17]~17_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux17~0 .lut_mask = 16'hBE28;
defparam \main_processor|Dpth|ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[17] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [17] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux17~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [17])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux17~0_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [17]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [17]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[17] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux13~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux13~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (\main_processor|C1|IM_MUX2 [0])) # (!\main_processor|C1|IM_MUX2 [1] & (!\main_processor|C1|IM_MUX2 [0] & \main_processor|Dpth|B|Q32 [18]))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [18]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux13~0 .lut_mask = 16'hA5A0;
defparam \main_processor|Dpth|M5|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux18~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux18~0_combout  = (\main_processor|Dpth|M4|Out2[18]~18_combout  & ((\main_processor|Dpth|ALU|cOut [17]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux13~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[18]~18_combout  & (\main_processor|Dpth|ALU|cOut [17] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux13~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [17]),
	.datad(\main_processor|Dpth|M5|Mux13~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux18~0 .lut_mask = 16'hD4E8;
defparam \main_processor|Dpth|ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[18] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [18] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux18~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [18]))

	.dataa(\main_processor|Dpth|ALU|cOut [18]),
	.datab(\main_processor|Dpth|ALU|Mux18~0_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [18]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[18] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|cOut[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[19]~19 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[19]~19_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [3]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [19]))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_processor|Dpth|A|Q32 [19]),
	.datac(gnd),
	.datad(\main_processor|Dpth|IR|Q32 [3]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[19]~19 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|M4|Out2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \main_processor|Dpth|B|Q32[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[19] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux12~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux12~0_combout  = (\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [19] & !\main_processor|C1|IM_MUX2 [0]))

	.dataa(\main_processor|Dpth|B|Q32 [19]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux12~0 .lut_mask = 16'hF00A;
defparam \main_processor|Dpth|M5|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux19~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux19~0_combout  = (\main_processor|Dpth|ALU|cOut [18] & ((\main_processor|Dpth|M4|Out2[19]~19_combout ) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux12~0_combout )))) # (!\main_processor|Dpth|ALU|cOut [18] & 
// (\main_processor|Dpth|M4|Out2[19]~19_combout  & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux12~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|cOut [18]),
	.datac(\main_processor|Dpth|M4|Out2[19]~19_combout ),
	.datad(\main_processor|Dpth|M5|Mux12~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux19~0 .lut_mask = 16'hD4E8;
defparam \main_processor|Dpth|ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[19] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [19] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux19~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [19])))

	.dataa(\main_processor|Dpth|ALU|Mux19~0_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [19]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [19]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[19] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux20~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux20~0_combout  = (\main_processor|Dpth|M4|Out2[20]~20_combout  & ((\main_processor|Dpth|ALU|cOut [19]) # (\main_processor|Dpth|M5|Mux11~0_combout  $ (\main_processor|C1|ALU_op [2])))) # 
// (!\main_processor|Dpth|M4|Out2[20]~20_combout  & (\main_processor|Dpth|ALU|cOut [19] & (\main_processor|Dpth|M5|Mux11~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.datab(\main_processor|Dpth|M5|Mux11~0_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [19]),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux20~0 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[20] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [20] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux20~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [20])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux20~0_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [20]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [20]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[20] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \main_processor|Dpth|B|Q32[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[21]~21_combout ),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[21] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux10~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux10~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (\main_processor|C1|IM_MUX2 [0])) # (!\main_processor|C1|IM_MUX2 [1] & (!\main_processor|C1|IM_MUX2 [0] & \main_processor|Dpth|B|Q32 [21]))

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [21]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux10~0 .lut_mask = 16'hC3C0;
defparam \main_processor|Dpth|M5|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux21~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux21~0_combout  = (\main_processor|Dpth|M4|Out2[21]~21_combout  & ((\main_processor|Dpth|ALU|cOut [20]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux10~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[21]~21_combout  & (\main_processor|Dpth|ALU|cOut [20] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux10~0_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[21]~21_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [20]),
	.datad(\main_processor|Dpth|M5|Mux10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux21~0 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[21] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [21] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux21~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [21])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux21~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|cOut [21]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [21]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[21] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|cOut[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux22~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux22~0_combout  = (\main_processor|Dpth|M4|Out2[22]~22_combout  & ((\main_processor|Dpth|ALU|cOut [21]) # (\main_processor|Dpth|M5|Mux9~0_combout  $ (\main_processor|C1|ALU_op [2])))) # 
// (!\main_processor|Dpth|M4|Out2[22]~22_combout  & (\main_processor|Dpth|ALU|cOut [21] & (\main_processor|Dpth|M5|Mux9~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.datab(\main_processor|Dpth|M5|Mux9~0_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [21]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux22~0 .lut_mask = 16'hBE28;
defparam \main_processor|Dpth|ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[22] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [22] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux22~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [22]))

	.dataa(\main_processor|Dpth|ALU|cOut [22]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [22]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[22] .lut_mask = 16'hFA0A;
defparam \main_processor|Dpth|ALU|cOut[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux23~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux23~0_combout  = (\main_processor|Dpth|M4|Out2[23]~23_combout  & ((\main_processor|Dpth|ALU|cOut [22]) # (\main_processor|Dpth|M5|Mux8~0_combout  $ (\main_processor|C1|ALU_op [2])))) # 
// (!\main_processor|Dpth|M4|Out2[23]~23_combout  & (\main_processor|Dpth|ALU|cOut [22] & (\main_processor|Dpth|M5|Mux8~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux8~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|M4|Out2[23]~23_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [22]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux23~0 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[23] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [23] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux23~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [23]))

	.dataa(\main_processor|Dpth|ALU|cOut [23]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux23~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [23]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[23] .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|cOut[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~16 (
// Equation(s):
// \main_processor|Dpth|ALU|result~16_combout  = \main_processor|Dpth|M4|Out2[24]~24_combout  $ (((\main_processor|C1|IM_MUX2 [1] & (\main_processor|C1|IM_MUX2 [0])) # (!\main_processor|C1|IM_MUX2 [1] & (!\main_processor|C1|IM_MUX2 [0] & 
// \main_processor|Dpth|B|Q32 [24]))))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.datad(\main_processor|Dpth|B|Q32 [24]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~16 .lut_mask = 16'h6978;
defparam \main_processor|Dpth|ALU|result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~2_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1]) # (\main_processor|C1|ALU_op [0])))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(gnd),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~2 .lut_mask = 16'hEE00;
defparam \main_processor|Dpth|ALU|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \main_processor|Dpth|B|Q32[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[25] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux6~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux6~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [25] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [25]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux6~0 .lut_mask = 16'hF00C;
defparam \main_processor|Dpth|M5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux58~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux58~2_combout  = (\main_processor|Dpth|M4|Out2[25]~25_combout  & ((\main_processor|Dpth|M5|Mux6~0_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout ))) # (!\main_processor|Dpth|M5|Mux6~0_combout  & 
// ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout ))))) # (!\main_processor|Dpth|M4|Out2[25]~25_combout  & (\main_processor|Dpth|M5|Mux6~0_combout  & ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout 
// ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M4|Out2[25]~25_combout ),
	.datac(\main_processor|Dpth|M5|Mux6~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux58~2 .lut_mask = 16'hE83C;
defparam \main_processor|Dpth|ALU|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux24~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux24~0_combout  = (\main_processor|Dpth|ALU|cOut [23] & ((\main_processor|Dpth|M4|Out2[24]~24_combout ) # (\main_processor|Dpth|M5|Mux7~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [23] & 
// (\main_processor|Dpth|M4|Out2[24]~24_combout  & (\main_processor|Dpth|M5|Mux7~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|cOut [23]),
	.datab(\main_processor|Dpth|M5|Mux7~0_combout ),
	.datac(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux24~0 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[24] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [24] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux24~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [24]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|cOut [24]),
	.datac(\main_processor|Dpth|ALU|Mux24~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [24]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[24] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|cOut[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux25~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux25~0_combout  = (\main_processor|Dpth|M4|Out2[25]~25_combout  & ((\main_processor|Dpth|ALU|cOut [24]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux6~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[25]~25_combout  & (\main_processor|Dpth|ALU|cOut [24] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux6~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M5|Mux6~0_combout ),
	.datac(\main_processor|Dpth|M4|Out2[25]~25_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [24]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux25~0 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[25] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [25] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux25~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [25])))

	.dataa(\main_processor|Dpth|ALU|Mux25~0_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [25]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [25]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[25] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux4~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux4~0_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [27])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [27] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [27]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux4~0 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[27]~27 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[27]~27_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux4~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [27]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux4~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [27]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[27]~27 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \main_processor|Dpth|A|Q32[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[27]~27_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[27] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[27]~27 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[27]~27_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [11])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [27])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|IR|Q32 [11]),
	.datac(\main_processor|Dpth|A|Q32 [27]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[27]~27 .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|M4|Out2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux59~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux59~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|M4|Out2[27]~27_combout ) # ((\main_processor|Dpth|ALU|Mux36~3_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & 
// (((\main_processor|Dpth|M4|Out2[25]~25_combout  & !\main_processor|Dpth|ALU|Mux36~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[27]~27_combout ),
	.datab(\main_processor|Dpth|M4|Out2[25]~25_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux59~3 .lut_mask = 16'hF0AC;
defparam \main_processor|Dpth|ALU|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \main_processor|Dpth|B|Q32[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[26] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~17 (
// Equation(s):
// \main_processor|Dpth|ALU|result~17_combout  = \main_processor|Dpth|M4|Out2[26]~26_combout  $ (((\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [26] & 
// !\main_processor|C1|IM_MUX2 [0]))))

	.dataa(\main_processor|Dpth|B|Q32 [26]),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~17 .lut_mask = 16'h3DC2;
defparam \main_processor|Dpth|ALU|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux59~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux59~4_combout  = \main_processor|Dpth|ALU|Mux59~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [25] $ (\main_processor|Dpth|ALU|result~17_combout )))))

	.dataa(\main_processor|Dpth|ALU|cOut [25]),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux59~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~17_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux59~4 .lut_mask = 16'hB478;
defparam \main_processor|Dpth|ALU|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux5~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux5~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [26] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|Dpth|B|Q32 [26]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux5~0 .lut_mask = 16'hCC30;
defparam \main_processor|Dpth|M5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux59~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux59~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M5|Mux5~0_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M4|Out2[26]~26_combout ))) # 
// (!\main_processor|Dpth|M5|Mux5~0_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M4|Out2[26]~26_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|M5|Mux5~0_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux59~2 .lut_mask = 16'hA880;
defparam \main_processor|Dpth|ALU|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux59~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux59~5_combout  = (\main_processor|Dpth|ALU|Mux59~2_combout ) # ((\main_processor|Dpth|ALU|Mux59~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux59~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux59~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux59~5 .lut_mask = 16'hFFE0;
defparam \main_processor|Dpth|ALU|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[26] (
// Equation(s):
// \main_processor|Dpth|ALU|result [26] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [26]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux59~5_combout ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux59~5_combout ),
	.datac(\main_processor|Dpth|ALU|result [26]),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [26]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[26] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|result[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux5~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux5~0_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [26])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [26] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux5~0 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[26]~26 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[26]~26_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux5~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [26]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux5~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[26]~26 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \main_processor|Dpth|A|Q32[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[26]~26_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[26] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[26]~26 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[26]~26_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [10]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [26]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [26]),
	.datac(\main_processor|Dpth|IR|Q32 [10]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[26]~26 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M4|Out2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux58~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux58~5_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((\main_processor|Dpth|ALU|cOut [24]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|M4|Out2[24]~24_combout )))) # 
// (!\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|ALU|cOut [24]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|cOut [24]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux58~5 .lut_mask = 16'hFD08;
defparam \main_processor|Dpth|ALU|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux58~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux58~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux58~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[26]~26_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux58~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux58~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux58~3 .lut_mask = 16'h5DA8;
defparam \main_processor|Dpth|ALU|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux58~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux58~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux58~2_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux58~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux58~2_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux58~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux58~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux58~4 .lut_mask = 16'h9DC8;
defparam \main_processor|Dpth|ALU|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[25] (
// Equation(s):
// \main_processor|Dpth|ALU|result [25] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [25])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux58~4_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [25]),
	.datac(\main_processor|Dpth|ALU|Mux58~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [25]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[25] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux6~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux6~0_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [25])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [25] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [25]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux6~0 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[25]~25 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[25]~25_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux6~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [25]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|Dpth|M6|Mux6~0_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|D1|data_out [25]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[25]~25 .lut_mask = 16'h0E0C;
defparam \main_processor|Dpth|M2|Out2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \main_processor|Dpth|A|Q32[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[25]~25_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[25] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[25]~25 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[25]~25_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [9])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [25])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|IR|Q32 [9]),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(\main_processor|Dpth|A|Q32 [25]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[25]~25 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M4|Out2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux57~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux57~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout ) # ((\main_processor|Dpth|M4|Out2[25]~25_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & 
// (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|M4|Out2[23]~23_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[25]~25_combout ),
	.datad(\main_processor|Dpth|M4|Out2[23]~23_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux57~3 .lut_mask = 16'hB9A8;
defparam \main_processor|Dpth|ALU|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux57~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux57~4_combout  = \main_processor|Dpth|ALU|Mux57~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [23] $ (\main_processor|Dpth|ALU|result~16_combout )))))

	.dataa(\main_processor|Dpth|ALU|cOut [23]),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|result~16_combout ),
	.datad(\main_processor|Dpth|ALU|Mux57~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux57~4 .lut_mask = 16'hB748;
defparam \main_processor|Dpth|ALU|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux57~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux57~5_combout  = (\main_processor|Dpth|ALU|Mux57~2_combout ) # ((\main_processor|Dpth|ALU|Mux57~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|Dpth|ALU|Mux57~2_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|Mux57~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux57~5 .lut_mask = 16'hFEAA;
defparam \main_processor|Dpth|ALU|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[24] (
// Equation(s):
// \main_processor|Dpth|ALU|result [24] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [24])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux57~5_combout )))

	.dataa(\main_processor|Dpth|ALU|result [24]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux57~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [24]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[24] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|result[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux7~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux7~0_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|Dpth|ALU|result [24]) # (\main_processor|C1|DATA_Mux [0])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [24] & 
// ((!\main_processor|C1|DATA_Mux [0]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|Dpth|ALU|result [24]),
	.datad(\main_processor|C1|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux7~0 .lut_mask = 16'hCCE2;
defparam \main_processor|Dpth|M6|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[24]~24 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[24]~24_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux7~0_combout ) # ((\main_processor|Dpth|D1|data_out [24] & \main_processor|C1|DATA_Mux [0]))))

	.dataa(\main_processor|Dpth|D1|data_out [24]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|M6|Mux7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[24]~24 .lut_mask = 16'h0F08;
defparam \main_processor|Dpth|M2|Out2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \main_processor|Dpth|A|Q32[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[24]~24_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[24] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[24]~24 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[24]~24_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [24]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [24]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [24]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|B|Q32 [24]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[24]~24 .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|M1|Out2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[25]~25 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[25]~25_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [25]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [25]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [25]),
	.datad(\main_processor|Dpth|B|Q32 [25]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[25]~25 .lut_mask = 16'hFA50;
defparam \main_processor|Dpth|M1|Out2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[26]~26 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[26]~26_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [26]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [26]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [26]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|B|Q32 [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[26]~26 .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|M1|Out2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \main_processor|Dpth|B|Q32[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[27] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[27]~27 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[27]~27_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [27]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [27]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [27]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|B|Q32 [27]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[27]~27 .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|M1|Out2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux3~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux3~0_combout  = (\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [28] & !\main_processor|C1|IM_MUX2 [0]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [28]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux3~0 .lut_mask = 16'hF00C;
defparam \main_processor|Dpth|M5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \main_processor|Dpth|A|Q32[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[28]~28_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[28] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[28]~28 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[28]~28_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [12])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [28])))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|IR|Q32 [12]),
	.datad(\main_processor|Dpth|A|Q32 [28]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[28]~28 .lut_mask = 16'hF5A0;
defparam \main_processor|Dpth|M4|Out2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux61~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux61~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux3~0_combout ) # (\main_processor|Dpth|M4|Out2[28]~28_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux3~0_combout  & \main_processor|Dpth|M4|Out2[28]~28_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M5|Mux3~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux61~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux4~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux4~0_combout  = (\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [27] & !\main_processor|C1|IM_MUX2 [0]))

	.dataa(\main_processor|Dpth|B|Q32 [27]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux4~0 .lut_mask = 16'hF00A;
defparam \main_processor|Dpth|M5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux26~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux26~0_combout  = (\main_processor|Dpth|M4|Out2[26]~26_combout  & ((\main_processor|Dpth|ALU|cOut [25]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux5~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[26]~26_combout  & (\main_processor|Dpth|ALU|cOut [25] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux5~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.datac(\main_processor|Dpth|M5|Mux5~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [25]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux26~0 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[26] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [26] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux26~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [26]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|cOut [26]),
	.datac(\main_processor|Dpth|ALU|Mux26~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [26]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[26] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|cOut[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux27~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux27~0_combout  = (\main_processor|Dpth|M4|Out2[27]~27_combout  & ((\main_processor|Dpth|ALU|cOut [26]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux4~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[27]~27_combout  & (\main_processor|Dpth|ALU|cOut [26] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux4~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M5|Mux4~0_combout ),
	.datac(\main_processor|Dpth|M4|Out2[27]~27_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux27~0 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[27] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [27] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux27~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [27])))

	.dataa(\main_processor|Dpth|ALU|Mux27~0_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [27]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [27]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[27] .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ALU|cOut[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~18 (
// Equation(s):
// \main_processor|Dpth|ALU|result~18_combout  = \main_processor|Dpth|M4|Out2[28]~28_combout  $ (((\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [28] & 
// !\main_processor|C1|IM_MUX2 [1]))))

	.dataa(\main_processor|C1|IM_MUX2 [0]),
	.datab(\main_processor|Dpth|B|Q32 [28]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~18 .lut_mask = 16'h5BA4;
defparam \main_processor|Dpth|ALU|result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux64~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux64~0_combout  = ((!\main_processor|C1|ALU_op [1] & !\main_processor|C1|ALU_op [2])) # (!\main_processor|C1|ALU_op [0])

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(gnd),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux64~0 .lut_mask = 16'h0F5F;
defparam \main_processor|Dpth|ALU|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \main_processor|Dpth|B|Q32[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[30] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux1~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux1~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [30] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|Dpth|B|Q32 [30]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux1~0 .lut_mask = 16'hF00A;
defparam \main_processor|Dpth|M5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux28~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux28~0_combout  = (\main_processor|Dpth|ALU|cOut [27] & ((\main_processor|Dpth|M4|Out2[28]~28_combout ) # (\main_processor|Dpth|M5|Mux3~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [27] & 
// (\main_processor|Dpth|M4|Out2[28]~28_combout  & (\main_processor|Dpth|M5|Mux3~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux3~0_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [27]),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux28~0 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[28] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [28] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux28~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [28])))

	.dataa(\main_processor|Dpth|ALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [28]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [28]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[28] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \main_processor|Dpth|B|Q32[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[29] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux2~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux2~0_combout  = (\main_processor|C1|IM_MUX2 [0] & ((\main_processor|C1|IM_MUX2 [1]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [29] & !\main_processor|C1|IM_MUX2 [1]))

	.dataa(\main_processor|Dpth|B|Q32 [29]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux2~0 .lut_mask = 16'hF00A;
defparam \main_processor|Dpth|M5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux29~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux29~0_combout  = (\main_processor|Dpth|M4|Out2[29]~29_combout  & ((\main_processor|Dpth|ALU|cOut [28]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux2~0_combout )))) # 
// (!\main_processor|Dpth|M4|Out2[29]~29_combout  & (\main_processor|Dpth|ALU|cOut [28] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux2~0_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[29]~29_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [28]),
	.datad(\main_processor|Dpth|M5|Mux2~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux29~0 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[29] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [29] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux29~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [29]))

	.dataa(\main_processor|Dpth|ALU|cOut [29]),
	.datab(\main_processor|Dpth|ALU|Mux29~0_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [29]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[29] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|cOut[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~20 (
// Equation(s):
// \main_processor|Dpth|ALU|result~20_combout  = \main_processor|Dpth|M5|Mux1~0_combout  $ (((\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [14])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [30])))))

	.dataa(\main_processor|Dpth|IR|Q32 [14]),
	.datab(\main_processor|Dpth|A|Q32 [30]),
	.datac(\main_processor|Dpth|M5|Mux1~0_combout ),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~20 .lut_mask = 16'h5A3C;
defparam \main_processor|Dpth|ALU|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~19 (
// Equation(s):
// \main_processor|Dpth|ALU|result~19_combout  = (\main_processor|Dpth|M5|Mux1~0_combout  & ((\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [14])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [30])))))

	.dataa(\main_processor|Dpth|IR|Q32 [14]),
	.datab(\main_processor|Dpth|A|Q32 [30]),
	.datac(\main_processor|Dpth|M5|Mux1~0_combout ),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~19 .lut_mask = 16'hA0C0;
defparam \main_processor|Dpth|ALU|result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux63~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux63~0_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1]) # ((\main_processor|Dpth|M4|Out2[29]~29_combout )))) # (!\main_processor|C1|ALU_op [2] & (!\main_processor|C1|ALU_op [1] & 
// ((\main_processor|Dpth|ALU|result~19_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|M4|Out2[29]~29_combout ),
	.datad(\main_processor|Dpth|ALU|result~19_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux63~0 .lut_mask = 16'hB9A8;
defparam \main_processor|Dpth|ALU|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux63~1 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux63~1_combout  = \main_processor|Dpth|ALU|Mux63~0_combout  $ (((\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|ALU|cOut [29] $ (\main_processor|Dpth|ALU|result~20_combout )))))

	.dataa(\main_processor|Dpth|ALU|cOut [29]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|result~20_combout ),
	.datad(\main_processor|Dpth|ALU|Mux63~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux63~1 .lut_mask = 16'hB748;
defparam \main_processor|Dpth|ALU|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux63~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux63~2_combout  = (\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[30]~30_combout ) # ((\main_processor|Dpth|M5|Mux1~0_combout )))) # (!\main_processor|C1|ALU_op [0] & (((\main_processor|Dpth|ALU|Mux63~1_combout 
// ))))

	.dataa(\main_processor|Dpth|M4|Out2[30]~30_combout ),
	.datab(\main_processor|Dpth|M5|Mux1~0_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|ALU|Mux63~1_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux63~2 .lut_mask = 16'hEFE0;
defparam \main_processor|Dpth|ALU|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[30] (
// Equation(s):
// \main_processor|Dpth|ALU|result [30] = (\main_processor|Dpth|ALU|Mux64~0_combout  & ((\main_processor|Dpth|ALU|Mux63~2_combout ))) # (!\main_processor|Dpth|ALU|Mux64~0_combout  & (\main_processor|Dpth|ALU|result [30]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [30]),
	.datac(\main_processor|Dpth|ALU|Mux64~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux63~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [30]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[30] .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|ALU|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux1~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux1~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & (\main_processor|Dpth|ALU|result [30])) # 
// (!\main_processor|C1|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|Dpth|ALU|result [30]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux1~0 .lut_mask = 16'hE5E0;
defparam \main_processor|Dpth|M6|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[29]~29 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[29]~29_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [29]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [29]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(\main_processor|Dpth|A|Q32 [29]),
	.datac(gnd),
	.datad(\main_processor|Dpth|B|Q32 [29]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[29]~29 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|M1|Out2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[30]~30 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[30]~30_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [30]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [30]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [30]),
	.datad(\main_processor|Dpth|B|Q32 [30]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[30]~30 .lut_mask = 16'hFA50;
defparam \main_processor|Dpth|M1|Out2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[31]~31 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[31]~31_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [15]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [31]))

	.dataa(\main_processor|Dpth|A|Q32 [31]),
	.datab(\main_processor|Dpth|IR|Q32 [15]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[31]~31 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|M4|Out2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \main_processor|Dpth|B|Q32[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[31] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux0~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux0~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (\main_processor|C1|IM_MUX2 [0])) # (!\main_processor|C1|IM_MUX2 [1] & (!\main_processor|C1|IM_MUX2 [0] & \main_processor|Dpth|B|Q32 [31]))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux0~0 .lut_mask = 16'hA5A0;
defparam \main_processor|Dpth|M5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux65~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux65~0_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[31]~31_combout ) # (\main_processor|Dpth|M5|Mux0~0_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[31]~31_combout ),
	.datab(\main_processor|Dpth|M5|Mux0~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux65~0 .lut_mask = 16'hE000;
defparam \main_processor|Dpth|ALU|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux65~1 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux65~1_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [15]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [31]))

	.dataa(\main_processor|Dpth|A|Q32 [31]),
	.datab(gnd),
	.datac(\main_processor|Dpth|IR|Q32 [15]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux65~1 .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux30~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux30~0_combout  = (\main_processor|Dpth|M4|Out2[30]~30_combout  & ((\main_processor|Dpth|ALU|cOut [29]) # (\main_processor|Dpth|M5|Mux1~0_combout  $ (\main_processor|C1|ALU_op [2])))) # 
// (!\main_processor|Dpth|M4|Out2[30]~30_combout  & (\main_processor|Dpth|ALU|cOut [29] & (\main_processor|Dpth|M5|Mux1~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux1~0_combout ),
	.datab(\main_processor|Dpth|M4|Out2[30]~30_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [29]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux30~0 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[30] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [30] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux30~0_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [30])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux30~0_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [30]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [30]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[30] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux65~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux65~2_combout  = (\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|ALU|Mux65~1_combout  $ (\main_processor|Dpth|ALU|cOut [30] $ (\main_processor|Dpth|M5|Mux0~0_combout )))) # (!\main_processor|C1|ALU_op [1] & 
// (\main_processor|Dpth|ALU|Mux65~1_combout  & ((\main_processor|Dpth|M5|Mux0~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|Dpth|ALU|Mux65~1_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [30]),
	.datad(\main_processor|Dpth|M5|Mux0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux65~2 .lut_mask = 16'hC628;
defparam \main_processor|Dpth|ALU|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux65~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux65~3_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((!\main_processor|Dpth|ALU|Mux65~2_combout ))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|M4|Out2[30]~30_combout )))) # 
// (!\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|ALU|Mux65~2_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|M4|Out2[30]~30_combout ),
	.datad(\main_processor|Dpth|ALU|Mux65~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux65~3 .lut_mask = 16'h75A8;
defparam \main_processor|Dpth|ALU|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux65~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux65~4_combout  = (\main_processor|Dpth|ALU|Mux65~0_combout ) # ((!\main_processor|C1|ALU_op [0] & \main_processor|Dpth|ALU|Mux65~3_combout ))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux65~0_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux65~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux65~4 .lut_mask = 16'hDDCC;
defparam \main_processor|Dpth|ALU|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[31] (
// Equation(s):
// \main_processor|Dpth|ALU|result [31] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [31]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux65~4_combout ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux65~4_combout ),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|result [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [31]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[31] .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|ALU|result[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneive_ram_block \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\main_processor|Dpth|D1|mem~41_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\main_processor|C1|ld_IR~0_wirecell_combout ),
	.clk0(!\memClk~inputclkctrl_outclk ),
	.clk1(\cpuClk~inputclkctrl_outclk ),
	.ena0(\main_processor|Dpth|D1|mem~41_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\main_processor|Dpth|M1|Out2[31]~31_combout ,\main_processor|Dpth|M1|Out2[30]~30_combout ,\main_processor|Dpth|M1|Out2[29]~29_combout ,\main_processor|Dpth|M1|Out2[28]~28_combout ,\main_processor|Dpth|M1|Out2[27]~27_combout ,
\main_processor|Dpth|M1|Out2[26]~26_combout ,\main_processor|Dpth|M1|Out2[25]~25_combout ,\main_processor|Dpth|M1|Out2[24]~24_combout ,\main_processor|Dpth|M1|Out2[23]~23_combout ,\main_processor|Dpth|M1|Out2[22]~22_combout ,
\main_processor|Dpth|M1|Out2[21]~21_combout ,\main_processor|Dpth|M1|Out2[20]~20_combout ,\main_processor|Dpth|M1|Out2[19]~19_combout ,\main_processor|Dpth|M1|Out2[18]~18_combout ,\main_processor|Dpth|M1|Out2[17]~17_combout ,
\main_processor|Dpth|M1|Out2[16]~16_combout ,\main_processor|Dpth|M1|Out2[15]~15_combout ,\main_processor|Dpth|M1|Out2[14]~14_combout ,\main_processor|Dpth|M1|Out2[13]~13_combout ,\main_processor|Dpth|M1|Out2[12]~12_combout ,
\main_processor|Dpth|M1|Out2[11]~11_combout ,\main_processor|Dpth|M1|Out2[10]~10_combout ,\main_processor|Dpth|M1|Out2[9]~9_combout ,\main_processor|Dpth|M1|Out2[8]~8_combout ,\main_processor|Dpth|M1|Out2[7]~7_combout ,\main_processor|Dpth|M1|Out2[6]~6_combout ,
\main_processor|Dpth|M1|Out2[5]~5_combout ,\main_processor|Dpth|M1|Out2[4]~4_combout ,\main_processor|Dpth|M1|Out2[3]~3_combout ,\main_processor|Dpth|M1|Out2[2]~2_combout ,\main_processor|Dpth|M1|Out2[1]~1_combout ,\main_processor|Dpth|M1|Out2[0]~0_combout }),
	.portaaddr({\main_processor|Dpth|IR|Q32 [7],\main_processor|Dpth|IR|Q32 [6],\main_processor|Dpth|IR|Q32 [5],\main_processor|Dpth|IR|Q32 [4],\main_processor|Dpth|IR|Q32 [3],\main_processor|Dpth|IR|Q32 [2],\main_processor|Dpth|IR|Q32 [1],\main_processor|Dpth|IR|Q32 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\main_processor|Dpth|M6|Mux24~4_combout ,\main_processor|Dpth|M6|Mux25~4_combout ,\main_processor|Dpth|M6|Mux26~4_combout ,\main_processor|Dpth|M6|Mux27~4_combout ,\main_processor|Dpth|M6|Mux28~4_combout ,\main_processor|Dpth|M6|Mux29~4_combout ,
\main_processor|Dpth|M6|Mux30~4_combout ,\main_processor|Dpth|M6|Mux31~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu1:main_processor|datapath:Dpth|data_mem:D1|altsyncram:mem_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~31 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~31_combout  = (\main_processor|C1|en~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a31  & !\main_processor|C1|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\main_processor|C1|wen~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~31 .lut_mask = 16'h00C0;
defparam \main_processor|Dpth|D1|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \main_processor|Dpth|D1|data_out[31] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[31] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux0~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux0~0_combout  = (\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1]) # ((\main_processor|Dpth|D1|data_out [31])))) # (!\main_processor|C1|DATA_Mux [0] & (!\main_processor|C1|DATA_Mux [1] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\main_processor|Dpth|D1|data_out [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux0~0 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[31]~31 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[31]~31_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux0~0_combout ) # ((\main_processor|Dpth|ALU|result [31] & \main_processor|C1|DATA_Mux [1]))))

	.dataa(\main_processor|Dpth|ALU|result [31]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|M6|Mux0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[31]~31 .lut_mask = 16'h0F08;
defparam \main_processor|Dpth|M2|Out2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \main_processor|Dpth|A|Q32[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[31]~31_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[31] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[31]~31 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[31]~31_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [31]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [31]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(\main_processor|Dpth|A|Q32 [31]),
	.datac(gnd),
	.datad(\main_processor|Dpth|B|Q32 [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[31]~31 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|M1|Out2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~30 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~30_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~30 .lut_mask = 16'h0C00;
defparam \main_processor|Dpth|D1|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \main_processor|Dpth|D1|data_out[30] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[30] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[30]~30 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[30]~30_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux1~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [30]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|M6|Mux1~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [30]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[30]~30 .lut_mask = 16'h3230;
defparam \main_processor|Dpth|M2|Out2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \main_processor|Dpth|A|Q32[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[30]~30_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[30] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[30]~30 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[30]~30_combout  = (\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|IR|Q32 [14]))) # (!\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|A|Q32 [30]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [30]),
	.datac(\main_processor|Dpth|IR|Q32 [14]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[30]~30 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M4|Out2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux62~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux62~5_combout  = (\main_processor|C1|ALU_op [1] & (((\main_processor|Dpth|ALU|cOut [28])))) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [2] & ((\main_processor|Dpth|M4|Out2[28]~28_combout ))) # 
// (!\main_processor|C1|ALU_op [2] & (\main_processor|Dpth|ALU|cOut [28]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [28]),
	.datad(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux62~5 .lut_mask = 16'hF4B0;
defparam \main_processor|Dpth|ALU|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux62~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux62~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux62~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[30]~30_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux62~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[30]~30_combout ),
	.datac(\main_processor|Dpth|ALU|Mux62~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux62~3 .lut_mask = 16'h4EF0;
defparam \main_processor|Dpth|ALU|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux62~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux62~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[29]~29_combout ) # (\main_processor|Dpth|M5|Mux2~0_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M4|Out2[29]~29_combout  & \main_processor|Dpth|M5|Mux2~0_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[29]~29_combout  $ (\main_processor|Dpth|M5|Mux2~0_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|M4|Out2[29]~29_combout ),
	.datad(\main_processor|Dpth|M5|Mux2~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux62~2 .lut_mask = 16'hADD0;
defparam \main_processor|Dpth|ALU|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux62~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux62~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux62~2_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux62~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux62~2_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux62~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux62~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux62~4 .lut_mask = 16'hB4E4;
defparam \main_processor|Dpth|ALU|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[29] (
// Equation(s):
// \main_processor|Dpth|ALU|result [29] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [29]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux62~4_combout ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux62~4_combout ),
	.datac(\main_processor|Dpth|ALU|result [29]),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [29]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[29] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux2~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux2~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & (\main_processor|Dpth|ALU|result [29])) # 
// (!\main_processor|C1|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [29])))))

	.dataa(\main_processor|Dpth|ALU|result [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|C1|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux2~0 .lut_mask = 16'hFA0C;
defparam \main_processor|Dpth|M6|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~29 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~29_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~29 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \main_processor|Dpth|D1|data_out[29] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[29] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[29]~29 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[29]~29_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux2~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [29]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux2~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [29]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[29]~29 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \main_processor|Dpth|A|Q32[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[29]~29_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[29] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[29]~29 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[29]~29_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [13])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [29])))

	.dataa(\main_processor|Dpth|IR|Q32 [13]),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [29]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[29]~29 .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|M4|Out2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux61~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux61~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout  & 
// ((\main_processor|Dpth|M4|Out2[29]~29_combout ))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (\main_processor|Dpth|M4|Out2[27]~27_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[27]~27_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[29]~29_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux61~3 .lut_mask = 16'hFC22;
defparam \main_processor|Dpth|ALU|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux61~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux61~4_combout  = \main_processor|Dpth|ALU|Mux61~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [27] $ (\main_processor|Dpth|ALU|result~18_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [27]),
	.datac(\main_processor|Dpth|ALU|result~18_combout ),
	.datad(\main_processor|Dpth|ALU|Mux61~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux61~4 .lut_mask = 16'hD728;
defparam \main_processor|Dpth|ALU|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux61~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux61~5_combout  = (\main_processor|Dpth|ALU|Mux61~2_combout ) # ((\main_processor|Dpth|ALU|Mux61~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux61~2_combout ),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|Mux61~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux61~5 .lut_mask = 16'hFECC;
defparam \main_processor|Dpth|ALU|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[28] (
// Equation(s):
// \main_processor|Dpth|ALU|result [28] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [28])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux61~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [28]),
	.datac(\main_processor|Dpth|ALU|Mux61~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [28]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[28] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux3~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux3~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [28]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [28]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux3~0 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|M6|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[28]~28 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[28]~28_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux3~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [28]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|Dpth|M6|Mux3~0_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|D1|data_out [28]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[28]~28 .lut_mask = 16'h0E0C;
defparam \main_processor|Dpth|M2|Out2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \main_processor|Dpth|B|Q32[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[28] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[28]~28 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[28]~28_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [28])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [28])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [28]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [28]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[28]~28 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M1|Out2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~28 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~28_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~28 .lut_mask = 16'h0C00;
defparam \main_processor|Dpth|D1|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \main_processor|Dpth|D1|data_out[28] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[28] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux3~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux3~1_combout  = (\main_processor|Dpth|M6|Mux3~0_combout ) # ((\main_processor|Dpth|D1|data_out [28] & \main_processor|C1|DATA_Mux [0]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|D1|data_out [28]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux3~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux3~1 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux2~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux2~1_combout  = (\main_processor|Dpth|M6|Mux2~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [29]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [29]),
	.datad(\main_processor|Dpth|M6|Mux2~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux2~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux1~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux1~1_combout  = (\main_processor|Dpth|M6|Mux1~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [30]))

	.dataa(\main_processor|Dpth|M6|Mux1~0_combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|data_out [30]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux1~1 .lut_mask = 16'hEEAA;
defparam \main_processor|Dpth|M6|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux0~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux0~1_combout  = (\main_processor|Dpth|M6|Mux0~0_combout ) # ((\main_processor|C1|DATA_Mux [1] & \main_processor|Dpth|ALU|result [31]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|M6|Mux0~0_combout ),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux0~1 .lut_mask = 16'hFCCC;
defparam \main_processor|Dpth|M6|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\main_processor|Dpth|M6|Mux0~1_combout ,\main_processor|Dpth|M6|Mux1~1_combout ,\main_processor|Dpth|M6|Mux2~1_combout ,\main_processor|Dpth|M6|Mux3~1_combout ,\main_processor|Dpth|M6|Mux4~1_combout ,\main_processor|Dpth|M6|Mux5~1_combout ,
\main_processor|Dpth|M6|Mux6~1_combout ,\main_processor|Dpth|M6|Mux7~1_combout ,\main_processor|Dpth|M6|Mux8~1_combout ,\main_processor|Dpth|M6|Mux9~1_combout ,\main_processor|Dpth|M6|Mux10~1_combout ,\main_processor|Dpth|M6|Mux11~1_combout ,
\main_processor|Dpth|M6|Mux12~1_combout ,\main_processor|Dpth|M6|Mux13~1_combout ,\main_processor|Dpth|M6|Mux14~1_combout ,\main_processor|Dpth|M6|Mux15~1_combout ,\main_processor|Dpth|M6|Mux16~4_combout ,\main_processor|Dpth|M6|Mux17~4_combout }),
	.portaaddr({\main_processor|Dpth|ProgCount|q[5]~reg0_q ,\main_processor|Dpth|ProgCount|q[4]~reg0_q ,\main_processor|Dpth|ProgCount|q[3]~reg0_q ,\main_processor|Dpth|ProgCount|q[2]~reg0_q ,\main_processor|Dpth|ProgCount|q[1]~reg0_q ,
\main_processor|Dpth|ProgCount|q[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "system_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lqd1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1152'h730000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000600014000100000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux56~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux56~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux8~0_combout ) # (\main_processor|Dpth|M4|Out2[23]~23_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux8~0_combout  & \main_processor|Dpth|M4|Out2[23]~23_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M5|Mux8~0_combout  $ (\main_processor|Dpth|M4|Out2[23]~23_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|M5|Mux8~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[23]~23_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux56~2 .lut_mask = 16'hCBB0;
defparam \main_processor|Dpth|ALU|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux56~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux56~5_combout  = (\main_processor|C1|ALU_op [1] & (((\main_processor|Dpth|ALU|cOut [22])))) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [2] & (\main_processor|Dpth|M4|Out2[22]~22_combout )) # 
// (!\main_processor|C1|ALU_op [2] & ((\main_processor|Dpth|ALU|cOut [22])))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [22]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux56~5 .lut_mask = 16'hEF40;
defparam \main_processor|Dpth|ALU|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux56~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux56~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux56~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[24]~24_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux56~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datac(\main_processor|Dpth|M4|Out2[24]~24_combout ),
	.datad(\main_processor|Dpth|ALU|Mux56~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux56~3 .lut_mask = 16'h73C8;
defparam \main_processor|Dpth|ALU|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux56~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux56~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux56~2_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux56~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux56~2_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux56~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux56~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux56~4 .lut_mask = 16'hCC78;
defparam \main_processor|Dpth|ALU|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[23] (
// Equation(s):
// \main_processor|Dpth|ALU|result [23] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [23])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux56~4_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [23]),
	.datac(\main_processor|Dpth|ALU|Mux56~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [23]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[23] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux8~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux8~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [23]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [23]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux8~0 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|M6|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[23]~23 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[23]~23_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux8~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [23]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux8~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [23]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[23]~23 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \main_processor|Dpth|B|Q32[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[23] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[23]~23 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[23]~23_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [23])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [23])))

	.dataa(\main_processor|Dpth|B|Q32 [23]),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [23]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[23]~23 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|M1|Out2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~27 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~27_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~27 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \main_processor|Dpth|D1|data_out[27] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[27] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux4~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux4~1_combout  = (\main_processor|Dpth|M6|Mux4~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [27]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [27]),
	.datad(\main_processor|Dpth|M6|Mux4~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux4~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux55~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux55~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[22]~22_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux9~0_combout ))) # 
// (!\main_processor|Dpth|M4|Out2[22]~22_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M5|Mux9~0_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M5|Mux9~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux55~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux55~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux55~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout  & 
// (\main_processor|Dpth|M4|Out2[23]~23_combout )) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|M4|Out2[21]~21_combout )))))

	.dataa(\main_processor|Dpth|M4|Out2[23]~23_combout ),
	.datab(\main_processor|Dpth|M4|Out2[21]~21_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux55~3 .lut_mask = 16'hFA0C;
defparam \main_processor|Dpth|ALU|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~15 (
// Equation(s):
// \main_processor|Dpth|ALU|result~15_combout  = \main_processor|Dpth|M4|Out2[22]~22_combout  $ (((\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [22] & 
// !\main_processor|C1|IM_MUX2 [0]))))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(\main_processor|Dpth|B|Q32 [22]),
	.datac(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~15 .lut_mask = 16'h5AB4;
defparam \main_processor|Dpth|ALU|result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux55~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux55~4_combout  = \main_processor|Dpth|ALU|Mux55~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [21] $ (\main_processor|Dpth|ALU|result~15_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux55~3_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [21]),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~15_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux55~4 .lut_mask = 16'h9A6A;
defparam \main_processor|Dpth|ALU|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux55~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux55~5_combout  = (\main_processor|Dpth|ALU|Mux55~2_combout ) # ((\main_processor|Dpth|ALU|Mux55~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|Dpth|ALU|Mux55~2_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux55~4_combout ),
	.datad(\main_processor|C1|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux55~5 .lut_mask = 16'hFAEA;
defparam \main_processor|Dpth|ALU|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[22] (
// Equation(s):
// \main_processor|Dpth|ALU|result [22] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [22])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux55~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [22]),
	.datac(\main_processor|Dpth|ALU|Mux55~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [22]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[22] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux9~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux9~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [22]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [22]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux9~0 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|M6|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[22]~22 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[22]~22_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux9~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [22]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|M6|Mux9~0_combout ),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [22]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[22]~22 .lut_mask = 16'h5444;
defparam \main_processor|Dpth|M2|Out2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \main_processor|Dpth|A|Q32[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[22]~22_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[22] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[22]~22 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[22]~22_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [22]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [22]))

	.dataa(\main_processor|Dpth|A|Q32 [22]),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|B|Q32 [22]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[22]~22 .lut_mask = 16'hEE22;
defparam \main_processor|Dpth|M1|Out2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~26 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~26_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~26 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \main_processor|Dpth|D1|data_out[26] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[26] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux5~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux5~1_combout  = (\main_processor|Dpth|M6|Mux5~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [26]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [26]),
	.datad(\main_processor|Dpth|M6|Mux5~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux5~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux54~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux54~2_combout  = (\main_processor|Dpth|M4|Out2[21]~21_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux10~0_combout ))) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((!\main_processor|Dpth|M5|Mux10~0_combout ))))) # (!\main_processor|Dpth|M4|Out2[21]~21_combout  & (\main_processor|Dpth|M5|Mux10~0_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[21]~21_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M5|Mux10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux54~2 .lut_mask = 16'hE58A;
defparam \main_processor|Dpth|ALU|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux54~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux54~5_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|ALU|cOut [20])) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|Dpth|M4|Out2[20]~20_combout ))))) # 
// (!\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|ALU|cOut [20]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|cOut [20]),
	.datad(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux54~5 .lut_mask = 16'hF2D0;
defparam \main_processor|Dpth|ALU|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux54~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux54~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux54~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[22]~22_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux54~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[22]~22_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux54~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux54~3 .lut_mask = 16'h4FE0;
defparam \main_processor|Dpth|ALU|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux54~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux54~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux54~2_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux54~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux54~2_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux54~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux54~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux54~4 .lut_mask = 16'hD3E0;
defparam \main_processor|Dpth|ALU|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[21] (
// Equation(s):
// \main_processor|Dpth|ALU|result [21] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [21])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux54~4_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [21]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux54~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [21]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[21] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux10~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux10~0_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [21])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.datad(\main_processor|Dpth|ALU|result [21]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux10~0 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[21]~21 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[21]~21_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux10~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [21]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [21]),
	.datad(\main_processor|Dpth|M6|Mux10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[21]~21 .lut_mask = 16'h5540;
defparam \main_processor|Dpth|M2|Out2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \main_processor|Dpth|A|Q32[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[21]~21_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[21] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[21]~21 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[21]~21_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [21]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [21]))

	.dataa(gnd),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(\main_processor|Dpth|A|Q32 [21]),
	.datad(\main_processor|Dpth|B|Q32 [21]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[21]~21 .lut_mask = 16'hFC30;
defparam \main_processor|Dpth|M1|Out2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~25 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~25_combout  = (\main_processor|C1|en~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a25  & !\main_processor|C1|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\main_processor|C1|wen~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~25 .lut_mask = 16'h00C0;
defparam \main_processor|Dpth|D1|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \main_processor|Dpth|D1|data_out[25] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[25] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux6~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux6~1_combout  = (\main_processor|Dpth|M6|Mux6~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [25]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [25]),
	.datad(\main_processor|Dpth|M6|Mux6~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux6~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux53~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux53~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[20]~20_combout  & ((\main_processor|Dpth|M5|Mux11~0_combout ) # (\main_processor|C1|ALU_op [0]))) # 
// (!\main_processor|Dpth|M4|Out2[20]~20_combout  & (\main_processor|Dpth|M5|Mux11~0_combout  & \main_processor|C1|ALU_op [0]))))

	.dataa(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.datab(\main_processor|Dpth|M5|Mux11~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux53~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux53~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux53~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout  & 
// (\main_processor|Dpth|M4|Out2[21]~21_combout )) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|M4|Out2[19]~19_combout )))))

	.dataa(\main_processor|Dpth|M4|Out2[21]~21_combout ),
	.datab(\main_processor|Dpth|M4|Out2[19]~19_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux53~3 .lut_mask = 16'hFA0C;
defparam \main_processor|Dpth|ALU|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~14 (
// Equation(s):
// \main_processor|Dpth|ALU|result~14_combout  = \main_processor|Dpth|M4|Out2[20]~20_combout  $ (((\main_processor|C1|IM_MUX2 [0] & (\main_processor|C1|IM_MUX2 [1])) # (!\main_processor|C1|IM_MUX2 [0] & (!\main_processor|C1|IM_MUX2 [1] & 
// \main_processor|Dpth|B|Q32 [20]))))

	.dataa(\main_processor|C1|IM_MUX2 [0]),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|Dpth|B|Q32 [20]),
	.datad(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~14 .lut_mask = 16'h6798;
defparam \main_processor|Dpth|ALU|result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux53~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux53~4_combout  = \main_processor|Dpth|ALU|Mux53~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [19] $ (\main_processor|Dpth|ALU|result~14_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux53~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [19]),
	.datad(\main_processor|Dpth|ALU|result~14_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux53~4 .lut_mask = 16'hA66A;
defparam \main_processor|Dpth|ALU|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux53~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux53~5_combout  = (\main_processor|Dpth|ALU|Mux53~2_combout ) # ((\main_processor|Dpth|ALU|Mux53~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux53~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux53~4_combout ),
	.datad(\main_processor|C1|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux53~5 .lut_mask = 16'hFCEC;
defparam \main_processor|Dpth|ALU|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[20] (
// Equation(s):
// \main_processor|Dpth|ALU|result [20] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [20])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux53~5_combout )))

	.dataa(\main_processor|Dpth|ALU|result [20]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux53~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [20]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[20] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|result[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux11~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux11~0_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [20])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.datad(\main_processor|Dpth|ALU|result [20]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux11~0 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[20]~20 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[20]~20_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux11~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [20]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|Dpth|M6|Mux11~0_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|D1|data_out [20]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[20]~20 .lut_mask = 16'h0E0C;
defparam \main_processor|Dpth|M2|Out2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[20]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[20]~feeder_combout  = \main_processor|Dpth|M2|Out2[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[20]~20_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[20]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|A|Q32[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \main_processor|Dpth|A|Q32[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[20] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[20]~20 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[20]~20_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [20]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [20]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [20]),
	.datac(\main_processor|Dpth|B|Q32 [20]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[20]~20 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M1|Out2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~24 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~24_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\main_processor|C1|wen~q ),
	.datab(\main_processor|C1|en~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~24 .lut_mask = 16'h4400;
defparam \main_processor|Dpth|D1|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \main_processor|Dpth|D1|data_out[24] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[24] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux7~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux7~1_combout  = (\main_processor|Dpth|M6|Mux7~0_combout ) # ((\main_processor|Dpth|D1|data_out [24] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [24]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux7~1 .lut_mask = 16'hFF88;
defparam \main_processor|Dpth|M6|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux52~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux52~2_combout  = (\main_processor|Dpth|M4|Out2[19]~19_combout  & ((\main_processor|Dpth|M5|Mux12~0_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout ))) # (!\main_processor|Dpth|M5|Mux12~0_combout  & 
// ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout ))))) # (!\main_processor|Dpth|M4|Out2[19]~19_combout  & (\main_processor|Dpth|M5|Mux12~0_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M4|Out2[19]~19_combout ),
	.datac(\main_processor|Dpth|M5|Mux12~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux52~2 .lut_mask = 16'hE83C;
defparam \main_processor|Dpth|ALU|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux52~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux52~5_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((\main_processor|Dpth|ALU|cOut [18]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|M4|Out2[18]~18_combout )))) # 
// (!\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|ALU|cOut [18]))))

	.dataa(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|cOut [18]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux52~5 .lut_mask = 16'hFB08;
defparam \main_processor|Dpth|ALU|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux52~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux52~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux52~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[20]~20_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux52~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[20]~20_combout ),
	.datad(\main_processor|Dpth|ALU|Mux52~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux52~3 .lut_mask = 16'h75A8;
defparam \main_processor|Dpth|ALU|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux52~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux52~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux52~2_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux52~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux52~2_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux52~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux52~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux52~4 .lut_mask = 16'h9BA8;
defparam \main_processor|Dpth|ALU|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[19] (
// Equation(s):
// \main_processor|Dpth|ALU|result [19] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [19])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux52~4_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [19]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux52~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [19]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[19] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux12~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux12~0_combout  = (\main_processor|C1|DATA_Mux [0] & (\main_processor|C1|DATA_Mux [1])) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [19]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.datad(\main_processor|Dpth|ALU|result [19]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux12~0 .lut_mask = 16'hDC98;
defparam \main_processor|Dpth|M6|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[19]~19 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[19]~19_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux12~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [19]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux12~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [19]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[19]~19 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[19]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[19]~feeder_combout  = \main_processor|Dpth|M2|Out2[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[19]~19_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[19]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|A|Q32[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \main_processor|Dpth|A|Q32[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[19] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[19]~19 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[19]~19_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [19]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [19]))

	.dataa(gnd),
	.datab(\main_processor|C1|REG_Mux~combout ),
	.datac(\main_processor|Dpth|A|Q32 [19]),
	.datad(\main_processor|Dpth|B|Q32 [19]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[19]~19 .lut_mask = 16'hFC30;
defparam \main_processor|Dpth|M1|Out2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~23 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~23_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~23 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \main_processor|Dpth|D1|data_out[23] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[23] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux8~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux8~1_combout  = (\main_processor|Dpth|M6|Mux8~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [23]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [23]),
	.datad(\main_processor|Dpth|M6|Mux8~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux8~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux51~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux51~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout  & 
// (\main_processor|Dpth|M4|Out2[19]~19_combout )) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|M4|Out2[17]~17_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[19]~19_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[17]~17_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux51~3 .lut_mask = 16'hE5E0;
defparam \main_processor|Dpth|ALU|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~13 (
// Equation(s):
// \main_processor|Dpth|ALU|result~13_combout  = \main_processor|Dpth|M4|Out2[18]~18_combout  $ (((\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [18] & 
// !\main_processor|C1|IM_MUX2 [0]))))

	.dataa(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.datab(\main_processor|Dpth|B|Q32 [18]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~13 .lut_mask = 16'h5AA6;
defparam \main_processor|Dpth|ALU|result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux51~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux51~4_combout  = \main_processor|Dpth|ALU|Mux51~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [17] $ (\main_processor|Dpth|ALU|result~13_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [17]),
	.datac(\main_processor|Dpth|ALU|Mux51~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~13_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux51~4 .lut_mask = 16'hD278;
defparam \main_processor|Dpth|ALU|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux51~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux51~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[18]~18_combout  & ((\main_processor|Dpth|M5|Mux13~0_combout ) # (\main_processor|C1|ALU_op [0]))) # 
// (!\main_processor|Dpth|M4|Out2[18]~18_combout  & (\main_processor|Dpth|M5|Mux13~0_combout  & \main_processor|C1|ALU_op [0]))))

	.dataa(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.datab(\main_processor|Dpth|M5|Mux13~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux51~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux51~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux51~5_combout  = (\main_processor|Dpth|ALU|Mux51~2_combout ) # ((\main_processor|Dpth|ALU|Mux51~4_combout  & ((\main_processor|C1|ALU_op [1]) # (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux51~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux51~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux51~5 .lut_mask = 16'hFFE0;
defparam \main_processor|Dpth|ALU|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[18] (
// Equation(s):
// \main_processor|Dpth|ALU|result [18] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [18])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux51~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [18]),
	.datac(\main_processor|Dpth|ALU|Mux51~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [18]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[18] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux13~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux13~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [18]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [18]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux13~0 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|M6|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[18]~18 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[18]~18_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux13~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [18]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|Dpth|M6|Mux13~0_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|D1|data_out [18]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[18]~18 .lut_mask = 16'h0E0C;
defparam \main_processor|Dpth|M2|Out2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \main_processor|Dpth|A|Q32[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[18]~18_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[18] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[18]~18 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[18]~18_combout  = (\main_processor|C1|IM_MUX1~combout  & (\main_processor|Dpth|IR|Q32 [2])) # (!\main_processor|C1|IM_MUX1~combout  & ((\main_processor|Dpth|A|Q32 [18])))

	.dataa(\main_processor|Dpth|IR|Q32 [2]),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [18]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[18]~18 .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|M4|Out2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux50~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux50~5_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((\main_processor|Dpth|ALU|cOut [16]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|Dpth|M4|Out2[16]~16_combout )))) # 
// (!\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|ALU|cOut [16]))))

	.dataa(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|cOut [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux50~5 .lut_mask = 16'hFB08;
defparam \main_processor|Dpth|ALU|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux50~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux50~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux50~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[18]~18_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux50~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[18]~18_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux50~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux50~3 .lut_mask = 16'h4FE0;
defparam \main_processor|Dpth|ALU|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux50~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux50~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux50~2_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux50~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux50~2_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux50~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux50~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux50~4 .lut_mask = 16'hC7C8;
defparam \main_processor|Dpth|ALU|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[17] (
// Equation(s):
// \main_processor|Dpth|ALU|result [17] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [17]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux50~4_combout ))

	.dataa(\main_processor|Dpth|ALU|Mux50~4_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|result [17]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [17]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[17] .lut_mask = 16'hFA0A;
defparam \main_processor|Dpth|ALU|result[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux14~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux14~0_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & (\main_processor|Dpth|ALU|result [17])) # 
// (!\main_processor|C1|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [17])))))

	.dataa(\main_processor|Dpth|ALU|result [17]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|C1|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux14~0 .lut_mask = 16'hFA0C;
defparam \main_processor|Dpth|M6|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[17]~17 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[17]~17_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux14~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [17]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [17]),
	.datad(\main_processor|Dpth|M6|Mux14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[17]~17 .lut_mask = 16'h5540;
defparam \main_processor|Dpth|M2|Out2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \main_processor|Dpth|A|Q32[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[17]~17_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[17] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[17]~17 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[17]~17_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [17]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [17]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(\main_processor|Dpth|A|Q32 [17]),
	.datac(gnd),
	.datad(\main_processor|Dpth|B|Q32 [17]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[17]~17 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|M1|Out2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~22 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~22_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~22 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \main_processor|Dpth|D1|data_out[22] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[22] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux9~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux9~1_combout  = (\main_processor|Dpth|M6|Mux9~0_combout ) # ((\main_processor|Dpth|D1|data_out [22] & \main_processor|C1|DATA_Mux [0]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|D1|data_out [22]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux9~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux9~1 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[15]~15 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[15]~15_combout  = (\main_processor|Dpth|A|Q32 [15] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [15]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[15]~15 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|M4|Out2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux49~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux49~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout  & 
// ((\main_processor|Dpth|M4|Out2[17]~17_combout ))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (\main_processor|Dpth|M4|Out2[15]~15_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[15]~15_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[17]~17_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux49~3 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|ALU|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~12 (
// Equation(s):
// \main_processor|Dpth|ALU|result~12_combout  = \main_processor|Dpth|M4|Out2[16]~16_combout  $ (((\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0]))) # (!\main_processor|C1|IM_MUX2 [1] & (\main_processor|Dpth|B|Q32 [16] & 
// !\main_processor|C1|IM_MUX2 [0]))))

	.dataa(\main_processor|Dpth|B|Q32 [16]),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~12 .lut_mask = 16'h3DC2;
defparam \main_processor|Dpth|ALU|result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux49~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux49~4_combout  = \main_processor|Dpth|ALU|Mux49~3_combout  $ (((\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|ALU|cOut [15] $ (\main_processor|Dpth|ALU|result~12_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|cOut [15]),
	.datac(\main_processor|Dpth|ALU|Mux49~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~12_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux49~4 .lut_mask = 16'hD278;
defparam \main_processor|Dpth|ALU|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux49~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux49~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[16]~16_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux15~0_combout ))) # 
// (!\main_processor|Dpth|M4|Out2[16]~16_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M5|Mux15~0_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M5|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux49~2 .lut_mask = 16'hC880;
defparam \main_processor|Dpth|ALU|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux49~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux49~5_combout  = (\main_processor|Dpth|ALU|Mux49~2_combout ) # ((\main_processor|Dpth|ALU|Mux49~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux49~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux49~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux49~5 .lut_mask = 16'hFFE0;
defparam \main_processor|Dpth|ALU|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[16] (
// Equation(s):
// \main_processor|Dpth|ALU|result [16] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [16])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux49~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [16]),
	.datac(\main_processor|Dpth|ALU|Mux49~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [16]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[16] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux15~0 (
// Equation(s):
// \main_processor|Dpth|M6|Mux15~0_combout  = (\main_processor|C1|DATA_Mux [0] & (\main_processor|C1|DATA_Mux [1])) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [16]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.datad(\main_processor|Dpth|ALU|result [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux15~0 .lut_mask = 16'hDC98;
defparam \main_processor|Dpth|M6|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[16]~16 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[16]~16_combout  = (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux15~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [16]))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|M6|Mux15~0_combout ),
	.datad(\main_processor|Dpth|D1|data_out [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[16]~16 .lut_mask = 16'h5450;
defparam \main_processor|Dpth|M2|Out2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \main_processor|Dpth|B|Q32[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[16] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[16]~16 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[16]~16_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [16])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [16])))

	.dataa(\main_processor|Dpth|B|Q32 [16]),
	.datab(gnd),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[16]~16 .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|M1|Out2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~21 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~21_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~21 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \main_processor|Dpth|D1|data_out[21] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[21] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux10~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux10~1_combout  = (\main_processor|Dpth|M6|Mux10~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [21]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [21]),
	.datad(\main_processor|Dpth|M6|Mux10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux10~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux48~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux48~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux16~0_combout ) # (\main_processor|Dpth|M4|Out2[15]~15_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux16~0_combout  & \main_processor|Dpth|M4|Out2[15]~15_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M5|Mux16~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[15]~15_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux48~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~11 (
// Equation(s):
// \main_processor|Dpth|ALU|result~11_combout  = \main_processor|Dpth|ALU|cOut [14] $ (\main_processor|Dpth|M5|Mux16~0_combout  $ (((\main_processor|Dpth|A|Q32 [15] & !\main_processor|C1|IM_MUX1~combout ))))

	.dataa(\main_processor|Dpth|A|Q32 [15]),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(\main_processor|Dpth|ALU|cOut [14]),
	.datad(\main_processor|Dpth|M5|Mux16~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~11 .lut_mask = 16'h2DD2;
defparam \main_processor|Dpth|ALU|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux48~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux48~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux36~2_combout ) # ((\main_processor|Dpth|ALU|result~11_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (!\main_processor|Dpth|ALU|Mux36~2_combout  & (\main_processor|Dpth|M4|Out2[14]~14_combout )))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datac(\main_processor|Dpth|M4|Out2[14]~14_combout ),
	.datad(\main_processor|Dpth|ALU|result~11_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux48~3 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|ALU|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux48~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux48~4_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux48~3_combout  & ((!\main_processor|Dpth|ALU|result~11_combout ))) # (!\main_processor|Dpth|ALU|Mux48~3_combout  & 
// (\main_processor|Dpth|M4|Out2[16]~16_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux48~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[16]~16_combout ),
	.datab(\main_processor|Dpth|ALU|result~11_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux48~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux48~4 .lut_mask = 16'h3FA0;
defparam \main_processor|Dpth|ALU|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux48~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux48~5_combout  = (\main_processor|Dpth|ALU|Mux48~2_combout ) # ((\main_processor|Dpth|ALU|Mux48~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux48~2_combout ),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|Mux48~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux48~5 .lut_mask = 16'hFECC;
defparam \main_processor|Dpth|ALU|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[15] (
// Equation(s):
// \main_processor|Dpth|ALU|result [15] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [15])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux48~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [15]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux48~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [15]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[15] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux16~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux16~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [15]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.datab(\main_processor|Dpth|ALU|result [15]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|C1|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux16~3 .lut_mask = 16'hFC0A;
defparam \main_processor|Dpth|M6|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux16~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux16~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [15]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux16~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[15]~15 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[15]~15_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [15])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux16~3_combout ) # ((\main_processor|Dpth|M6|Mux16~2_combout 
// ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|M6|Mux16~3_combout ),
	.datac(\main_processor|Dpth|IR|Q32 [15]),
	.datad(\main_processor|Dpth|M6|Mux16~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[15]~15 .lut_mask = 16'hF5E4;
defparam \main_processor|Dpth|M2|Out2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[15]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[15]~feeder_combout  = \main_processor|Dpth|M2|Out2[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[15]~15_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[15]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|A|Q32[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \main_processor|Dpth|A|Q32[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[15] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[15]~15 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[15]~15_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [15]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [15]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [15]),
	.datac(\main_processor|Dpth|B|Q32 [15]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[15]~15 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M1|Out2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~20 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~20_combout  = (\main_processor|C1|en~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a20  & !\main_processor|C1|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\main_processor|C1|wen~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~20 .lut_mask = 16'h00C0;
defparam \main_processor|Dpth|D1|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \main_processor|Dpth|D1|data_out[20] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[20] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux11~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux11~1_combout  = (\main_processor|Dpth|M6|Mux11~0_combout ) # ((\main_processor|Dpth|D1|data_out [20] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [20]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux11~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux11~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux47~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux47~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((!\main_processor|Dpth|ALU|cOut [13]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|C1|ALU_op [0])))) # (!\main_processor|C1|ALU_op 
// [2] & (((\main_processor|Dpth|ALU|cOut [13]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|ALU|cOut [13]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux47~7 .lut_mask = 16'h73C8;
defparam \main_processor|Dpth|ALU|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux47~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux47~5_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux47~7_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux47~7_combout  & 
// ((\main_processor|Dpth|M4|Out2[15]~15_combout ))) # (!\main_processor|Dpth|ALU|Mux47~7_combout  & (\main_processor|Dpth|M4|Out2[13]~13_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[13]~13_combout ),
	.datac(\main_processor|Dpth|ALU|Mux47~7_combout ),
	.datad(\main_processor|Dpth|M4|Out2[15]~15_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux47~5 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|ALU|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux47~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux47~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[14]~14_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux17~0_combout ))) # 
// (!\main_processor|Dpth|M4|Out2[14]~14_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M5|Mux17~0_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|M4|Out2[14]~14_combout  $ 
// (((\main_processor|Dpth|M5|Mux17~0_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[14]~14_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M5|Mux17~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux47~4 .lut_mask = 16'hB9C4;
defparam \main_processor|Dpth|ALU|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux47~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux47~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux47~4_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux47~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux47~4_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux47~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux47~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux47~6 .lut_mask = 16'hBE50;
defparam \main_processor|Dpth|ALU|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[14] (
// Equation(s):
// \main_processor|Dpth|ALU|result [14] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [14])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux47~6_combout )))

	.dataa(\main_processor|Dpth|ALU|result [14]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux47~6_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [14]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[14] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux17~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux17~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [14])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [14] 
// & (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [14]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux17~3 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux17~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux17~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [14]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux17~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[14]~14 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[14]~14_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [14])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux17~3_combout ) # (\main_processor|Dpth|M6|Mux17~2_combout ))))

	.dataa(\main_processor|Dpth|IR|Q32 [14]),
	.datab(\main_processor|Dpth|M6|Mux17~3_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|M6|Mux17~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[14]~14 .lut_mask = 16'hAFAC;
defparam \main_processor|Dpth|M2|Out2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \main_processor|Dpth|A|Q32[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[14]~14_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[14] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[14]~14 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[14]~14_combout  = (\main_processor|Dpth|A|Q32 [14] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [14]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[14]~14 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|M4|Out2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~10 (
// Equation(s):
// \main_processor|Dpth|ALU|result~10_combout  = \main_processor|Dpth|M5|Mux18~0_combout  $ (\main_processor|Dpth|ALU|cOut [12] $ (((!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [13]))))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_processor|Dpth|A|Q32 [13]),
	.datac(\main_processor|Dpth|M5|Mux18~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [12]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~10 .lut_mask = 16'h4BB4;
defparam \main_processor|Dpth|ALU|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux46~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux46~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & (\main_processor|Dpth|ALU|Mux36~3_combout )) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & 
// ((\main_processor|Dpth|ALU|result~10_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|M4|Out2[12]~12_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[12]~12_combout ),
	.datad(\main_processor|Dpth|ALU|result~10_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux46~3 .lut_mask = 16'hDC98;
defparam \main_processor|Dpth|ALU|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux46~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux46~4_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux46~3_combout  & ((!\main_processor|Dpth|ALU|result~10_combout ))) # (!\main_processor|Dpth|ALU|Mux46~3_combout  & 
// (\main_processor|Dpth|M4|Out2[14]~14_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux46~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[14]~14_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux46~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~10_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux46~4 .lut_mask = 16'h38F8;
defparam \main_processor|Dpth|ALU|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux46~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux46~5_combout  = (\main_processor|Dpth|ALU|Mux46~2_combout ) # ((\main_processor|Dpth|ALU|Mux46~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux46~2_combout ),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|Dpth|ALU|Mux46~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux46~5 .lut_mask = 16'hFECC;
defparam \main_processor|Dpth|ALU|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[13] (
// Equation(s):
// \main_processor|Dpth|ALU|result [13] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [13])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux46~5_combout )))

	.dataa(\main_processor|Dpth|ALU|result [13]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux46~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [13]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[13] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux18~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux18~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [13]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [13]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux18~3 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|M6|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux18~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux18~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [13])

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|data_out [13]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux18~2 .lut_mask = 16'hAA00;
defparam \main_processor|Dpth|M6|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[13]~13 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[13]~13_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [13])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux18~3_combout ) # ((\main_processor|Dpth|M6|Mux18~2_combout 
// ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|M6|Mux18~3_combout ),
	.datac(\main_processor|Dpth|IR|Q32 [13]),
	.datad(\main_processor|Dpth|M6|Mux18~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[13]~13 .lut_mask = 16'hF5E4;
defparam \main_processor|Dpth|M2|Out2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \main_processor|Dpth|A|Q32[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[13]~13_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[13] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[13]~13 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[13]~13_combout  = (\main_processor|Dpth|A|Q32 [13] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [13]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[13]~13 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|M4|Out2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux45~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux45~5_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux45~7_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux45~7_combout  & 
// ((\main_processor|Dpth|M4|Out2[13]~13_combout ))) # (!\main_processor|Dpth|ALU|Mux45~7_combout  & (\main_processor|Dpth|M4|Out2[11]~11_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[11]~11_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux45~7_combout ),
	.datad(\main_processor|Dpth|M4|Out2[13]~13_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux45~5 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|ALU|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux45~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux45~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux45~4_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux45~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux45~4_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux45~4_combout ),
	.datac(\main_processor|Dpth|ALU|Mux45~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux45~6 .lut_mask = 16'h9CD8;
defparam \main_processor|Dpth|ALU|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[12] (
// Equation(s):
// \main_processor|Dpth|ALU|result [12] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [12])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux45~6_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [12]),
	.datac(\main_processor|Dpth|ALU|Mux45~6_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [12]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[12] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux19~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux19~3_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [12])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.datad(\main_processor|Dpth|ALU|result [12]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux19~3 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux19~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux19~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [12]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux19~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[12]~12 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[12]~12_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [12])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux19~3_combout ) # ((\main_processor|Dpth|M6|Mux19~2_combout 
// ))))

	.dataa(\main_processor|Dpth|M6|Mux19~3_combout ),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|IR|Q32 [12]),
	.datad(\main_processor|Dpth|M6|Mux19~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[12]~12 .lut_mask = 16'hF3E2;
defparam \main_processor|Dpth|M2|Out2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \main_processor|Dpth|B|Q32[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[12] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[12]~12 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[12]~12_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [12])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [12])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [12]),
	.datac(\main_processor|Dpth|A|Q32 [12]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[12]~12 .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|M1|Out2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~19 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~19_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~19 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \main_processor|Dpth|D1|data_out[19] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[19] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux12~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux12~1_combout  = (\main_processor|Dpth|M6|Mux12~0_combout ) # ((\main_processor|Dpth|D1|data_out [19] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [19]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux12~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux12~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \main_processor|C1|clr_A~0 (
// Equation(s):
// \main_processor|C1|clr_A~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [26] & (\main_memory|altsyncram_component|auto_generated|q_a [24] & !\main_memory|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\main_processor|C1|clr_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_A~0 .lut_mask = 16'h00A0;
defparam \main_processor|C1|clr_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \main_processor|C1|clr_A~1 (
// Equation(s):
// \main_processor|C1|clr_A~1_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [28] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & (\main_processor|C1|clr_C~0_combout  & \main_processor|C1|clr_A~0_combout )))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(\main_processor|C1|clr_C~0_combout ),
	.datad(\main_processor|C1|clr_A~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|clr_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_A~1 .lut_mask = 16'h8000;
defparam \main_processor|C1|clr_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \main_processor|C1|clr_A~2 (
// Equation(s):
// \main_processor|C1|clr_A~2_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [25] & \main_processor|C1|clr_A~1_combout )

	.dataa(gnd),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\main_processor|C1|clr_A~1_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|clr_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_A~2 .lut_mask = 16'h3300;
defparam \main_processor|C1|clr_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \main_processor|Dpth|A|Q32[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[11]~11_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[11] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[11]~11 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[11]~11_combout  = (\main_processor|Dpth|A|Q32 [11] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(\main_processor|Dpth|A|Q32 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[11]~11 .lut_mask = 16'h00AA;
defparam \main_processor|Dpth|M4|Out2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux44~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux44~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux20~0_combout ) # (\main_processor|Dpth|M4|Out2[11]~11_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux20~0_combout  & \main_processor|Dpth|M4|Out2[11]~11_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|M5|Mux20~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[11]~11_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux44~2 .lut_mask = 16'hC880;
defparam \main_processor|Dpth|ALU|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[10]~10 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[10]~10_combout  = (\main_processor|Dpth|A|Q32 [10] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [10]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[10]~10 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|M4|Out2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~9 (
// Equation(s):
// \main_processor|Dpth|ALU|result~9_combout  = \main_processor|Dpth|M5|Mux20~0_combout  $ (\main_processor|Dpth|ALU|cOut [10] $ (((\main_processor|Dpth|A|Q32 [11] & !\main_processor|C1|IM_MUX1~combout ))))

	.dataa(\main_processor|Dpth|A|Q32 [11]),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(\main_processor|Dpth|M5|Mux20~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~9 .lut_mask = 16'h2DD2;
defparam \main_processor|Dpth|ALU|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux44~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux44~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & (\main_processor|Dpth|ALU|Mux36~3_combout )) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & 
// ((\main_processor|Dpth|ALU|result~9_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|M4|Out2[10]~10_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[10]~10_combout ),
	.datad(\main_processor|Dpth|ALU|result~9_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux44~3 .lut_mask = 16'hDC98;
defparam \main_processor|Dpth|ALU|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux44~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux44~4_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux44~3_combout  & ((!\main_processor|Dpth|ALU|result~9_combout ))) # (!\main_processor|Dpth|ALU|Mux44~3_combout  & 
// (\main_processor|Dpth|M4|Out2[12]~12_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux44~3_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[12]~12_combout ),
	.datac(\main_processor|Dpth|ALU|Mux44~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~9_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux44~4 .lut_mask = 16'h58F8;
defparam \main_processor|Dpth|ALU|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux44~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux44~5_combout  = (\main_processor|Dpth|ALU|Mux44~2_combout ) # ((\main_processor|Dpth|ALU|Mux44~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux44~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux44~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux44~5 .lut_mask = 16'hFEF0;
defparam \main_processor|Dpth|ALU|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[11] (
// Equation(s):
// \main_processor|Dpth|ALU|result [11] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [11])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux44~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [11]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux44~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [11]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[11] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux20~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux20~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [11]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [11]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux20~3 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|M6|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux20~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux20~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [11]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux20~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[11]~11 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[11]~11_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [11])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux20~3_combout ) # ((\main_processor|Dpth|M6|Mux20~2_combout 
// ))))

	.dataa(\main_processor|Dpth|M6|Mux20~3_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [11]),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|M6|Mux20~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[11]~11 .lut_mask = 16'hCFCA;
defparam \main_processor|Dpth|M2|Out2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \main_processor|Dpth|B|Q32[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[11] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[11]~11 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[11]~11_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [11])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [11])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [11]),
	.datac(\main_processor|Dpth|A|Q32 [11]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[11]~11 .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|M1|Out2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~18 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~18_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(gnd),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~18 .lut_mask = 16'h0A00;
defparam \main_processor|Dpth|D1|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \main_processor|Dpth|D1|data_out[18] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[18] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux13~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux13~1_combout  = (\main_processor|Dpth|M6|Mux13~0_combout ) # ((\main_processor|Dpth|D1|data_out [18] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [18]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux13~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux13~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \main_processor|C1|IM_MUX2~0 (
// Equation(s):
// \main_processor|C1|IM_MUX2~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [25] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & (\main_memory|altsyncram_component|auto_generated|q_a [27] $ 
// (\main_memory|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\main_processor|C1|IM_MUX2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|IM_MUX2~0 .lut_mask = 16'h2080;
defparam \main_processor|C1|IM_MUX2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \main_processor|C1|IM_MUX2[1] (
// Equation(s):
// \main_processor|C1|IM_MUX2 [1] = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((\main_processor|C1|IM_MUX2~0_combout ))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|C1|IM_MUX2~0_combout ),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|IM_MUX2 [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|IM_MUX2[1] .lut_mask = 16'hF0CC;
defparam \main_processor|C1|IM_MUX2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux23~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux23~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|C1|IM_MUX2 [1]) # (\main_processor|Dpth|IR|Q32 [8])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [8] & (!\main_processor|C1|IM_MUX2 
// [1])))

	.dataa(\main_processor|Dpth|B|Q32 [8]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|Dpth|IR|Q32 [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux23~0 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M5|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux8~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux8~3_combout  = (\main_processor|Dpth|A|Q32 [8] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [8]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux8~3 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux7~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux7~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(\main_processor|Dpth|A|Q32 [7]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux7~3 .lut_mask = 16'h0F00;
defparam \main_processor|Dpth|ALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \main_processor|Dpth|B|Q32[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[7] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux24~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux24~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [7]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [7] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|Dpth|B|Q32 [7]),
	.datab(\main_processor|C1|IM_MUX2 [0]),
	.datac(\main_processor|Dpth|IR|Q32 [7]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux24~0 .lut_mask = 16'hCCE2;
defparam \main_processor|Dpth|M5|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \main_processor|Dpth|B|Q32[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[6] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux25~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux25~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|IR|Q32 [6])) # (!\main_processor|C1|IM_MUX2 
// [0] & ((\main_processor|Dpth|B|Q32 [6])))))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(\main_processor|Dpth|IR|Q32 [6]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [6]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux25~0 .lut_mask = 16'hE5E0;
defparam \main_processor|Dpth|M5|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \main_processor|Dpth|B|Q32[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[5] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux26~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux26~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|IR|Q32 [5])) # (!\main_processor|C1|IM_MUX2 
// [0] & ((\main_processor|Dpth|B|Q32 [5])))))

	.dataa(\main_processor|Dpth|IR|Q32 [5]),
	.datab(\main_processor|C1|IM_MUX2 [1]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux26~0 .lut_mask = 16'hE3E0;
defparam \main_processor|Dpth|M5|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux5~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux5~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(\main_processor|Dpth|A|Q32 [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux5~3 .lut_mask = 16'h0F00;
defparam \main_processor|Dpth|ALU|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux4~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux4~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [4])

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [4]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux4~3 .lut_mask = 16'h5500;
defparam \main_processor|Dpth|ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \main_processor|Dpth|A|Q32[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[3]~3_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[3] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux3~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux3~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [3])

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [3]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux3~3 .lut_mask = 16'h3300;
defparam \main_processor|Dpth|ALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux31~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux31~0_combout  = (\main_processor|C1|IM_MUX2 [1]) # ((\main_processor|C1|IM_MUX2 [0] & ((\main_processor|Dpth|IR|Q32 [0]))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [0])))

	.dataa(\main_processor|Dpth|B|Q32 [0]),
	.datab(\main_processor|Dpth|IR|Q32 [0]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux31~0 .lut_mask = 16'hFFCA;
defparam \main_processor|Dpth|M5|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux0~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux0~2_combout  = (\main_processor|Dpth|M5|Mux31~0_combout  & (((\main_processor|Dpth|A|Q32 [0] & !\main_processor|C1|IM_MUX1~combout )))) # (!\main_processor|Dpth|M5|Mux31~0_combout  & (\main_processor|C1|ALU_op [2]))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|A|Q32 [0]),
	.datac(\main_processor|Dpth|M5|Mux31~0_combout ),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux0~2 .lut_mask = 16'h0ACA;
defparam \main_processor|Dpth|ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[0] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [0] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux0~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [0])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux0~2_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [0]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[0] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux1~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux1~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [1])

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux1~3 .lut_mask = 16'h5500;
defparam \main_processor|Dpth|ALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|B|Q32[1]~feeder (
// Equation(s):
// \main_processor|Dpth|B|Q32[1]~feeder_combout  = \main_processor|Dpth|M2|Out2[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[1]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|B|Q32[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[1]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|B|Q32[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \main_processor|Dpth|B|Q32[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|B|Q32[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[1] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux30~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux30~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|IR|Q32 [1])) # (!\main_processor|C1|IM_MUX2 
// [0] & ((\main_processor|Dpth|B|Q32 [1])))))

	.dataa(\main_processor|C1|IM_MUX2 [1]),
	.datab(\main_processor|Dpth|IR|Q32 [1]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|Dpth|B|Q32 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux30~0 .lut_mask = 16'hE5E0;
defparam \main_processor|Dpth|M5|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux1~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux1~2_combout  = (\main_processor|Dpth|ALU|cOut [0] & ((\main_processor|Dpth|ALU|Mux1~3_combout ) # (\main_processor|Dpth|M5|Mux30~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [0] & 
// (\main_processor|Dpth|ALU|Mux1~3_combout  & (\main_processor|Dpth|M5|Mux30~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|cOut [0]),
	.datab(\main_processor|Dpth|ALU|Mux1~3_combout ),
	.datac(\main_processor|Dpth|M5|Mux30~0_combout ),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux1~2 .lut_mask = 16'h8EE8;
defparam \main_processor|Dpth|ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[1] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [1] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux1~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [1])))

	.dataa(\main_processor|Dpth|ALU|Mux1~2_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [1]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[1] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \main_processor|Dpth|A|Q32[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[2]~2_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[2] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux2~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux2~3_combout  = (\main_processor|Dpth|A|Q32 [2] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [2]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux2~3 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux29~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux29~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [2]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [2] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|C1|IM_MUX2 [0]),
	.datab(\main_processor|Dpth|B|Q32 [2]),
	.datac(\main_processor|Dpth|IR|Q32 [2]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux29~0 .lut_mask = 16'hAAE4;
defparam \main_processor|Dpth|M5|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux2~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux2~2_combout  = (\main_processor|Dpth|ALU|cOut [1] & ((\main_processor|Dpth|ALU|Mux2~3_combout ) # (\main_processor|Dpth|M5|Mux29~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [1] & 
// (\main_processor|Dpth|ALU|Mux2~3_combout  & (\main_processor|Dpth|M5|Mux29~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|cOut [1]),
	.datab(\main_processor|Dpth|ALU|Mux2~3_combout ),
	.datac(\main_processor|Dpth|M5|Mux29~0_combout ),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux2~2 .lut_mask = 16'h8EE8;
defparam \main_processor|Dpth|ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[2] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [2] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux2~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [2]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|cOut [2]),
	.datac(\main_processor|Dpth|ALU|Mux2~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [2]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[2] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|cOut[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux28~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux28~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & ((\main_processor|Dpth|IR|Q32 [3]))) # (!\main_processor|C1|IM_MUX2 
// [0] & (\main_processor|Dpth|B|Q32 [3]))))

	.dataa(\main_processor|Dpth|B|Q32 [3]),
	.datab(\main_processor|Dpth|IR|Q32 [3]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux28~0 .lut_mask = 16'hFC0A;
defparam \main_processor|Dpth|M5|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux3~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux3~2_combout  = (\main_processor|Dpth|ALU|Mux3~3_combout  & ((\main_processor|Dpth|ALU|cOut [2]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux28~0_combout )))) # (!\main_processor|Dpth|ALU|Mux3~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [2] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux28~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux3~3_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [2]),
	.datad(\main_processor|Dpth|M5|Mux28~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux3~2 .lut_mask = 16'hD4E8;
defparam \main_processor|Dpth|ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[3] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [3] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux3~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [3])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux3~2_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [3]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [3]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[3] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|B|Q32[4]~feeder (
// Equation(s):
// \main_processor|Dpth|B|Q32[4]~feeder_combout  = \main_processor|Dpth|M2|Out2[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|M2|Out2[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|B|Q32[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[4]~feeder .lut_mask = 16'hF0F0;
defparam \main_processor|Dpth|B|Q32[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \main_processor|Dpth|B|Q32[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|B|Q32[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[4] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux27~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux27~0_combout  = (\main_processor|C1|IM_MUX2 [0] & (((\main_processor|Dpth|IR|Q32 [4]) # (\main_processor|C1|IM_MUX2 [1])))) # (!\main_processor|C1|IM_MUX2 [0] & (\main_processor|Dpth|B|Q32 [4] & ((!\main_processor|C1|IM_MUX2 
// [1]))))

	.dataa(\main_processor|Dpth|B|Q32 [4]),
	.datab(\main_processor|Dpth|IR|Q32 [4]),
	.datac(\main_processor|C1|IM_MUX2 [0]),
	.datad(\main_processor|C1|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux27~0 .lut_mask = 16'hF0CA;
defparam \main_processor|Dpth|M5|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux4~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux4~2_combout  = (\main_processor|Dpth|ALU|Mux4~3_combout  & ((\main_processor|Dpth|ALU|cOut [3]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux27~0_combout )))) # (!\main_processor|Dpth|ALU|Mux4~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [3] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux27~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux4~3_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [3]),
	.datad(\main_processor|Dpth|M5|Mux27~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux4~2 .lut_mask = 16'hD4E8;
defparam \main_processor|Dpth|ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[4] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [4] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux4~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [4]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|cOut [4]),
	.datac(\main_processor|Dpth|ALU|Mux4~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [4]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[4] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|cOut[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux5~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux5~2_combout  = (\main_processor|Dpth|ALU|Mux5~3_combout  & ((\main_processor|Dpth|ALU|cOut [4]) # (\main_processor|Dpth|M5|Mux26~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|Mux5~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [4] & (\main_processor|Dpth|M5|Mux26~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux26~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux5~3_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [4]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux5~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[5] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [5] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux5~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [5])))

	.dataa(\main_processor|Dpth|ALU|Mux5~2_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|cOut [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [5]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[5] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|cOut[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux6~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux6~3_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(\main_processor|Dpth|A|Q32 [6]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux6~3 .lut_mask = 16'h0F00;
defparam \main_processor|Dpth|ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux6~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux6~2_combout  = (\main_processor|Dpth|ALU|cOut [5] & ((\main_processor|Dpth|ALU|Mux6~3_combout ) # (\main_processor|Dpth|M5|Mux25~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|cOut [5] & 
// (\main_processor|Dpth|ALU|Mux6~3_combout  & (\main_processor|Dpth|M5|Mux25~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux25~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [5]),
	.datad(\main_processor|Dpth|ALU|Mux6~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux6~2 .lut_mask = 16'hF660;
defparam \main_processor|Dpth|ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[6] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [6] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux6~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [6])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux6~2_combout ),
	.datac(\main_processor|Dpth|ALU|cOut [6]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [6]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[6] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|cOut[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux7~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux7~2_combout  = (\main_processor|Dpth|ALU|Mux7~3_combout  & ((\main_processor|Dpth|ALU|cOut [6]) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux24~0_combout )))) # (!\main_processor|Dpth|ALU|Mux7~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [6] & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux24~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|Mux7~3_combout ),
	.datac(\main_processor|Dpth|M5|Mux24~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [6]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux7~2 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[7] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [7] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux7~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [7]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|cOut [7]),
	.datac(\main_processor|Dpth|ALU|Mux7~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [7]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[7] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|cOut[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux8~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux8~2_combout  = (\main_processor|Dpth|ALU|Mux8~3_combout  & ((\main_processor|Dpth|ALU|cOut [7]) # (\main_processor|Dpth|M5|Mux23~0_combout  $ (\main_processor|C1|ALU_op [2])))) # (!\main_processor|Dpth|ALU|Mux8~3_combout  & 
// (\main_processor|Dpth|ALU|cOut [7] & (\main_processor|Dpth|M5|Mux23~0_combout  $ (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|M5|Mux23~0_combout ),
	.datab(\main_processor|Dpth|ALU|Mux8~3_combout ),
	.datac(\main_processor|C1|ALU_op [2]),
	.datad(\main_processor|Dpth|ALU|cOut [7]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux8~2 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[8] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [8] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux8~2_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [8]))

	.dataa(\main_processor|Dpth|ALU|cOut [8]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux8~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [8]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[8] .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|ALU|cOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \main_processor|Dpth|M5|Mux22~0 (
// Equation(s):
// \main_processor|Dpth|M5|Mux22~0_combout  = (\main_processor|C1|IM_MUX2 [1] & (((\main_processor|C1|IM_MUX2 [0])))) # (!\main_processor|C1|IM_MUX2 [1] & ((\main_processor|C1|IM_MUX2 [0] & ((\main_processor|Dpth|IR|Q32 [9]))) # (!\main_processor|C1|IM_MUX2 
// [0] & (\main_processor|Dpth|B|Q32 [9]))))

	.dataa(\main_processor|Dpth|B|Q32 [9]),
	.datab(\main_processor|Dpth|IR|Q32 [9]),
	.datac(\main_processor|C1|IM_MUX2 [1]),
	.datad(\main_processor|C1|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M5|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M5|Mux22~0 .lut_mask = 16'hFC0A;
defparam \main_processor|Dpth|M5|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \main_processor|Dpth|A|Q32[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[9]~9_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[9] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux9~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux9~3_combout  = (\main_processor|Dpth|A|Q32 [9] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [9]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux9~3 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux9~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux9~2_combout  = (\main_processor|Dpth|ALU|cOut [8] & ((\main_processor|Dpth|ALU|Mux9~3_combout ) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux22~0_combout )))) # (!\main_processor|Dpth|ALU|cOut [8] & 
// (\main_processor|Dpth|ALU|Mux9~3_combout  & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux22~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|ALU|cOut [8]),
	.datac(\main_processor|Dpth|M5|Mux22~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux9~2 .lut_mask = 16'hDE48;
defparam \main_processor|Dpth|ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[9] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [9] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux9~2_combout )) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|cOut [9])))

	.dataa(\main_processor|Dpth|ALU|Mux9~2_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|cOut [9]),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [9]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[9] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|cOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux43~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux43~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & (!\main_processor|Dpth|ALU|cOut [9])) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [0]))))) # (!\main_processor|C1|ALU_op [2] 
// & (((\main_processor|Dpth|ALU|cOut [9]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|cOut [9]),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux43~7 .lut_mask = 16'h7C38;
defparam \main_processor|Dpth|ALU|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[9]~9 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[9]~9_combout  = (\main_processor|Dpth|A|Q32 [9] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [9]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[9]~9 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|M4|Out2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux43~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux43~5_combout  = (\main_processor|Dpth|ALU|Mux43~7_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout ) # ((\main_processor|Dpth|M4|Out2[11]~11_combout )))) # (!\main_processor|Dpth|ALU|Mux43~7_combout  & 
// (!\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|M4|Out2[9]~9_combout )))

	.dataa(\main_processor|Dpth|ALU|Mux43~7_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[9]~9_combout ),
	.datad(\main_processor|Dpth|M4|Out2[11]~11_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux43~5 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|ALU|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux43~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux43~4_combout  = (\main_processor|Dpth|M5|Mux21~0_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M4|Out2[10]~10_combout ))) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((!\main_processor|Dpth|M4|Out2[10]~10_combout ))))) # (!\main_processor|Dpth|M5|Mux21~0_combout  & (\main_processor|Dpth|M4|Out2[10]~10_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M5|Mux21~0_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[10]~10_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux43~4 .lut_mask = 16'hE38C;
defparam \main_processor|Dpth|ALU|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux43~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux43~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux43~4_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux43~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux43~4_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux43~5_combout ),
	.datac(\main_processor|Dpth|ALU|Mux43~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux43~6 .lut_mask = 16'hB4E4;
defparam \main_processor|Dpth|ALU|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[10] (
// Equation(s):
// \main_processor|Dpth|ALU|result [10] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [10])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux43~6_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [10]),
	.datac(\main_processor|Dpth|ALU|Mux43~6_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [10]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[10] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux21~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux21~3_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [10])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.datad(\main_processor|Dpth|ALU|result [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux21~3 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux21~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux21~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux21~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[10]~10 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[10]~10_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [10])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux21~3_combout ) # ((\main_processor|Dpth|M6|Mux21~2_combout 
// ))))

	.dataa(\main_processor|Dpth|M6|Mux21~3_combout ),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|IR|Q32 [10]),
	.datad(\main_processor|Dpth|M6|Mux21~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[10]~10 .lut_mask = 16'hF3E2;
defparam \main_processor|Dpth|M2|Out2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \main_processor|Dpth|B|Q32[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[10] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[10]~10 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[10]~10_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [10])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [10])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [10]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[10]~10 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M1|Out2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~17 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~17_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~17 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \main_processor|Dpth|D1|data_out[17] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[17] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux14~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux14~1_combout  = (\main_processor|Dpth|M6|Mux14~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [17]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [17]),
	.datad(\main_processor|Dpth|M6|Mux14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux14~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \main_processor|C1|ALU_op~0 (
// Equation(s):
// \main_processor|C1|ALU_op~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [29] & ((\main_memory|altsyncram_component|auto_generated|q_a [25] & ((\main_memory|altsyncram_component|auto_generated|q_a [26]) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [24]))) # (!\main_memory|altsyncram_component|auto_generated|q_a [25] & (\main_memory|altsyncram_component|auto_generated|q_a [26] & !\main_memory|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op~0 .lut_mask = 16'h80C8;
defparam \main_processor|C1|ALU_op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \main_processor|C1|ALU_op[2] (
// Equation(s):
// \main_processor|C1|ALU_op [2] = (\main_processor|R1|Enable_PD~q  & ((\main_processor|C1|ALU_op~0_combout ))) # (!\main_processor|R1|Enable_PD~q  & (\main_processor|C1|ALU_op [2]))

	.dataa(\main_processor|R1|Enable_PD~q ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(gnd),
	.datad(\main_processor|C1|ALU_op~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op [2]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op[2] .lut_mask = 16'hEE44;
defparam \main_processor|C1|ALU_op[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux42~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux42~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux22~0_combout ) # (\main_processor|Dpth|M4|Out2[9]~9_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux22~0_combout  & \main_processor|Dpth|M4|Out2[9]~9_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|M5|Mux22~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[9]~9_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux42~2 .lut_mask = 16'hC880;
defparam \main_processor|Dpth|ALU|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~8 (
// Equation(s):
// \main_processor|Dpth|ALU|result~8_combout  = \main_processor|Dpth|M5|Mux22~0_combout  $ (\main_processor|Dpth|ALU|cOut [8] $ (((!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [9]))))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_processor|Dpth|A|Q32 [9]),
	.datac(\main_processor|Dpth|M5|Mux22~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~8 .lut_mask = 16'h4BB4;
defparam \main_processor|Dpth|ALU|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[8]~8 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[8]~8_combout  = (\main_processor|Dpth|A|Q32 [8] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [8]),
	.datac(gnd),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[8]~8 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|M4|Out2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux42~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux42~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout ) # (\main_processor|Dpth|ALU|result~8_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[8]~8_combout  & (!\main_processor|Dpth|ALU|Mux36~2_combout )))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[8]~8_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|result~8_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux42~3 .lut_mask = 16'hAEA4;
defparam \main_processor|Dpth|ALU|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux42~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux42~4_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux42~3_combout  & ((!\main_processor|Dpth|ALU|result~8_combout ))) # (!\main_processor|Dpth|ALU|Mux42~3_combout  & 
// (\main_processor|Dpth|M4|Out2[10]~10_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux42~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[10]~10_combout ),
	.datab(\main_processor|Dpth|ALU|result~8_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux42~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux42~4 .lut_mask = 16'h3FA0;
defparam \main_processor|Dpth|ALU|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux42~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux42~5_combout  = (\main_processor|Dpth|ALU|Mux42~2_combout ) # ((\main_processor|Dpth|ALU|Mux42~4_combout  & ((\main_processor|C1|ALU_op [1]) # (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux42~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux42~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux42~5 .lut_mask = 16'hFEF0;
defparam \main_processor|Dpth|ALU|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[9] (
// Equation(s):
// \main_processor|Dpth|ALU|result [9] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [9])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux42~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [9]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux42~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [9]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[9] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux22~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux22~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [9]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.datab(\main_processor|Dpth|ALU|result [9]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|C1|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux22~3 .lut_mask = 16'hFC0A;
defparam \main_processor|Dpth|M6|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux22~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux22~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [9]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux22~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[9]~9 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[9]~9_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [9])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux22~3_combout ) # (\main_processor|Dpth|M6|Mux22~2_combout ))))

	.dataa(\main_processor|Dpth|IR|Q32 [9]),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|M6|Mux22~3_combout ),
	.datad(\main_processor|Dpth|M6|Mux22~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[9]~9 .lut_mask = 16'hBBB8;
defparam \main_processor|Dpth|M2|Out2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \main_processor|Dpth|B|Q32[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[9] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[9]~9 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[9]~9_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [9])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [9])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [9]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [9]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[9]~9 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M1|Out2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~8 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~8_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~8 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \main_processor|Dpth|D1|data_out[8] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[8] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux23~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux23~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux23~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[8]~8 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[8]~8_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [8])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux23~3_combout ) # (\main_processor|Dpth|M6|Mux23~2_combout ))))

	.dataa(\main_processor|Dpth|IR|Q32 [8]),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|M6|Mux23~3_combout ),
	.datad(\main_processor|Dpth|M6|Mux23~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[8]~8 .lut_mask = 16'hBBB8;
defparam \main_processor|Dpth|M2|Out2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \main_processor|Dpth|A|Q32[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[8]~8_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[8] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[8]~8 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[8]~8_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [8]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [8]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(\main_processor|Dpth|A|Q32 [8]),
	.datac(gnd),
	.datad(\main_processor|Dpth|B|Q32 [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[8]~8 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|M1|Out2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~16 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~16_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~16 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \main_processor|Dpth|D1|data_out[16] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[16] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux15~1 (
// Equation(s):
// \main_processor|Dpth|M6|Mux15~1_combout  = (\main_processor|Dpth|M6|Mux15~0_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [16]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [16]),
	.datad(\main_processor|Dpth|M6|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux15~1 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \main_processor|C1|ALU_op~2 (
// Equation(s):
// \main_processor|C1|ALU_op~2_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [24] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & \main_memory|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op~2 .lut_mask = 16'h8800;
defparam \main_processor|C1|ALU_op~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \main_processor|C1|ALU_op[0] (
// Equation(s):
// \main_processor|C1|ALU_op [0] = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|ALU_op~2_combout )) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((\main_processor|C1|ALU_op [0])))

	.dataa(gnd),
	.datab(\main_processor|C1|ALU_op~2_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op[0] .lut_mask = 16'hCCF0;
defparam \main_processor|C1|ALU_op[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux66~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux66~0_combout  = (\main_processor|C1|ALU_op [0] & \main_processor|C1|ALU_op [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|C1|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux66~0 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|ALU|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \main_processor|Dpth|ALU|Mux66~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|Dpth|ALU|Mux66~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux66~0clkctrl .clock_type = "global clock";
defparam \main_processor|Dpth|ALU|Mux66~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[7]~7 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[7]~7_combout  = (\main_processor|Dpth|A|Q32 [7] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [7]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[7]~7 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|M4|Out2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux40~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux40~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M5|Mux24~0_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M4|Out2[7]~7_combout ))) # 
// (!\main_processor|Dpth|M5|Mux24~0_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M4|Out2[7]~7_combout ))))

	.dataa(\main_processor|Dpth|M5|Mux24~0_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[7]~7_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux40~2 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[6]~6 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[6]~6_combout  = (\main_processor|Dpth|A|Q32 [6] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [6]),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[6]~6 .lut_mask = 16'h0C0C;
defparam \main_processor|Dpth|M4|Out2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~7 (
// Equation(s):
// \main_processor|Dpth|ALU|result~7_combout  = \main_processor|Dpth|ALU|cOut [6] $ (\main_processor|Dpth|M5|Mux24~0_combout  $ (((!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [7]))))

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(\main_processor|Dpth|A|Q32 [7]),
	.datac(\main_processor|Dpth|ALU|cOut [6]),
	.datad(\main_processor|Dpth|M5|Mux24~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~7 .lut_mask = 16'h4BB4;
defparam \main_processor|Dpth|ALU|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux40~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux40~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout ) # (\main_processor|Dpth|ALU|result~7_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[6]~6_combout  & (!\main_processor|Dpth|ALU|Mux36~2_combout )))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[6]~6_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|result~7_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux40~3 .lut_mask = 16'hAEA4;
defparam \main_processor|Dpth|ALU|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux40~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux40~4_combout  = (\main_processor|Dpth|ALU|Mux40~3_combout  & (((!\main_processor|Dpth|ALU|Mux36~2_combout )) # (!\main_processor|Dpth|ALU|result~7_combout ))) # (!\main_processor|Dpth|ALU|Mux40~3_combout  & 
// (((\main_processor|Dpth|ALU|Mux36~2_combout  & \main_processor|Dpth|M4|Out2[8]~8_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux40~3_combout ),
	.datab(\main_processor|Dpth|ALU|result~7_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|M4|Out2[8]~8_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux40~4 .lut_mask = 16'h7A2A;
defparam \main_processor|Dpth|ALU|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux40~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux40~5_combout  = (\main_processor|Dpth|ALU|Mux40~2_combout ) # ((\main_processor|Dpth|ALU|Mux40~4_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux40~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux40~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux40~5 .lut_mask = 16'hFEF0;
defparam \main_processor|Dpth|ALU|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[7] (
// Equation(s):
// \main_processor|Dpth|ALU|result [7] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [7])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux40~5_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [7]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux40~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [7]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[7] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux24~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux24~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|Dpth|ALU|result [7]) # (\main_processor|C1|DATA_Mux [0])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [7] & 
// ((!\main_processor|C1|DATA_Mux [0]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.datab(\main_processor|Dpth|ALU|result [7]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|C1|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux24~3 .lut_mask = 16'hF0CA;
defparam \main_processor|Dpth|M6|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux24~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux24~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [7]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux24~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[7]~7 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[7]~7_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [7])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux24~3_combout ) # (\main_processor|Dpth|M6|Mux24~2_combout ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|IR|Q32 [7]),
	.datac(\main_processor|Dpth|M6|Mux24~3_combout ),
	.datad(\main_processor|Dpth|M6|Mux24~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[7]~7 .lut_mask = 16'hDDD8;
defparam \main_processor|Dpth|M2|Out2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \main_processor|Dpth|A|Q32[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[7]~7_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[7] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[7]~7 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[7]~7_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [7]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [7]))

	.dataa(\main_processor|C1|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [7]),
	.datad(\main_processor|Dpth|B|Q32 [7]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[7]~7 .lut_mask = 16'hFA50;
defparam \main_processor|Dpth|M1|Out2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~13 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~13_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~13 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \main_processor|Dpth|D1|data_out[13] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[13] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux18~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux18~4_combout  = (\main_processor|Dpth|M6|Mux18~3_combout ) # ((\main_processor|Dpth|D1|data_out [13] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [13]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux18~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux18~4 .lut_mask = 16'hFF88;
defparam \main_processor|Dpth|M6|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux39~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux39~4_combout  = (\main_processor|Dpth|M5|Mux25~0_combout  & ((\main_processor|Dpth|M4|Out2[6]~6_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout ))) # (!\main_processor|Dpth|M4|Out2[6]~6_combout  & 
// ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout ))))) # (!\main_processor|Dpth|M5|Mux25~0_combout  & (\main_processor|Dpth|M4|Out2[6]~6_combout  & ((\main_processor|C1|ALU_op [0]) # (!\main_processor|Dpth|ALU|Mux33~2_combout 
// ))))

	.dataa(\main_processor|Dpth|M5|Mux25~0_combout ),
	.datab(\main_processor|Dpth|M4|Out2[6]~6_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux39~4 .lut_mask = 16'hE866;
defparam \main_processor|Dpth|ALU|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux39~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux39~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & (!\main_processor|Dpth|ALU|cOut [5])) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [0]))))) # (!\main_processor|C1|ALU_op [2] 
// & (((\main_processor|Dpth|ALU|cOut [5]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|cOut [5]),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux39~7 .lut_mask = 16'h7A58;
defparam \main_processor|Dpth|ALU|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[5]~5 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[5]~5_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(\main_processor|Dpth|A|Q32 [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[5]~5 .lut_mask = 16'h0F00;
defparam \main_processor|Dpth|M4|Out2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux39~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux39~5_combout  = (\main_processor|Dpth|ALU|Mux39~7_combout  & ((\main_processor|Dpth|M4|Out2[7]~7_combout ) # ((\main_processor|Dpth|ALU|Mux36~3_combout )))) # (!\main_processor|Dpth|ALU|Mux39~7_combout  & 
// (((\main_processor|Dpth|M4|Out2[5]~5_combout  & !\main_processor|Dpth|ALU|Mux36~3_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux39~7_combout ),
	.datab(\main_processor|Dpth|M4|Out2[7]~7_combout ),
	.datac(\main_processor|Dpth|M4|Out2[5]~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux39~5 .lut_mask = 16'hAAD8;
defparam \main_processor|Dpth|ALU|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux39~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux39~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux39~4_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux39~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux39~4_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux39~4_combout ),
	.datab(\main_processor|Dpth|ALU|Mux39~5_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux39~6 .lut_mask = 16'hAA6C;
defparam \main_processor|Dpth|ALU|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[6] (
// Equation(s):
// \main_processor|Dpth|ALU|result [6] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [6]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux39~6_combout ))

	.dataa(\main_processor|Dpth|ALU|Mux39~6_combout ),
	.datab(\main_processor|Dpth|ALU|result [6]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [6]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[6] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux25~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux25~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [6])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [6] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [6]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux25~3 .lut_mask = 16'hAEA4;
defparam \main_processor|Dpth|M6|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux25~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux25~2_combout  = (\main_processor|Dpth|D1|data_out [6] & \main_processor|C1|DATA_Mux [0])

	.dataa(\main_processor|Dpth|D1|data_out [6]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux25~2 .lut_mask = 16'hA0A0;
defparam \main_processor|Dpth|M6|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[6]~6 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[6]~6_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [6])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux25~3_combout ) # ((\main_processor|Dpth|M6|Mux25~2_combout ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|M6|Mux25~3_combout ),
	.datac(\main_processor|Dpth|IR|Q32 [6]),
	.datad(\main_processor|Dpth|M6|Mux25~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[6]~6 .lut_mask = 16'hF5E4;
defparam \main_processor|Dpth|M2|Out2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[6]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[6]~feeder_combout  = \main_processor|Dpth|M2|Out2[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M2|Out2[6]~6_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[6]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|A|Q32[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \main_processor|Dpth|A|Q32[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[6] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[6]~6 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[6]~6_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [6]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [6]))

	.dataa(\main_processor|Dpth|A|Q32 [6]),
	.datab(gnd),
	.datac(\main_processor|Dpth|B|Q32 [6]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[6]~6 .lut_mask = 16'hF0AA;
defparam \main_processor|Dpth|M1|Out2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~12 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~12_combout  = (!\main_processor|C1|wen~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a12  & \main_processor|C1|en~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\main_processor|C1|en~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~12 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \main_processor|Dpth|D1|data_out[12] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[12] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux19~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux19~4_combout  = (\main_processor|Dpth|M6|Mux19~3_combout ) # ((\main_processor|Dpth|D1|data_out [12] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [12]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux19~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux19~4 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux38~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux38~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[5]~5_combout ) # (\main_processor|Dpth|M5|Mux26~0_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M4|Out2[5]~5_combout  & \main_processor|Dpth|M5|Mux26~0_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M4|Out2[5]~5_combout ),
	.datac(\main_processor|Dpth|M5|Mux26~0_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux38~2 .lut_mask = 16'hE800;
defparam \main_processor|Dpth|ALU|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~6 (
// Equation(s):
// \main_processor|Dpth|ALU|result~6_combout  = \main_processor|Dpth|M5|Mux26~0_combout  $ (\main_processor|Dpth|ALU|cOut [4] $ (((\main_processor|Dpth|A|Q32 [5] & !\main_processor|C1|IM_MUX1~combout ))))

	.dataa(\main_processor|Dpth|A|Q32 [5]),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(\main_processor|Dpth|M5|Mux26~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [4]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~6 .lut_mask = 16'h2DD2;
defparam \main_processor|Dpth|ALU|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[4]~4 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[4]~4_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [4])

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [4]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[4]~4 .lut_mask = 16'h5500;
defparam \main_processor|Dpth|M4|Out2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux38~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux38~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout ) # (\main_processor|Dpth|ALU|result~6_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[4]~4_combout  & (!\main_processor|Dpth|ALU|Mux36~2_combout )))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[4]~4_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|result~6_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux38~3 .lut_mask = 16'hAEA4;
defparam \main_processor|Dpth|ALU|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux38~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux38~4_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux38~3_combout  & ((!\main_processor|Dpth|ALU|result~6_combout ))) # (!\main_processor|Dpth|ALU|Mux38~3_combout  & 
// (\main_processor|Dpth|M4|Out2[6]~6_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux38~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[6]~6_combout ),
	.datab(\main_processor|Dpth|ALU|result~6_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux38~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux38~4 .lut_mask = 16'h3FA0;
defparam \main_processor|Dpth|ALU|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux38~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux38~5_combout  = (\main_processor|Dpth|ALU|Mux38~2_combout ) # ((\main_processor|Dpth|ALU|Mux38~4_combout  & ((\main_processor|C1|ALU_op [1]) # (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|ALU|Mux38~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux38~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux38~5 .lut_mask = 16'hFEF0;
defparam \main_processor|Dpth|ALU|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[5] (
// Equation(s):
// \main_processor|Dpth|ALU|result [5] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [5])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux38~5_combout )))

	.dataa(\main_processor|Dpth|ALU|result [5]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux38~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [5]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[5] .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|ALU|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux26~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux26~3_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [5])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\main_processor|Dpth|ALU|result [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux26~3 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux26~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux26~2_combout  = (\main_processor|Dpth|D1|data_out [5] & \main_processor|C1|DATA_Mux [0])

	.dataa(\main_processor|Dpth|D1|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux26~2 .lut_mask = 16'hAA00;
defparam \main_processor|Dpth|M6|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[5]~5 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[5]~5_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [5])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux26~3_combout ) # (\main_processor|Dpth|M6|Mux26~2_combout ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|IR|Q32 [5]),
	.datac(\main_processor|Dpth|M6|Mux26~3_combout ),
	.datad(\main_processor|Dpth|M6|Mux26~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[5]~5 .lut_mask = 16'hDDD8;
defparam \main_processor|Dpth|M2|Out2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \main_processor|Dpth|A|Q32[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[5]~5_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[5] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[5]~5 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[5]~5_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [5]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [5]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [5]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|B|Q32 [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[5]~5 .lut_mask = 16'hFC0C;
defparam \main_processor|Dpth|M1|Out2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~11 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~11_combout  = (!\main_processor|C1|wen~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a11  & \main_processor|C1|en~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\main_processor|C1|en~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~11 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \main_processor|Dpth|D1|data_out[11] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[11] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux20~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux20~4_combout  = (\main_processor|Dpth|M6|Mux20~3_combout ) # ((\main_processor|Dpth|D1|data_out [11] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [11]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux20~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux20~4 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[3]~3 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[3]~3_combout  = (\main_processor|Dpth|A|Q32 [3] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(\main_processor|Dpth|A|Q32 [3]),
	.datab(gnd),
	.datac(\main_processor|C1|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[3]~3 .lut_mask = 16'h0A0A;
defparam \main_processor|Dpth|M4|Out2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux37~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux37~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & (!\main_processor|Dpth|ALU|cOut [3])) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [0]))))) # (!\main_processor|C1|ALU_op [2] 
// & (((\main_processor|Dpth|ALU|cOut [3]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|cOut [3]),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux37~7 .lut_mask = 16'h7A58;
defparam \main_processor|Dpth|ALU|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux37~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux37~5_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux37~7_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux37~7_combout  & 
// ((\main_processor|Dpth|M4|Out2[5]~5_combout ))) # (!\main_processor|Dpth|ALU|Mux37~7_combout  & (\main_processor|Dpth|M4|Out2[3]~3_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[3]~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux37~7_combout ),
	.datad(\main_processor|Dpth|M4|Out2[5]~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux37~5 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|ALU|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux37~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux37~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[4]~4_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux27~0_combout ))) # 
// (!\main_processor|Dpth|M4|Out2[4]~4_combout  & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|M5|Mux27~0_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|M4|Out2[4]~4_combout  $ 
// (((\main_processor|Dpth|M5|Mux27~0_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[4]~4_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M5|Mux27~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux37~4 .lut_mask = 16'hB9C4;
defparam \main_processor|Dpth|ALU|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux37~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux37~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux37~4_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux37~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux37~4_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux37~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux37~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux37~6 .lut_mask = 16'hBE50;
defparam \main_processor|Dpth|ALU|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[4] (
// Equation(s):
// \main_processor|Dpth|ALU|result [4] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [4])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux37~6_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [4]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux37~6_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [4]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[4] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux27~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux27~3_combout  = (\main_processor|C1|DATA_Mux [1] & ((\main_processor|C1|DATA_Mux [0]) # ((\main_processor|Dpth|ALU|result [4])))) # (!\main_processor|C1|DATA_Mux [1] & (!\main_processor|C1|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\main_processor|C1|DATA_Mux [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(\main_processor|Dpth|ALU|result [4]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux27~3 .lut_mask = 16'hBA98;
defparam \main_processor|Dpth|M6|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[4]~4 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[4]~4_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [4])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux27~2_combout ) # (\main_processor|Dpth|M6|Mux27~3_combout ))))

	.dataa(\main_processor|Dpth|IR|Q32 [4]),
	.datab(\main_processor|Dpth|M6|Mux27~2_combout ),
	.datac(\main_processor|C1|A_Mux~combout ),
	.datad(\main_processor|Dpth|M6|Mux27~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[4]~4 .lut_mask = 16'hAFAC;
defparam \main_processor|Dpth|M2|Out2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \main_processor|Dpth|A|Q32[4]~feeder (
// Equation(s):
// \main_processor|Dpth|A|Q32[4]~feeder_combout  = \main_processor|Dpth|M2|Out2[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|M2|Out2[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|Dpth|A|Q32[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[4]~feeder .lut_mask = 16'hF0F0;
defparam \main_processor|Dpth|A|Q32[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \main_processor|Dpth|A|Q32[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|A|Q32[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[4] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[4]~4 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[4]~4_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [4]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [4]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [4]),
	.datac(\main_processor|Dpth|B|Q32 [4]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[4]~4 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M1|Out2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~10 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~10_combout  = (\main_processor|C1|en~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a10  & !\main_processor|C1|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\main_processor|C1|wen~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~10 .lut_mask = 16'h00C0;
defparam \main_processor|Dpth|D1|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \main_processor|Dpth|D1|data_out[10] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[10] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux21~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux21~4_combout  = (\main_processor|Dpth|M6|Mux21~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [10]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [10]),
	.datad(\main_processor|Dpth|M6|Mux21~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux21~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[2]~2 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[2]~2_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [2])

	.dataa(gnd),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[2]~2 .lut_mask = 16'h3300;
defparam \main_processor|Dpth|M4|Out2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~5 (
// Equation(s):
// \main_processor|Dpth|ALU|result~5_combout  = \main_processor|Dpth|M5|Mux28~0_combout  $ (\main_processor|Dpth|ALU|cOut [2] $ (((\main_processor|Dpth|A|Q32 [3] & !\main_processor|C1|IM_MUX1~combout ))))

	.dataa(\main_processor|Dpth|A|Q32 [3]),
	.datab(\main_processor|C1|IM_MUX1~combout ),
	.datac(\main_processor|Dpth|M5|Mux28~0_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~5 .lut_mask = 16'h2DD2;
defparam \main_processor|Dpth|ALU|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~5_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux36~3_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & 
// ((\main_processor|Dpth|ALU|result~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & (\main_processor|Dpth|M4|Out2[2]~2_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[2]~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datad(\main_processor|Dpth|ALU|result~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~5 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|ALU|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~6_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~5_combout  & ((!\main_processor|Dpth|ALU|result~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~5_combout  & 
// (\main_processor|Dpth|M4|Out2[4]~4_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux36~5_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datab(\main_processor|Dpth|M4|Out2[4]~4_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~5_combout ),
	.datad(\main_processor|Dpth|ALU|result~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~6 .lut_mask = 16'h58F8;
defparam \main_processor|Dpth|ALU|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M5|Mux28~0_combout  & ((\main_processor|Dpth|M4|Out2[3]~3_combout ) # (\main_processor|C1|ALU_op [0]))) # 
// (!\main_processor|Dpth|M5|Mux28~0_combout  & (\main_processor|Dpth|M4|Out2[3]~3_combout  & \main_processor|C1|ALU_op [0]))))

	.dataa(\main_processor|Dpth|M5|Mux28~0_combout ),
	.datab(\main_processor|Dpth|M4|Out2[3]~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~4 .lut_mask = 16'hE080;
defparam \main_processor|Dpth|ALU|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux36~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux36~7_combout  = (\main_processor|Dpth|ALU|Mux36~4_combout ) # ((\main_processor|Dpth|ALU|Mux36~6_combout  & ((\main_processor|C1|ALU_op [2]) # (\main_processor|C1|ALU_op [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux36~6_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux36~7 .lut_mask = 16'hFFE0;
defparam \main_processor|Dpth|ALU|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[3] (
// Equation(s):
// \main_processor|Dpth|ALU|result [3] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [3])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux36~7_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [3]),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|Mux36~7_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [3]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[3] .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|ALU|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux28~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux28~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [3])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [3] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [3]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux28~3 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux28~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux28~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [3])

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|data_out [3]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux28~2 .lut_mask = 16'hCC00;
defparam \main_processor|Dpth|M6|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[3]~3 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[3]~3_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [3])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux28~3_combout ) # ((\main_processor|Dpth|M6|Mux28~2_combout ))))

	.dataa(\main_processor|Dpth|M6|Mux28~3_combout ),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|IR|Q32 [3]),
	.datad(\main_processor|Dpth|M6|Mux28~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[3]~3 .lut_mask = 16'hF3E2;
defparam \main_processor|Dpth|M2|Out2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \main_processor|Dpth|B|Q32[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[3] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[3]~3 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[3]~3_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [3])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [3])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [3]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [3]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[3]~3 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M1|Out2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~9 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~9_combout  = (!\main_processor|C1|wen~q  & (\main_processor|C1|en~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|C1|en~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~9 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \main_processor|Dpth|D1|data_out[9] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[9] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux22~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux22~4_combout  = (\main_processor|Dpth|M6|Mux22~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [9]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [9]),
	.datad(\main_processor|Dpth|M6|Mux22~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux22~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux41~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux41~4_combout  = (\main_processor|Dpth|M5|Mux23~0_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M4|Out2[8]~8_combout ))) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((!\main_processor|Dpth|M4|Out2[8]~8_combout ))))) # (!\main_processor|Dpth|M5|Mux23~0_combout  & (\main_processor|Dpth|M4|Out2[8]~8_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|Dpth|M5|Mux23~0_combout ),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|M4|Out2[8]~8_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux41~4 .lut_mask = 16'hD9A2;
defparam \main_processor|Dpth|ALU|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux41~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux41~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & ((!\main_processor|Dpth|ALU|cOut [7]))) # (!\main_processor|C1|ALU_op [1] & (\main_processor|C1|ALU_op [0])))) # (!\main_processor|C1|ALU_op [2] 
// & (((\main_processor|Dpth|ALU|cOut [7]))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|C1|ALU_op [0]),
	.datad(\main_processor|Dpth|ALU|cOut [7]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux41~7 .lut_mask = 16'h73C8;
defparam \main_processor|Dpth|ALU|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux41~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux41~5_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux41~7_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & ((\main_processor|Dpth|ALU|Mux41~7_combout  & 
// ((\main_processor|Dpth|M4|Out2[9]~9_combout ))) # (!\main_processor|Dpth|ALU|Mux41~7_combout  & (\main_processor|Dpth|M4|Out2[7]~7_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|M4|Out2[7]~7_combout ),
	.datac(\main_processor|Dpth|ALU|Mux41~7_combout ),
	.datad(\main_processor|Dpth|M4|Out2[9]~9_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux41~5 .lut_mask = 16'hF4A4;
defparam \main_processor|Dpth|ALU|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux41~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux41~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (((\main_processor|Dpth|ALU|Mux41~4_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux41~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux36~3_combout  & \main_processor|Dpth|ALU|Mux41~4_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux41~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux41~5_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux41~6 .lut_mask = 16'hD3E0;
defparam \main_processor|Dpth|ALU|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[8] (
// Equation(s):
// \main_processor|Dpth|ALU|result [8] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [8])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux41~6_combout )))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|result [8]),
	.datac(\main_processor|Dpth|ALU|Mux41~6_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [8]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[8] .lut_mask = 16'hCCF0;
defparam \main_processor|Dpth|ALU|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux23~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux23~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [8])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [8] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux23~3 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux23~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux23~4_combout  = (\main_processor|Dpth|M6|Mux23~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [8]))

	.dataa(\main_processor|C1|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|Dpth|M6|Mux23~3_combout ),
	.datad(\main_processor|Dpth|D1|data_out [8]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux23~4 .lut_mask = 16'hFAF0;
defparam \main_processor|Dpth|M6|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux35~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux35~4_combout  = (\main_processor|Dpth|M4|Out2[2]~2_combout  & ((\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0]) # (\main_processor|Dpth|M5|Mux29~0_combout ))) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((!\main_processor|Dpth|M5|Mux29~0_combout ))))) # (!\main_processor|Dpth|M4|Out2[2]~2_combout  & (\main_processor|Dpth|M5|Mux29~0_combout  & ((\main_processor|C1|ALU_op [0]) # 
// (!\main_processor|Dpth|ALU|Mux33~2_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|M4|Out2[2]~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|M5|Mux29~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux35~4 .lut_mask = 16'hE38C;
defparam \main_processor|Dpth|ALU|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux35~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux35~7_combout  = (\main_processor|C1|ALU_op [2] & ((\main_processor|C1|ALU_op [1] & (!\main_processor|Dpth|ALU|cOut [1])) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [0]))))) # (!\main_processor|C1|ALU_op [2] 
// & (((\main_processor|Dpth|ALU|cOut [1]))))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|cOut [1]),
	.datad(\main_processor|C1|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux35~7 .lut_mask = 16'h7A58;
defparam \main_processor|Dpth|ALU|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[1]~1 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[1]~1_combout  = (\main_processor|Dpth|A|Q32 [1] & !\main_processor|C1|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|A|Q32 [1]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[1]~1 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|M4|Out2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux35~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux35~5_combout  = (\main_processor|Dpth|ALU|Mux35~7_combout  & ((\main_processor|Dpth|M4|Out2[3]~3_combout ) # ((\main_processor|Dpth|ALU|Mux36~3_combout )))) # (!\main_processor|Dpth|ALU|Mux35~7_combout  & 
// (((\main_processor|Dpth|M4|Out2[1]~1_combout  & !\main_processor|Dpth|ALU|Mux36~3_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux35~7_combout ),
	.datab(\main_processor|Dpth|M4|Out2[3]~3_combout ),
	.datac(\main_processor|Dpth|M4|Out2[1]~1_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux35~5 .lut_mask = 16'hAAD8;
defparam \main_processor|Dpth|ALU|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux35~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux35~6_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux35~4_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux35~5_combout  $ 
// (((\main_processor|Dpth|ALU|Mux35~4_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux35~4_combout ),
	.datab(\main_processor|Dpth|ALU|Mux35~5_combout ),
	.datac(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux35~6 .lut_mask = 16'hA6AC;
defparam \main_processor|Dpth|ALU|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[2] (
// Equation(s):
// \main_processor|Dpth|ALU|result [2] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [2]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux35~6_combout ))

	.dataa(\main_processor|Dpth|ALU|Mux35~6_combout ),
	.datab(\main_processor|Dpth|ALU|result [2]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [2]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[2] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux29~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux29~3_combout  = (\main_processor|C1|DATA_Mux [1] & (((\main_processor|C1|DATA_Mux [0]) # (\main_processor|Dpth|ALU|result [2])))) # (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [2] & 
// (!\main_processor|C1|DATA_Mux [0])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_processor|C1|DATA_Mux [1]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|ALU|result [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux29~3 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|M6|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux29~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux29~2_combout  = (\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|D1|data_out [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux29~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[2]~2 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[2]~2_combout  = (\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|IR|Q32 [2])))) # (!\main_processor|C1|A_Mux~combout  & ((\main_processor|Dpth|M6|Mux29~3_combout ) # ((\main_processor|Dpth|M6|Mux29~2_combout ))))

	.dataa(\main_processor|Dpth|M6|Mux29~3_combout ),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|Dpth|M6|Mux29~2_combout ),
	.datad(\main_processor|Dpth|IR|Q32 [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[2]~2 .lut_mask = 16'hFE32;
defparam \main_processor|Dpth|M2|Out2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \main_processor|Dpth|B|Q32[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[2] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[2]~2 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[2]~2_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [2])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [2])))

	.dataa(gnd),
	.datab(\main_processor|Dpth|B|Q32 [2]),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[2]~2 .lut_mask = 16'hCFC0;
defparam \main_processor|Dpth|M1|Out2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~15 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~15_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~15 .lut_mask = 16'h0C00;
defparam \main_processor|Dpth|D1|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \main_processor|Dpth|D1|data_out[15] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[15] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux16~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux16~4_combout  = (\main_processor|Dpth|M6|Mux16~3_combout ) # ((\main_processor|Dpth|D1|data_out [15] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [15]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux16~4 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \main_processor|C1|ALU_op~1 (
// Equation(s):
// \main_processor|C1|ALU_op~1_combout  = ((\main_memory|altsyncram_component|auto_generated|q_a [27] & (!\main_memory|altsyncram_component|auto_generated|q_a [24] & \main_memory|altsyncram_component|auto_generated|q_a [26])) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [27] & ((!\main_memory|altsyncram_component|auto_generated|q_a [26])))) # (!\main_memory|altsyncram_component|auto_generated|q_a [29])

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op~1 .lut_mask = 16'h4F3F;
defparam \main_processor|C1|ALU_op~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \main_processor|C1|ALU_op[1] (
// Equation(s):
// \main_processor|C1|ALU_op [1] = (\main_processor|R1|Enable_PD~q  & ((\main_processor|C1|ALU_op~1_combout ))) # (!\main_processor|R1|Enable_PD~q  & (\main_processor|C1|ALU_op [1]))

	.dataa(\main_processor|R1|Enable_PD~q ),
	.datab(gnd),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|C1|ALU_op~1_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ALU_op [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ALU_op[1] .lut_mask = 16'hFA50;
defparam \main_processor|C1|ALU_op[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux33~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux33~2_combout  = (!\main_processor|C1|ALU_op [1] & !\main_processor|C1|ALU_op [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|ALU_op [1]),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux33~2 .lut_mask = 16'h000F;
defparam \main_processor|Dpth|ALU|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux60~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux60~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M4|Out2[27]~27_combout ) # (\main_processor|Dpth|M5|Mux4~0_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M4|Out2[27]~27_combout  & \main_processor|Dpth|M5|Mux4~0_combout )))) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|Dpth|M4|Out2[27]~27_combout  $ (\main_processor|Dpth|M5|Mux4~0_combout ))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|M4|Out2[27]~27_combout ),
	.datad(\main_processor|Dpth|M5|Mux4~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux60~2 .lut_mask = 16'hADD0;
defparam \main_processor|Dpth|ALU|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux60~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux60~5_combout  = (\main_processor|C1|ALU_op [1] & (((\main_processor|Dpth|ALU|cOut [26])))) # (!\main_processor|C1|ALU_op [1] & ((\main_processor|C1|ALU_op [2] & (\main_processor|Dpth|M4|Out2[26]~26_combout )) # 
// (!\main_processor|C1|ALU_op [2] & ((\main_processor|Dpth|ALU|cOut [26])))))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|M4|Out2[26]~26_combout ),
	.datad(\main_processor|Dpth|ALU|cOut [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux60~5 .lut_mask = 16'hFB40;
defparam \main_processor|Dpth|ALU|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux60~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux60~3_combout  = (\main_processor|Dpth|ALU|Mux36~2_combout  & ((\main_processor|Dpth|ALU|Mux36~3_combout  & ((!\main_processor|Dpth|ALU|Mux60~5_combout ))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[28]~28_combout )))) # (!\main_processor|Dpth|ALU|Mux36~2_combout  & (((\main_processor|Dpth|ALU|Mux60~5_combout ))))

	.dataa(\main_processor|Dpth|M4|Out2[28]~28_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux60~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux60~3 .lut_mask = 16'h2EF0;
defparam \main_processor|Dpth|ALU|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux60~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux60~4_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux60~2_combout )) # (!\main_processor|Dpth|ALU|Mux33~2_combout  & (\main_processor|Dpth|ALU|Mux60~3_combout  $ 
// (((\main_processor|Dpth|ALU|Mux60~2_combout  & \main_processor|Dpth|ALU|Mux36~3_combout )))))

	.dataa(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux60~2_combout ),
	.datac(\main_processor|Dpth|ALU|Mux60~3_combout ),
	.datad(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux60~4 .lut_mask = 16'h9CD8;
defparam \main_processor|Dpth|ALU|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[27] (
// Equation(s):
// \main_processor|Dpth|ALU|result [27] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|result [27])) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux60~4_combout )))

	.dataa(\main_processor|Dpth|ALU|result [27]),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux60~4_combout ),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [27]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[27] .lut_mask = 16'hAAF0;
defparam \main_processor|Dpth|ALU|result[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~8 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~8_combout  = (!\main_processor|Dpth|ALU|result [27] & (!\main_processor|Dpth|ALU|result [24] & (!\main_processor|Dpth|ALU|result [25] & !\main_processor|Dpth|ALU|result [26])))

	.dataa(\main_processor|Dpth|ALU|result [27]),
	.datab(\main_processor|Dpth|ALU|result [24]),
	.datac(\main_processor|Dpth|ALU|result [25]),
	.datad(\main_processor|Dpth|ALU|result [26]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~8 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~5_combout  = (!\main_processor|Dpth|ALU|result [17] & (!\main_processor|Dpth|ALU|result [19] & (!\main_processor|Dpth|ALU|result [18] & !\main_processor|Dpth|ALU|result [16])))

	.dataa(\main_processor|Dpth|ALU|result [17]),
	.datab(\main_processor|Dpth|ALU|result [19]),
	.datac(\main_processor|Dpth|ALU|result [18]),
	.datad(\main_processor|Dpth|ALU|result [16]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~6 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~6_combout  = (!\main_processor|Dpth|ALU|result [21] & !\main_processor|Dpth|ALU|result [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|result [21]),
	.datad(\main_processor|Dpth|ALU|result [20]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~6 .lut_mask = 16'h000F;
defparam \main_processor|Dpth|ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~7 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~7_combout  = (\main_processor|Dpth|ALU|Equal0~5_combout  & (!\main_processor|Dpth|ALU|result [22] & (!\main_processor|Dpth|ALU|result [23] & \main_processor|Dpth|ALU|Equal0~6_combout )))

	.dataa(\main_processor|Dpth|ALU|Equal0~5_combout ),
	.datab(\main_processor|Dpth|ALU|result [22]),
	.datac(\main_processor|Dpth|ALU|result [23]),
	.datad(\main_processor|Dpth|ALU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~7 .lut_mask = 16'h0200;
defparam \main_processor|Dpth|ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~9 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~9_combout  = (!\main_processor|Dpth|ALU|result [28] & (!\main_processor|Dpth|ALU|result [30] & (!\main_processor|Dpth|ALU|result [31] & !\main_processor|Dpth|ALU|result [29])))

	.dataa(\main_processor|Dpth|ALU|result [28]),
	.datab(\main_processor|Dpth|ALU|result [30]),
	.datac(\main_processor|Dpth|ALU|result [31]),
	.datad(\main_processor|Dpth|ALU|result [29]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~9 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~3_combout  = (!\main_processor|Dpth|ALU|result [13] & (!\main_processor|Dpth|ALU|result [15] & (!\main_processor|Dpth|ALU|result [14] & !\main_processor|Dpth|ALU|result [12])))

	.dataa(\main_processor|Dpth|ALU|result [13]),
	.datab(\main_processor|Dpth|ALU|result [15]),
	.datac(\main_processor|Dpth|ALU|result [14]),
	.datad(\main_processor|Dpth|ALU|result [12]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~1 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~1_combout  = (!\main_processor|Dpth|ALU|result [6] & (!\main_processor|Dpth|ALU|result [7] & (!\main_processor|Dpth|ALU|result [4] & !\main_processor|Dpth|ALU|result [5])))

	.dataa(\main_processor|Dpth|ALU|result [6]),
	.datab(\main_processor|Dpth|ALU|result [7]),
	.datac(\main_processor|Dpth|ALU|result [4]),
	.datad(\main_processor|Dpth|ALU|result [5]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|M4|Out2[0]~0 (
// Equation(s):
// \main_processor|Dpth|M4|Out2[0]~0_combout  = (!\main_processor|C1|IM_MUX1~combout  & \main_processor|Dpth|A|Q32 [0])

	.dataa(\main_processor|C1|IM_MUX1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|A|Q32 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M4|Out2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M4|Out2[0]~0 .lut_mask = 16'h5500;
defparam \main_processor|Dpth|M4|Out2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux33~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux33~5_combout  = (\main_processor|C1|ALU_op [1] & ((\main_processor|Dpth|M5|Mux31~0_combout  $ (\main_processor|Dpth|M4|Out2[0]~0_combout )))) # (!\main_processor|C1|ALU_op [1] & (!\main_processor|C1|ALU_op [2] & 
// (\main_processor|Dpth|M5|Mux31~0_combout  & \main_processor|Dpth|M4|Out2[0]~0_combout )))

	.dataa(\main_processor|C1|ALU_op [2]),
	.datab(\main_processor|Dpth|M5|Mux31~0_combout ),
	.datac(\main_processor|Dpth|M4|Out2[0]~0_combout ),
	.datad(\main_processor|C1|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux33~5 .lut_mask = 16'h3C40;
defparam \main_processor|Dpth|ALU|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux33~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux33~3_combout  = (\main_processor|C1|ALU_op [2] & (((\main_processor|Dpth|M4|Out2[1]~1_combout )))) # (!\main_processor|C1|ALU_op [2] & ((\main_processor|Dpth|M5|Mux31~0_combout ) # ((\main_processor|Dpth|M4|Out2[0]~0_combout 
// ))))

	.dataa(\main_processor|Dpth|M5|Mux31~0_combout ),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|M4|Out2[0]~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[1]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux33~3 .lut_mask = 16'hFE32;
defparam \main_processor|Dpth|ALU|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux33~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux33~4_combout  = (\main_processor|Dpth|ALU|Mux33~5_combout ) # ((!\main_processor|C1|ALU_op [1] & (\main_processor|C1|ALU_op [0] & \main_processor|Dpth|ALU|Mux33~3_combout )))

	.dataa(\main_processor|C1|ALU_op [1]),
	.datab(\main_processor|C1|ALU_op [0]),
	.datac(\main_processor|Dpth|ALU|Mux33~5_combout ),
	.datad(\main_processor|Dpth|ALU|Mux33~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux33~4 .lut_mask = 16'hF4F0;
defparam \main_processor|Dpth|ALU|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[0] (
// Equation(s):
// \main_processor|Dpth|ALU|result [0] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [0]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux33~4_combout ))

	.dataa(\main_processor|Dpth|ALU|Mux33~4_combout ),
	.datab(gnd),
	.datac(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.datad(\main_processor|Dpth|ALU|result [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[0] .lut_mask = 16'hFA0A;
defparam \main_processor|Dpth|ALU|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \main_processor|Dpth|ALU|result~4 (
// Equation(s):
// \main_processor|Dpth|ALU|result~4_combout  = \main_processor|Dpth|M5|Mux30~0_combout  $ (\main_processor|Dpth|ALU|cOut [0] $ (((\main_processor|Dpth|A|Q32 [1] & !\main_processor|C1|IM_MUX1~combout ))))

	.dataa(\main_processor|Dpth|M5|Mux30~0_combout ),
	.datab(\main_processor|Dpth|A|Q32 [1]),
	.datac(\main_processor|Dpth|ALU|cOut [0]),
	.datad(\main_processor|C1|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result~4 .lut_mask = 16'h5A96;
defparam \main_processor|Dpth|ALU|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux34~3 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux34~3_combout  = (\main_processor|Dpth|ALU|Mux36~3_combout  & (((\main_processor|Dpth|ALU|Mux36~2_combout ) # (\main_processor|Dpth|ALU|result~4_combout )))) # (!\main_processor|Dpth|ALU|Mux36~3_combout  & 
// (\main_processor|Dpth|M4|Out2[0]~0_combout  & (!\main_processor|Dpth|ALU|Mux36~2_combout )))

	.dataa(\main_processor|Dpth|M4|Out2[0]~0_combout ),
	.datab(\main_processor|Dpth|ALU|Mux36~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|result~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux34~3 .lut_mask = 16'hCEC2;
defparam \main_processor|Dpth|ALU|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux34~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux34~4_combout  = (\main_processor|Dpth|ALU|Mux34~3_combout  & (((!\main_processor|Dpth|ALU|result~4_combout ) # (!\main_processor|Dpth|ALU|Mux36~2_combout )))) # (!\main_processor|Dpth|ALU|Mux34~3_combout  & 
// (\main_processor|Dpth|M4|Out2[2]~2_combout  & (\main_processor|Dpth|ALU|Mux36~2_combout )))

	.dataa(\main_processor|Dpth|M4|Out2[2]~2_combout ),
	.datab(\main_processor|Dpth|ALU|Mux34~3_combout ),
	.datac(\main_processor|Dpth|ALU|Mux36~2_combout ),
	.datad(\main_processor|Dpth|ALU|result~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux34~4 .lut_mask = 16'h2CEC;
defparam \main_processor|Dpth|ALU|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux34~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux34~2_combout  = (\main_processor|Dpth|ALU|Mux33~2_combout  & ((\main_processor|C1|ALU_op [0] & ((\main_processor|Dpth|M5|Mux30~0_combout ) # (\main_processor|Dpth|M4|Out2[1]~1_combout ))) # (!\main_processor|C1|ALU_op [0] & 
// (\main_processor|Dpth|M5|Mux30~0_combout  & \main_processor|Dpth|M4|Out2[1]~1_combout ))))

	.dataa(\main_processor|C1|ALU_op [0]),
	.datab(\main_processor|Dpth|ALU|Mux33~2_combout ),
	.datac(\main_processor|Dpth|M5|Mux30~0_combout ),
	.datad(\main_processor|Dpth|M4|Out2[1]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux34~2 .lut_mask = 16'hC880;
defparam \main_processor|Dpth|ALU|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux34~5 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux34~5_combout  = (\main_processor|Dpth|ALU|Mux34~2_combout ) # ((\main_processor|Dpth|ALU|Mux34~4_combout  & ((\main_processor|C1|ALU_op [1]) # (\main_processor|C1|ALU_op [2]))))

	.dataa(\main_processor|Dpth|ALU|Mux34~4_combout ),
	.datab(\main_processor|C1|ALU_op [1]),
	.datac(\main_processor|Dpth|ALU|Mux34~2_combout ),
	.datad(\main_processor|C1|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux34~5 .lut_mask = 16'hFAF8;
defparam \main_processor|Dpth|ALU|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|result[1] (
// Equation(s):
// \main_processor|Dpth|ALU|result [1] = (GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|result [1]))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|Mux34~5_combout ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ALU|Mux34~5_combout ),
	.datac(\main_processor|Dpth|ALU|result [1]),
	.datad(\main_processor|Dpth|ALU|Mux66~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|result [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|result[1] .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|ALU|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~0_combout  = (!\main_processor|Dpth|ALU|result [3] & (!\main_processor|Dpth|ALU|result [0] & (!\main_processor|Dpth|ALU|result [2] & !\main_processor|Dpth|ALU|result [1])))

	.dataa(\main_processor|Dpth|ALU|result [3]),
	.datab(\main_processor|Dpth|ALU|result [0]),
	.datac(\main_processor|Dpth|ALU|result [2]),
	.datad(\main_processor|Dpth|ALU|result [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~2 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~2_combout  = (!\main_processor|Dpth|ALU|result [11] & (!\main_processor|Dpth|ALU|result [9] & (!\main_processor|Dpth|ALU|result [8] & !\main_processor|Dpth|ALU|result [10])))

	.dataa(\main_processor|Dpth|ALU|result [11]),
	.datab(\main_processor|Dpth|ALU|result [9]),
	.datac(\main_processor|Dpth|ALU|result [8]),
	.datad(\main_processor|Dpth|ALU|result [10]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \main_processor|Dpth|ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~4 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~4_combout  = (\main_processor|Dpth|ALU|Equal0~3_combout  & (\main_processor|Dpth|ALU|Equal0~1_combout  & (\main_processor|Dpth|ALU|Equal0~0_combout  & \main_processor|Dpth|ALU|Equal0~2_combout )))

	.dataa(\main_processor|Dpth|ALU|Equal0~3_combout ),
	.datab(\main_processor|Dpth|ALU|Equal0~1_combout ),
	.datac(\main_processor|Dpth|ALU|Equal0~0_combout ),
	.datad(\main_processor|Dpth|ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \main_processor|Dpth|ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \main_processor|Dpth|ALU|Equal0~10 (
// Equation(s):
// \main_processor|Dpth|ALU|Equal0~10_combout  = (\main_processor|Dpth|ALU|Equal0~8_combout  & (\main_processor|Dpth|ALU|Equal0~7_combout  & (\main_processor|Dpth|ALU|Equal0~9_combout  & \main_processor|Dpth|ALU|Equal0~4_combout )))

	.dataa(\main_processor|Dpth|ALU|Equal0~8_combout ),
	.datab(\main_processor|Dpth|ALU|Equal0~7_combout ),
	.datac(\main_processor|Dpth|ALU|Equal0~9_combout ),
	.datad(\main_processor|Dpth|ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Equal0~10 .lut_mask = 16'h8000;
defparam \main_processor|Dpth|ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \main_processor|C1|clr_Z~0 (
// Equation(s):
// \main_processor|C1|clr_Z~0_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [26] & (\main_memory|altsyncram_component|auto_generated|q_a [27] & (!\main_memory|altsyncram_component|auto_generated|q_a [24] & 
// !\main_memory|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|C1|clr_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_Z~0 .lut_mask = 16'h0004;
defparam \main_processor|C1|clr_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \main_processor|C1|clr_Z~1 (
// Equation(s):
// \main_processor|C1|clr_Z~1_combout  = (\main_processor|C1|clr_C~0_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [28] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & \main_processor|C1|clr_Z~0_combout )))

	.dataa(\main_processor|C1|clr_C~0_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\main_processor|C1|clr_Z~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|clr_Z~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_Z~1 .lut_mask = 16'h8000;
defparam \main_processor|C1|clr_Z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \main_processor|C1|Mux6~0 (
// Equation(s):
// \main_processor|C1|Mux6~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [26] & ((\main_memory|altsyncram_component|auto_generated|q_a [25] & ((!\main_memory|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [25] & ((\main_memory|altsyncram_component|auto_generated|q_a [24]) # (\main_memory|altsyncram_component|auto_generated|q_a [27]))))) # (!\main_memory|altsyncram_component|auto_generated|q_a [26] & 
// (((\main_memory|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\main_processor|C1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|Mux6~0 .lut_mask = 16'h3FC8;
defparam \main_processor|C1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \main_processor|C1|ld_C~0 (
// Equation(s):
// \main_processor|C1|ld_C~0_combout  = (\main_processor|C1|clr_C~0_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [28] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & !\main_processor|C1|Mux6~0_combout )) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [28] & (!\main_memory|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datab(\main_processor|C1|clr_C~0_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\main_processor|C1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|ld_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|ld_C~0 .lut_mask = 16'h0484;
defparam \main_processor|C1|ld_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \main_processor|Dpth|Z|Q (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ALU|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_Z~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|Z|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|Z|Q .is_wysiwyg = "true";
defparam \main_processor|Dpth|Z|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|process_0~2 (
// Equation(s):
// \main_processor|Dpth|ProgCount|process_0~2_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [29] & (!\main_memory|altsyncram_component|auto_generated|q_a [30] & (!\main_memory|altsyncram_component|auto_generated|q_a [28] & 
// \main_memory|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|process_0~2 .lut_mask = 16'h0100;
defparam \main_processor|Dpth|ProgCount|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|process_0~1 (
// Equation(s):
// \main_processor|Dpth|ProgCount|process_0~1_combout  = (\main_processor|C1|ld_A~1_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [29] & (!\main_memory|altsyncram_component|auto_generated|q_a [28] & \main_processor|Dpth|Z|Q~q )) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [29] & (\main_memory|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_processor|C1|ld_A~1_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_processor|Dpth|Z|Q~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|process_0~1 .lut_mask = 16'h4840;
defparam \main_processor|Dpth|ProgCount|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|process_0~3 (
// Equation(s):
// \main_processor|Dpth|ProgCount|process_0~3_combout  = (\main_processor|C1|present_state.state_2~q  & ((\main_processor|Dpth|ProgCount|process_0~1_combout ) # ((!\main_processor|Dpth|Z|Q~q  & \main_processor|Dpth|ProgCount|process_0~2_combout ))))

	.dataa(\main_processor|Dpth|Z|Q~q ),
	.datab(\main_processor|C1|present_state.state_2~q ),
	.datac(\main_processor|Dpth|ProgCount|process_0~2_combout ),
	.datad(\main_processor|Dpth|ProgCount|process_0~1_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|process_0~3 .lut_mask = 16'hCC40;
defparam \main_processor|Dpth|ProgCount|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~32 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~32_combout  = ((!\main_processor|C1|present_state.state_1~q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )) # (!\main_processor|R1|Enable_PD~q )

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|R1|Enable_PD~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~32_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~32 .lut_mask = 16'h3377;
defparam \main_processor|Dpth|ProgCount|q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \main_processor|Dpth|ProgCount|q[2]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[2]~2_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[2]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[2]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux30~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux30~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [1]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [1]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux30~3 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|M6|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[1]~1 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[1]~1_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [1])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux30~2_combout ) # (\main_processor|Dpth|M6|Mux30~3_combout ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|IR|Q32 [1]),
	.datac(\main_processor|Dpth|M6|Mux30~2_combout ),
	.datad(\main_processor|Dpth|M6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[1]~1 .lut_mask = 16'hDDD8;
defparam \main_processor|Dpth|M2|Out2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \main_processor|Dpth|A|Q32[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[1]~1_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[1] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[1]~1 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[1]~1_combout  = (\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|B|Q32 [1]))) # (!\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|A|Q32 [1]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|A|Q32 [1]),
	.datac(\main_processor|Dpth|B|Q32 [1]),
	.datad(\main_processor|C1|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[1]~1 .lut_mask = 16'hF0CC;
defparam \main_processor|Dpth|M1|Out2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~7 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~7_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~7 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \main_processor|Dpth|D1|data_out[7] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[7] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux24~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux24~4_combout  = (\main_processor|Dpth|M6|Mux24~3_combout ) # ((\main_processor|Dpth|D1|data_out [7] & \main_processor|C1|DATA_Mux [0]))

	.dataa(gnd),
	.datab(\main_processor|Dpth|D1|data_out [7]),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux24~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux24~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \main_processor|Dpth|IR|Q32[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux24~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[7] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~6 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~6_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(gnd),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~6 .lut_mask = 16'h0A00;
defparam \main_processor|Dpth|D1|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \main_processor|Dpth|D1|data_out[6] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[6] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux25~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux25~4_combout  = (\main_processor|Dpth|M6|Mux25~3_combout ) # ((\main_processor|Dpth|D1|data_out [6] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [6]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux25~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux25~4 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \main_processor|Dpth|IR|Q32[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux25~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[6] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~5 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~5_combout  = (\main_processor|C1|en~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a5  & !\main_processor|C1|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\main_processor|C1|wen~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~5 .lut_mask = 16'h00C0;
defparam \main_processor|Dpth|D1|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \main_processor|Dpth|D1|data_out[5] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[5] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux26~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux26~4_combout  = (\main_processor|Dpth|M6|Mux26~3_combout ) # ((\main_processor|Dpth|D1|data_out [5] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [5]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux26~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux26~4 .lut_mask = 16'hFF88;
defparam \main_processor|Dpth|M6|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \main_processor|Dpth|IR|Q32[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux26~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[5] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~4 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~4_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~4 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \main_processor|Dpth|D1|data_out[4] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[4] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux27~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux27~4_combout  = (\main_processor|Dpth|M6|Mux27~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [4]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [4]),
	.datad(\main_processor|Dpth|M6|Mux27~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux27~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|IR|Q32[4]~feeder (
// Equation(s):
// \main_processor|Dpth|IR|Q32[4]~feeder_combout  = \main_processor|Dpth|M6|Mux27~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux27~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|IR|Q32[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[4]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|IR|Q32[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \main_processor|Dpth|IR|Q32[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|IR|Q32[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[4] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~3 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~3_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~3 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \main_processor|Dpth|D1|data_out[3] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[3] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux28~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux28~4_combout  = (\main_processor|Dpth|M6|Mux28~3_combout ) # ((\main_processor|Dpth|D1|data_out [3] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [3]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux28~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux28~4 .lut_mask = 16'hFF88;
defparam \main_processor|Dpth|M6|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \main_processor|Dpth|IR|Q32[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[3] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~2 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~2_combout  = (!\main_processor|C1|wen~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a2  & \main_processor|C1|en~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\main_processor|C1|en~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~2 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \main_processor|Dpth|D1|data_out[2] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[2] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux29~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux29~4_combout  = (\main_processor|Dpth|M6|Mux29~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [2]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [2]),
	.datad(\main_processor|Dpth|M6|Mux29~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux29~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \main_processor|Dpth|IR|Q32[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[2] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~1 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~1_combout  = (!\main_processor|C1|wen~q  & (\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a1  & \main_processor|C1|en~q ))

	.dataa(gnd),
	.datab(\main_processor|C1|wen~q ),
	.datac(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\main_processor|C1|en~q ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~1 .lut_mask = 16'h3000;
defparam \main_processor|Dpth|D1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \main_processor|Dpth|D1|data_out[1] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[1] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux30~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux30~4_combout  = (\main_processor|Dpth|M6|Mux30~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [1]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [1]),
	.datad(\main_processor|Dpth|M6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux30~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \main_processor|Dpth|IR|Q32[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux30~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[1] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[1]~1 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[1]~1_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~2_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [1]))

	.dataa(\main_processor|Dpth|IR|Q32 [1]),
	.datab(\main_processor|Dpth|ProgCount|Add0~2_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[1]~1 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \main_processor|Dpth|ProgCount|q[1]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[1]~1_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[1]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[1]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \main_processor|C1|clr_B~0 (
// Equation(s):
// \main_processor|C1|clr_B~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [26] & (!\main_memory|altsyncram_component|auto_generated|q_a [27] & (!\main_memory|altsyncram_component|auto_generated|q_a [24] & 
// \main_memory|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|C1|clr_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_B~0 .lut_mask = 16'h0200;
defparam \main_processor|C1|clr_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \main_processor|C1|clr_B~1 (
// Equation(s):
// \main_processor|C1|clr_B~1_combout  = (\main_processor|C1|clr_C~0_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [28] & (\main_memory|altsyncram_component|auto_generated|q_a [29] & \main_processor|C1|clr_B~0_combout )) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [28] & (!\main_memory|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datac(\main_processor|C1|clr_B~0_combout ),
	.datad(\main_processor|C1|clr_C~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|clr_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_B~1 .lut_mask = 16'h9100;
defparam \main_processor|C1|clr_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \main_processor|Dpth|B|Q32[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M2|Out2[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|C1|clr_B~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|C1|ld_B~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|B|Q32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|B|Q32[0] .is_wysiwyg = "true";
defparam \main_processor|Dpth|B|Q32[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \main_processor|Dpth|M1|Out2[0]~0 (
// Equation(s):
// \main_processor|Dpth|M1|Out2[0]~0_combout  = (\main_processor|C1|REG_Mux~combout  & (\main_processor|Dpth|B|Q32 [0])) # (!\main_processor|C1|REG_Mux~combout  & ((\main_processor|Dpth|A|Q32 [0])))

	.dataa(\main_processor|Dpth|B|Q32 [0]),
	.datab(gnd),
	.datac(\main_processor|C1|REG_Mux~combout ),
	.datad(\main_processor|Dpth|A|Q32 [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M1|Out2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M1|Out2[0]~0 .lut_mask = 16'hAFA0;
defparam \main_processor|Dpth|M1|Out2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~0 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~0_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\main_processor|C1|en~q ),
	.datab(\main_processor|C1|wen~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~0 .lut_mask = 16'h2200;
defparam \main_processor|Dpth|D1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \main_processor|Dpth|D1|data_out[0] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[0] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux31~3 (
// Equation(s):
// \main_processor|Dpth|M6|Mux31~3_combout  = (\main_processor|C1|DATA_Mux [0] & (((\main_processor|C1|DATA_Mux [1])))) # (!\main_processor|C1|DATA_Mux [0] & ((\main_processor|C1|DATA_Mux [1] & ((\main_processor|Dpth|ALU|result [0]))) # 
// (!\main_processor|C1|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|C1|DATA_Mux [1]),
	.datad(\main_processor|Dpth|ALU|result [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux31~3 .lut_mask = 16'hF2C2;
defparam \main_processor|Dpth|M6|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux31~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux31~4_combout  = (\main_processor|Dpth|M6|Mux31~3_combout ) # ((\main_processor|C1|DATA_Mux [0] & \main_processor|Dpth|D1|data_out [0]))

	.dataa(gnd),
	.datab(\main_processor|C1|DATA_Mux [0]),
	.datac(\main_processor|Dpth|D1|data_out [0]),
	.datad(\main_processor|Dpth|M6|Mux31~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux31~4 .lut_mask = 16'hFFC0;
defparam \main_processor|Dpth|M6|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|IR|Q32[0]~feeder (
// Equation(s):
// \main_processor|Dpth|IR|Q32[0]~feeder_combout  = \main_processor|Dpth|M6|Mux31~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|M6|Mux31~4_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|IR|Q32[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[0]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|Dpth|IR|Q32[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \main_processor|Dpth|IR|Q32[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|IR|Q32[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[0] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[0]~0 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[0]~0_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~0_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [0]))

	.dataa(\main_processor|Dpth|IR|Q32 [0]),
	.datab(\main_processor|Dpth|ProgCount|Add0~0_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[0]~0 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \main_processor|Dpth|ProgCount|q[0]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[0]~0_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[0]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[0]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \main_processor|C1|wen~1 (
// Equation(s):
// \main_processor|C1|wen~1_combout  = (\main_processor|C1|present_state.state_1~q  & (!\cpuClk~input_o  & (!\main_memory|altsyncram_component|auto_generated|q_a [30] & \main_memory|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\cpuClk~input_o ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\main_processor|C1|wen~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|wen~1 .lut_mask = 16'h0200;
defparam \main_processor|C1|wen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \main_processor|C1|process_2~1 (
// Equation(s):
// \main_processor|C1|process_2~1_combout  = (\main_processor|C1|present_state.state_1~q  & !\cpuClk~input_o )

	.dataa(gnd),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(\cpuClk~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|C1|process_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|process_2~1 .lut_mask = 16'h0C0C;
defparam \main_processor|C1|process_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \main_processor|C1|process_2~0 (
// Equation(s):
// \main_processor|C1|process_2~0_combout  = (\main_processor|C1|present_state.state_2~q  & \cpuClk~input_o )

	.dataa(gnd),
	.datab(\main_processor|C1|present_state.state_2~q ),
	.datac(gnd),
	.datad(\cpuClk~input_o ),
	.cin(gnd),
	.combout(\main_processor|C1|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|process_2~0 .lut_mask = 16'hCC00;
defparam \main_processor|C1|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \main_processor|C1|Mux22~0 (
// Equation(s):
// \main_processor|C1|Mux22~0_combout  = (!\main_memory|altsyncram_component|auto_generated|q_a [30] & (\main_memory|altsyncram_component|auto_generated|q_a [31] & (\main_memory|altsyncram_component|auto_generated|q_a [29] $ 
// (\main_memory|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\main_processor|C1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|Mux22~0 .lut_mask = 16'h1200;
defparam \main_processor|C1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \main_processor|C1|en~0 (
// Equation(s):
// \main_processor|C1|en~0_combout  = (\main_processor|C1|process_2~0_combout  & (((\main_processor|C1|Mux22~0_combout )))) # (!\main_processor|C1|process_2~0_combout  & (!\main_processor|C1|present_state.state_1~q  & (\main_processor|C1|en~q )))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|C1|process_2~0_combout ),
	.datad(\main_processor|C1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|en~0 .lut_mask = 16'hF404;
defparam \main_processor|C1|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \main_processor|C1|en~1 (
// Equation(s):
// \main_processor|C1|en~1_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [31] & (((!\main_processor|C1|process_2~1_combout  & \main_processor|C1|en~0_combout )))) # (!\main_memory|altsyncram_component|auto_generated|q_a [31] & 
// ((\main_processor|C1|wen~1_combout ) # ((!\main_processor|C1|process_2~1_combout  & \main_processor|C1|en~0_combout ))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datab(\main_processor|C1|wen~1_combout ),
	.datac(\main_processor|C1|process_2~1_combout ),
	.datad(\main_processor|C1|en~0_combout ),
	.cin(gnd),
	.combout(\main_processor|C1|en~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|en~1 .lut_mask = 16'h4F44;
defparam \main_processor|C1|en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \main_processor|C1|en (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|en~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|en .is_wysiwyg = "true";
defparam \main_processor|C1|en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \main_processor|Dpth|D1|data_out~14 (
// Equation(s):
// \main_processor|Dpth|D1|data_out~14_combout  = (\main_processor|C1|en~q  & (!\main_processor|C1|wen~q  & \main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(gnd),
	.datab(\main_processor|C1|en~q ),
	.datac(\main_processor|C1|wen~q ),
	.datad(\main_processor|Dpth|D1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\main_processor|Dpth|D1|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out~14 .lut_mask = 16'h0C00;
defparam \main_processor|Dpth|D1|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \main_processor|Dpth|D1|data_out[14] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|D1|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|D1|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|D1|data_out[14] .is_wysiwyg = "true";
defparam \main_processor|Dpth|D1|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux17~4 (
// Equation(s):
// \main_processor|Dpth|M6|Mux17~4_combout  = (\main_processor|Dpth|M6|Mux17~3_combout ) # ((\main_processor|Dpth|D1|data_out [14] & \main_processor|C1|DATA_Mux [0]))

	.dataa(\main_processor|Dpth|D1|data_out [14]),
	.datab(gnd),
	.datac(\main_processor|C1|DATA_Mux [0]),
	.datad(\main_processor|Dpth|M6|Mux17~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux17~4 .lut_mask = 16'hFFA0;
defparam \main_processor|Dpth|M6|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \main_processor|C1|Selector3~0 (
// Equation(s):
// \main_processor|C1|Selector3~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [31]) # (\main_processor|C1|present_state.state_2~q )

	.dataa(gnd),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datac(\main_processor|C1|present_state.state_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|C1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|Selector3~0 .lut_mask = 16'hFCFC;
defparam \main_processor|C1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \main_processor|C1|A_Mux (
// Equation(s):
// \main_processor|C1|A_Mux~combout  = (GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & ((!\main_processor|C1|Selector3~0_combout ))) # (!GLOBAL(\main_processor|R1|Enable_PD~clkctrl_outclk ) & (\main_processor|C1|A_Mux~combout ))

	.dataa(gnd),
	.datab(\main_processor|C1|A_Mux~combout ),
	.datac(\main_processor|C1|Selector3~0_combout ),
	.datad(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|C1|A_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|A_Mux .lut_mask = 16'h0FCC;
defparam \main_processor|C1|A_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|M6|Mux31~2 (
// Equation(s):
// \main_processor|Dpth|M6|Mux31~2_combout  = (\main_processor|Dpth|D1|data_out [0] & \main_processor|C1|DATA_Mux [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|D1|data_out [0]),
	.datad(\main_processor|C1|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|Dpth|M6|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M6|Mux31~2 .lut_mask = 16'hF000;
defparam \main_processor|Dpth|M6|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|M2|Out2[0]~0 (
// Equation(s):
// \main_processor|Dpth|M2|Out2[0]~0_combout  = (\main_processor|C1|A_Mux~combout  & (\main_processor|Dpth|IR|Q32 [0])) # (!\main_processor|C1|A_Mux~combout  & (((\main_processor|Dpth|M6|Mux31~2_combout ) # (\main_processor|Dpth|M6|Mux31~3_combout ))))

	.dataa(\main_processor|C1|A_Mux~combout ),
	.datab(\main_processor|Dpth|IR|Q32 [0]),
	.datac(\main_processor|Dpth|M6|Mux31~2_combout ),
	.datad(\main_processor|Dpth|M6|Mux31~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|M2|Out2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|M2|Out2[0]~0 .lut_mask = 16'hDDD8;
defparam \main_processor|Dpth|M2|Out2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \main_processor|Dpth|A|Q32[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M2|Out2[0]~0_combout ),
	.clrn(!\main_processor|C1|clr_A~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_A~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|A|Q32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|A|Q32[0] .is_wysiwyg = "true";
defparam \main_processor|Dpth|A|Q32[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|ALU|Mux31~0 (
// Equation(s):
// \main_processor|Dpth|ALU|Mux31~0_combout  = (\main_processor|Dpth|ALU|cOut [30] & ((\main_processor|Dpth|M4|Out2[31]~31_combout ) # (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux0~0_combout )))) # (!\main_processor|Dpth|ALU|cOut [30] & 
// (\main_processor|Dpth|M4|Out2[31]~31_combout  & (\main_processor|C1|ALU_op [2] $ (\main_processor|Dpth|M5|Mux0~0_combout ))))

	.dataa(\main_processor|Dpth|ALU|cOut [30]),
	.datab(\main_processor|C1|ALU_op [2]),
	.datac(\main_processor|Dpth|M4|Out2[31]~31_combout ),
	.datad(\main_processor|Dpth|M5|Mux0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|Mux31~0 .lut_mask = 16'hB2E8;
defparam \main_processor|Dpth|ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|ALU|cOut[31] (
// Equation(s):
// \main_processor|Dpth|ALU|cOut [31] = (GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & ((\main_processor|Dpth|ALU|Mux31~0_combout ))) # (!GLOBAL(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ) & (\main_processor|Dpth|ALU|cOut [31]))

	.dataa(\main_processor|Dpth|ALU|cOut [31]),
	.datab(\main_processor|Dpth|ALU|Mux31~0_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ALU|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ALU|cOut [31]),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ALU|cOut[31] .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ALU|cOut[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \main_processor|C1|clr_C~1 (
// Equation(s):
// \main_processor|C1|clr_C~1_combout  = (\main_processor|C1|clr_A~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [25])

	.dataa(gnd),
	.datab(\main_processor|C1|clr_A~1_combout ),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|C1|clr_C~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|clr_C~1 .lut_mask = 16'hCC00;
defparam \main_processor|C1|clr_C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \main_processor|Dpth|C|Q (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|ALU|cOut [31]),
	.clrn(!\main_processor|C1|clr_C~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|C1|ld_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|C|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|C|Q .is_wysiwyg = "true";
defparam \main_processor|Dpth|C|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \main_processor|Dpth|IR|Q32[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[16] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \main_processor|Dpth|IR|Q32[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[17] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \main_processor|Dpth|IR|Q32[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[18] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \main_processor|Dpth|IR|Q32[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[19] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \main_processor|Dpth|IR|Q32[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[20] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \main_processor|Dpth|IR|Q32[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[21] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \main_processor|Dpth|IR|Q32[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[22] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \main_processor|Dpth|IR|Q32[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[23] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \main_processor|Dpth|IR|Q32[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[24] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \main_processor|Dpth|IR|Q32[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[25] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \main_processor|Dpth|IR|Q32[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[26] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \main_processor|Dpth|IR|Q32[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[27] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \main_processor|Dpth|IR|Q32[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[28] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \main_processor|Dpth|IR|Q32[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[29] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \main_processor|Dpth|IR|Q32[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|Dpth|M6|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[30] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \main_processor|Dpth|IR|Q32[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|M6|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_processor|C1|ld_IR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|IR|Q32 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|IR|Q32[31] .is_wysiwyg = "true";
defparam \main_processor|Dpth|IR|Q32[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~12 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~12_combout  = (\main_processor|Dpth|ProgCount|q[6]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~11  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[6]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~11  & VCC))
// \main_processor|Dpth|ProgCount|Add0~13  = CARRY((\main_processor|Dpth|ProgCount|q[6]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~11 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~11 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~12_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~13 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~12 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[6]~6 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[6]~6_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~12_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [6])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~12_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [6]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[6]~6 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \main_processor|Dpth|ProgCount|q[6]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[6]~6_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[6]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[6]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~14 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~14_combout  = (\main_processor|Dpth|ProgCount|q[7]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~13 )) # (!\main_processor|Dpth|ProgCount|q[7]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~13 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~15  = CARRY((!\main_processor|Dpth|ProgCount|Add0~13 ) # (!\main_processor|Dpth|ProgCount|q[7]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~13 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~14_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~15 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~14 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[7]~7 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[7]~7_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~14_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [7])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~14_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [7]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[7]~7 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \main_processor|Dpth|ProgCount|q[7]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[7]~7_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[7]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[7]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~16 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~16_combout  = (\main_processor|Dpth|ProgCount|q[8]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~15  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[8]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~15  & VCC))
// \main_processor|Dpth|ProgCount|Add0~17  = CARRY((\main_processor|Dpth|ProgCount|q[8]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~15 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~15 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~16_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~17 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~16 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[8]~8 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[8]~8_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~16_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [8])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~16_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [8]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[8]~8 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \main_processor|Dpth|ProgCount|q[8]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[8]~8_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[8]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[8]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~18 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~18_combout  = (\main_processor|Dpth|ProgCount|q[9]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~17 )) # (!\main_processor|Dpth|ProgCount|q[9]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~17 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~19  = CARRY((!\main_processor|Dpth|ProgCount|Add0~17 ) # (!\main_processor|Dpth|ProgCount|q[9]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~17 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~18_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~19 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~18 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[9]~9 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[9]~9_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~18_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [9]))

	.dataa(\main_processor|Dpth|IR|Q32 [9]),
	.datab(\main_processor|Dpth|ProgCount|Add0~18_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[9]~9 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \main_processor|Dpth|ProgCount|q[9]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[9]~9_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[9]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[9]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~20 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~20_combout  = (\main_processor|Dpth|ProgCount|q[10]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~19  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[10]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~19  & VCC))
// \main_processor|Dpth|ProgCount|Add0~21  = CARRY((\main_processor|Dpth|ProgCount|q[10]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~19 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~19 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~20_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~21 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~20 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[10]~10 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[10]~10_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~20_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [10]))

	.dataa(\main_processor|Dpth|IR|Q32 [10]),
	.datab(\main_processor|Dpth|ProgCount|Add0~20_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[10]~10 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \main_processor|Dpth|ProgCount|q[10]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[10]~10_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[10]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[10]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~22 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~22_combout  = (\main_processor|Dpth|ProgCount|q[11]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~21 )) # (!\main_processor|Dpth|ProgCount|q[11]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~21 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~23  = CARRY((!\main_processor|Dpth|ProgCount|Add0~21 ) # (!\main_processor|Dpth|ProgCount|q[11]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~21 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~22_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~23 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~22 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[11]~11 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[11]~11_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~22_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [11]))

	.dataa(\main_processor|Dpth|IR|Q32 [11]),
	.datab(\main_processor|Dpth|ProgCount|Add0~22_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[11]~11 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \main_processor|Dpth|ProgCount|q[11]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[11]~11_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[11]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[11]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~24 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~24_combout  = (\main_processor|Dpth|ProgCount|q[12]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~23  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[12]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~23  & VCC))
// \main_processor|Dpth|ProgCount|Add0~25  = CARRY((\main_processor|Dpth|ProgCount|q[12]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~23 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~23 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~24_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~25 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~24 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[12]~12 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[12]~12_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~24_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [12]))

	.dataa(\main_processor|Dpth|IR|Q32 [12]),
	.datab(\main_processor|Dpth|ProgCount|Add0~24_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[12]~12 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \main_processor|Dpth|ProgCount|q[12]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[12]~12_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[12]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[12]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~26 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~26_combout  = (\main_processor|Dpth|ProgCount|q[13]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~25 )) # (!\main_processor|Dpth|ProgCount|q[13]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~25 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~27  = CARRY((!\main_processor|Dpth|ProgCount|Add0~25 ) # (!\main_processor|Dpth|ProgCount|q[13]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~25 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~26_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~27 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~26 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[13]~13 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[13]~13_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~26_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [13])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~26_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [13]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[13]~13 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \main_processor|Dpth|ProgCount|q[13]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[13]~13_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[13]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[13]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~28 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~28_combout  = (\main_processor|Dpth|ProgCount|q[14]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~27  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[14]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~27  & VCC))
// \main_processor|Dpth|ProgCount|Add0~29  = CARRY((\main_processor|Dpth|ProgCount|q[14]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~27 ))

	.dataa(\main_processor|Dpth|ProgCount|q[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~27 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~28_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~29 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~28 .lut_mask = 16'hA50A;
defparam \main_processor|Dpth|ProgCount|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[14]~14 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[14]~14_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|ProgCount|Add0~28_combout ))) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|IR|Q32 [14]))

	.dataa(\main_processor|Dpth|IR|Q32 [14]),
	.datab(\main_processor|Dpth|ProgCount|Add0~28_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[14]~14 .lut_mask = 16'hCCAA;
defparam \main_processor|Dpth|ProgCount|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \main_processor|Dpth|ProgCount|q[14]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[14]~14_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[14]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[14]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~30 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~30_combout  = (\main_processor|Dpth|ProgCount|q[15]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~29 )) # (!\main_processor|Dpth|ProgCount|q[15]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~29 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~31  = CARRY((!\main_processor|Dpth|ProgCount|Add0~29 ) # (!\main_processor|Dpth|ProgCount|q[15]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~29 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~30_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~31 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~30 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[15]~15 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[15]~15_combout  = (\main_processor|Dpth|ProgCount|process_0~0_combout  & (\main_processor|Dpth|ProgCount|Add0~30_combout )) # (!\main_processor|Dpth|ProgCount|process_0~0_combout  & ((\main_processor|Dpth|IR|Q32 [15])))

	.dataa(\main_processor|Dpth|ProgCount|Add0~30_combout ),
	.datab(\main_processor|Dpth|IR|Q32 [15]),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[15]~15 .lut_mask = 16'hAACC;
defparam \main_processor|Dpth|ProgCount|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \main_processor|Dpth|ProgCount|q[15]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[15]~15_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[15]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(\main_processor|Dpth|ProgCount|q~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[15]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~33 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~33_combout  = (\main_processor|Dpth|ProgCount|q[16]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|ProgCount|q[16]~reg0_q ),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~33_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~33 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ProgCount|q~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~32 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~32_combout  = (\main_processor|Dpth|ProgCount|q[16]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~31  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[16]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~31  & VCC))
// \main_processor|Dpth|ProgCount|Add0~33  = CARRY((\main_processor|Dpth|ProgCount|q[16]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~31 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~31 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~32_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~33 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~32 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[16]~16 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[16]~16_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~32_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~33_combout ))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|q~33_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~32_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[16]~16 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|ProgCount|q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \main_processor|Dpth|ProgCount|q[16]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[16]~16_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[16]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[16]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~34 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~34_combout  = (\main_processor|Dpth|ProgCount|q[17]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(\main_processor|Dpth|ProgCount|q[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~34_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~34 .lut_mask = 16'h00AA;
defparam \main_processor|Dpth|ProgCount|q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~34 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~34_combout  = (\main_processor|Dpth|ProgCount|q[17]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~33 )) # (!\main_processor|Dpth|ProgCount|q[17]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~33 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~35  = CARRY((!\main_processor|Dpth|ProgCount|Add0~33 ) # (!\main_processor|Dpth|ProgCount|q[17]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~33 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~34_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~35 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~34 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[17]~17 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[17]~17_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~34_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~34_combout ))

	.dataa(\main_processor|Dpth|ProgCount|q~34_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~34_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[17]~17 .lut_mask = 16'hEE22;
defparam \main_processor|Dpth|ProgCount|q[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \main_processor|Dpth|ProgCount|q[17]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[17]~17_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[17]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[17]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~36 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~36_combout  = (\main_processor|Dpth|ProgCount|q[18]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~35  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[18]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~35  & VCC))
// \main_processor|Dpth|ProgCount|Add0~37  = CARRY((\main_processor|Dpth|ProgCount|q[18]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~35 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~35 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~36_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~37 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~36 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~35 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~35_combout  = (\main_processor|Dpth|ProgCount|q[18]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|ProgCount|q[18]~reg0_q ),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~35_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~35 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ProgCount|q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[18]~18 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[18]~18_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~36_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~35_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~36_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~35_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[18]~18 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \main_processor|Dpth|ProgCount|q[18]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[18]~18_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[18]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[18]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~38 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~38_combout  = (\main_processor|Dpth|ProgCount|q[19]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~37 )) # (!\main_processor|Dpth|ProgCount|q[19]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~37 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~39  = CARRY((!\main_processor|Dpth|ProgCount|Add0~37 ) # (!\main_processor|Dpth|ProgCount|q[19]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~37 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~38_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~39 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~38 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~36 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~36_combout  = (\main_processor|Dpth|ProgCount|q[19]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|ProgCount|q[19]~reg0_q ),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~36_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~36 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ProgCount|q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[19]~19 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[19]~19_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~38_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~36_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~38_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~36_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[19]~19 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \main_processor|Dpth|ProgCount|q[19]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[19]~19_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[19]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[19]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~37 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~37_combout  = (\main_processor|Dpth|ProgCount|q[20]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(\main_processor|Dpth|ProgCount|q[20]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~37_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~37 .lut_mask = 16'h00AA;
defparam \main_processor|Dpth|ProgCount|q~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~40 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~40_combout  = (\main_processor|Dpth|ProgCount|q[20]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~39  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[20]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~39  & VCC))
// \main_processor|Dpth|ProgCount|Add0~41  = CARRY((\main_processor|Dpth|ProgCount|q[20]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~39 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~39 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~40_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~41 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~40 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[20]~20 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[20]~20_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~40_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~37_combout ))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|q~37_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~40_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[20]~20 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|ProgCount|q[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \main_processor|Dpth|ProgCount|q[20]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[20]~20_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[20]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[20]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~38 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~38_combout  = (\main_processor|Dpth|ProgCount|q[21]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[21]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~38_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~38 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~42 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~42_combout  = (\main_processor|Dpth|ProgCount|q[21]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~41 )) # (!\main_processor|Dpth|ProgCount|q[21]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~41 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~43  = CARRY((!\main_processor|Dpth|ProgCount|Add0~41 ) # (!\main_processor|Dpth|ProgCount|q[21]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~41 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~42_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~43 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~42 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[21]~21 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[21]~21_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~42_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~38_combout ))

	.dataa(\main_processor|Dpth|ProgCount|q~38_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~42_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[21]~21 .lut_mask = 16'hEE22;
defparam \main_processor|Dpth|ProgCount|q[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \main_processor|Dpth|ProgCount|q[21]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[21]~21_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[21]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[21]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~44 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~44_combout  = (\main_processor|Dpth|ProgCount|q[22]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~43  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[22]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~43  & VCC))
// \main_processor|Dpth|ProgCount|Add0~45  = CARRY((\main_processor|Dpth|ProgCount|q[22]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~43 ))

	.dataa(\main_processor|Dpth|ProgCount|q[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~43 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~44_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~45 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~44 .lut_mask = 16'hA50A;
defparam \main_processor|Dpth|ProgCount|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~39 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~39_combout  = (\main_processor|Dpth|ProgCount|q[22]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[22]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~39_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~39 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[22]~22 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[22]~22_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~44_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~39_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~44_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~39_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[22]~22 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \main_processor|Dpth|ProgCount|q[22]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[22]~22_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[22]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[22]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~46 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~46_combout  = (\main_processor|Dpth|ProgCount|q[23]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~45 )) # (!\main_processor|Dpth|ProgCount|q[23]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~45 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~47  = CARRY((!\main_processor|Dpth|ProgCount|Add0~45 ) # (!\main_processor|Dpth|ProgCount|q[23]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~45 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~46_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~47 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~46 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~40 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~40_combout  = (\main_processor|Dpth|ProgCount|q[23]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[23]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~40_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~40 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[23]~23 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[23]~23_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~46_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~40_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~46_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~40_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[23]~23 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \main_processor|Dpth|ProgCount|q[23]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[23]~23_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[23]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[23]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~48 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~48_combout  = (\main_processor|Dpth|ProgCount|q[24]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~47  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[24]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~47  & VCC))
// \main_processor|Dpth|ProgCount|Add0~49  = CARRY((\main_processor|Dpth|ProgCount|q[24]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~47 ))

	.dataa(\main_processor|Dpth|ProgCount|q[24]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~47 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~48_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~49 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~48 .lut_mask = 16'hA50A;
defparam \main_processor|Dpth|ProgCount|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~41 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~41_combout  = (\main_processor|Dpth|ProgCount|q[24]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[24]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~41 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[24]~24 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[24]~24_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~48_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~41_combout )))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|Add0~48_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~41_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[24]~24 .lut_mask = 16'hDD88;
defparam \main_processor|Dpth|ProgCount|q[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \main_processor|Dpth|ProgCount|q[24]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[24]~24_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[24]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[24]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~50 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~50_combout  = (\main_processor|Dpth|ProgCount|q[25]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~49 )) # (!\main_processor|Dpth|ProgCount|q[25]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~49 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~51  = CARRY((!\main_processor|Dpth|ProgCount|Add0~49 ) # (!\main_processor|Dpth|ProgCount|q[25]~reg0_q ))

	.dataa(\main_processor|Dpth|ProgCount|q[25]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~49 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~50_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~51 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~50 .lut_mask = 16'h5A5F;
defparam \main_processor|Dpth|ProgCount|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~42 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~42_combout  = (\main_processor|Dpth|ProgCount|q[25]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|Dpth|ProgCount|q[25]~reg0_q ),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~42_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~42 .lut_mask = 16'h00F0;
defparam \main_processor|Dpth|ProgCount|q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[25]~25 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[25]~25_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~50_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~42_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~50_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~42_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[25]~25 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \main_processor|Dpth|ProgCount|q[25]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[25]~25_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[25]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[25]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~43 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~43_combout  = (\main_processor|Dpth|ProgCount|q[26]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[26]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~43_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~43 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~52 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~52_combout  = (\main_processor|Dpth|ProgCount|q[26]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~51  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[26]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~51  & VCC))
// \main_processor|Dpth|ProgCount|Add0~53  = CARRY((\main_processor|Dpth|ProgCount|q[26]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~51 ))

	.dataa(\main_processor|Dpth|ProgCount|q[26]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~51 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~52_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~53 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~52 .lut_mask = 16'hA50A;
defparam \main_processor|Dpth|ProgCount|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[26]~26 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[26]~26_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~52_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~43_combout ))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|q~43_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~52_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[26]~26 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|ProgCount|q[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \main_processor|Dpth|ProgCount|q[26]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[26]~26_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[26]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[26]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~44 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~44_combout  = (\main_processor|Dpth|ProgCount|q[27]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[27]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~44_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~44 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~54 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~54_combout  = (\main_processor|Dpth|ProgCount|q[27]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~53 )) # (!\main_processor|Dpth|ProgCount|q[27]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~53 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~55  = CARRY((!\main_processor|Dpth|ProgCount|Add0~53 ) # (!\main_processor|Dpth|ProgCount|q[27]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[27]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~53 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~54_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~55 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~54 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[27]~27 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[27]~27_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~54_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~44_combout ))

	.dataa(\main_processor|Dpth|ProgCount|q~44_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~54_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[27]~27 .lut_mask = 16'hEE22;
defparam \main_processor|Dpth|ProgCount|q[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \main_processor|Dpth|ProgCount|q[27]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[27]~27_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[27]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[27]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~45 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~45_combout  = (\main_processor|Dpth|ProgCount|q[28]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[28]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~45_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~45 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~56 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~56_combout  = (\main_processor|Dpth|ProgCount|q[28]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~55  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[28]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~55  & VCC))
// \main_processor|Dpth|ProgCount|Add0~57  = CARRY((\main_processor|Dpth|ProgCount|q[28]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~55 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~55 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~56_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~57 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~56 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[28]~28 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[28]~28_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~56_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~45_combout ))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|q~45_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~56_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[28]~28 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|ProgCount|q[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \main_processor|Dpth|ProgCount|q[28]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[28]~28_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[28]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[28]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~58 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~58_combout  = (\main_processor|Dpth|ProgCount|q[29]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~57 )) # (!\main_processor|Dpth|ProgCount|q[29]~reg0_q  & ((\main_processor|Dpth|ProgCount|Add0~57 ) # (GND)))
// \main_processor|Dpth|ProgCount|Add0~59  = CARRY((!\main_processor|Dpth|ProgCount|Add0~57 ) # (!\main_processor|Dpth|ProgCount|q[29]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~57 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~58_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~59 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~58 .lut_mask = 16'h3C3F;
defparam \main_processor|Dpth|ProgCount|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~46 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~46_combout  = (\main_processor|Dpth|ProgCount|q[29]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[29]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~46_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~46 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[29]~29 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[29]~29_combout  = (\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|Add0~58_combout )) # (!\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|q~46_combout )))

	.dataa(\main_processor|Dpth|ProgCount|Add0~58_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q~46_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[29]~29 .lut_mask = 16'hBB88;
defparam \main_processor|Dpth|ProgCount|q[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \main_processor|Dpth|ProgCount|q[29]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[29]~29_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[29]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[29]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q~47 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q~47_combout  = (\main_processor|Dpth|ProgCount|q[30]~reg0_q  & !\main_processor|Dpth|ProgCount|process_0~3_combout )

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[30]~reg0_q ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q~47_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q~47 .lut_mask = 16'h00CC;
defparam \main_processor|Dpth|ProgCount|q~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~60 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~60_combout  = (\main_processor|Dpth|ProgCount|q[30]~reg0_q  & (\main_processor|Dpth|ProgCount|Add0~59  $ (GND))) # (!\main_processor|Dpth|ProgCount|q[30]~reg0_q  & (!\main_processor|Dpth|ProgCount|Add0~59  & VCC))
// \main_processor|Dpth|ProgCount|Add0~61  = CARRY((\main_processor|Dpth|ProgCount|q[30]~reg0_q  & !\main_processor|Dpth|ProgCount|Add0~59 ))

	.dataa(gnd),
	.datab(\main_processor|Dpth|ProgCount|q[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|Dpth|ProgCount|Add0~59 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~60_combout ),
	.cout(\main_processor|Dpth|ProgCount|Add0~61 ));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~60 .lut_mask = 16'hC30C;
defparam \main_processor|Dpth|ProgCount|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[30]~30 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[30]~30_combout  = (\main_processor|C1|present_state.state_1~q  & ((\main_processor|Dpth|ProgCount|Add0~60_combout ))) # (!\main_processor|C1|present_state.state_1~q  & (\main_processor|Dpth|ProgCount|q~47_combout ))

	.dataa(\main_processor|C1|present_state.state_1~q ),
	.datab(\main_processor|Dpth|ProgCount|q~47_combout ),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|Add0~60_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[30]~30 .lut_mask = 16'hEE44;
defparam \main_processor|Dpth|ProgCount|q[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \main_processor|Dpth|ProgCount|q[30]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[30]~30_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[30]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[30]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|Add0~62 (
// Equation(s):
// \main_processor|Dpth|ProgCount|Add0~62_combout  = \main_processor|Dpth|ProgCount|Add0~61  $ (\main_processor|Dpth|ProgCount|q[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|Dpth|ProgCount|q[31]~reg0_q ),
	.cin(\main_processor|Dpth|ProgCount|Add0~61 ),
	.combout(\main_processor|Dpth|ProgCount|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|Add0~62 .lut_mask = 16'h0FF0;
defparam \main_processor|Dpth|ProgCount|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \main_processor|Dpth|ProgCount|q[31]~31 (
// Equation(s):
// \main_processor|Dpth|ProgCount|q[31]~31_combout  = (\main_processor|C1|present_state.state_1~q  & (((\main_processor|Dpth|ProgCount|Add0~62_combout )))) # (!\main_processor|C1|present_state.state_1~q  & (!\main_processor|Dpth|ProgCount|process_0~3_combout 
//  & (\main_processor|Dpth|ProgCount|q[31]~reg0_q )))

	.dataa(\main_processor|Dpth|ProgCount|process_0~3_combout ),
	.datab(\main_processor|C1|present_state.state_1~q ),
	.datac(\main_processor|Dpth|ProgCount|q[31]~reg0_q ),
	.datad(\main_processor|Dpth|ProgCount|Add0~62_combout ),
	.cin(gnd),
	.combout(\main_processor|Dpth|ProgCount|q[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[31]~31 .lut_mask = 16'hDC10;
defparam \main_processor|Dpth|ProgCount|q[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \main_processor|Dpth|ProgCount|q[31]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|Dpth|ProgCount|q[31]~31_combout ),
	.asdata(\main_processor|Dpth|ProgCount|q[31]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\main_processor|R1|Clr_PC~q ),
	.sload(!\main_processor|R1|Enable_PD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|Dpth|ProgCount|q[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|Dpth|ProgCount|q[31]~reg0 .is_wysiwyg = "true";
defparam \main_processor|Dpth|ProgCount|q[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \main_processor|C1|T[0]~0 (
// Equation(s):
// \main_processor|C1|T[0]~0_combout  = !\main_processor|C1|present_state.state_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|C1|T[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|T[0]~0 .lut_mask = 16'h00FF;
defparam \main_processor|C1|T[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \main_processor|C1|T[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|C1|T[0]~0_combout ),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|T[0] .is_wysiwyg = "true";
defparam \main_processor|C1|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \main_processor|C1|T[1]~1 (
// Equation(s):
// \main_processor|C1|T[1]~1_combout  = !\main_processor|C1|present_state.state_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|C1|present_state.state_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|C1|T[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|T[1]~1 .lut_mask = 16'h0F0F;
defparam \main_processor|C1|T[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \main_processor|C1|T[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|T[1]~1_combout ),
	.asdata(vcc),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|T[1] .is_wysiwyg = "true";
defparam \main_processor|C1|T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \main_processor|C1|T[2]~feeder (
// Equation(s):
// \main_processor|C1|T[2]~feeder_combout  = \main_processor|C1|present_state.state_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|C1|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|C1|T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|C1|T[2]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|C1|T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \main_processor|C1|T[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|C1|T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\main_processor|R1|Enable_PD~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|C1|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|C1|T[2] .is_wysiwyg = "true";
defparam \main_processor|C1|T[2] .power_up = "low";
// synopsys translate_on

assign outA[0] = \outA[0]~output_o ;

assign outA[1] = \outA[1]~output_o ;

assign outA[2] = \outA[2]~output_o ;

assign outA[3] = \outA[3]~output_o ;

assign outA[4] = \outA[4]~output_o ;

assign outA[5] = \outA[5]~output_o ;

assign outA[6] = \outA[6]~output_o ;

assign outA[7] = \outA[7]~output_o ;

assign outA[8] = \outA[8]~output_o ;

assign outA[9] = \outA[9]~output_o ;

assign outA[10] = \outA[10]~output_o ;

assign outA[11] = \outA[11]~output_o ;

assign outA[12] = \outA[12]~output_o ;

assign outA[13] = \outA[13]~output_o ;

assign outA[14] = \outA[14]~output_o ;

assign outA[15] = \outA[15]~output_o ;

assign outA[16] = \outA[16]~output_o ;

assign outA[17] = \outA[17]~output_o ;

assign outA[18] = \outA[18]~output_o ;

assign outA[19] = \outA[19]~output_o ;

assign outA[20] = \outA[20]~output_o ;

assign outA[21] = \outA[21]~output_o ;

assign outA[22] = \outA[22]~output_o ;

assign outA[23] = \outA[23]~output_o ;

assign outA[24] = \outA[24]~output_o ;

assign outA[25] = \outA[25]~output_o ;

assign outA[26] = \outA[26]~output_o ;

assign outA[27] = \outA[27]~output_o ;

assign outA[28] = \outA[28]~output_o ;

assign outA[29] = \outA[29]~output_o ;

assign outA[30] = \outA[30]~output_o ;

assign outA[31] = \outA[31]~output_o ;

assign outB[0] = \outB[0]~output_o ;

assign outB[1] = \outB[1]~output_o ;

assign outB[2] = \outB[2]~output_o ;

assign outB[3] = \outB[3]~output_o ;

assign outB[4] = \outB[4]~output_o ;

assign outB[5] = \outB[5]~output_o ;

assign outB[6] = \outB[6]~output_o ;

assign outB[7] = \outB[7]~output_o ;

assign outB[8] = \outB[8]~output_o ;

assign outB[9] = \outB[9]~output_o ;

assign outB[10] = \outB[10]~output_o ;

assign outB[11] = \outB[11]~output_o ;

assign outB[12] = \outB[12]~output_o ;

assign outB[13] = \outB[13]~output_o ;

assign outB[14] = \outB[14]~output_o ;

assign outB[15] = \outB[15]~output_o ;

assign outB[16] = \outB[16]~output_o ;

assign outB[17] = \outB[17]~output_o ;

assign outB[18] = \outB[18]~output_o ;

assign outB[19] = \outB[19]~output_o ;

assign outB[20] = \outB[20]~output_o ;

assign outB[21] = \outB[21]~output_o ;

assign outB[22] = \outB[22]~output_o ;

assign outB[23] = \outB[23]~output_o ;

assign outB[24] = \outB[24]~output_o ;

assign outB[25] = \outB[25]~output_o ;

assign outB[26] = \outB[26]~output_o ;

assign outB[27] = \outB[27]~output_o ;

assign outB[28] = \outB[28]~output_o ;

assign outB[29] = \outB[29]~output_o ;

assign outB[30] = \outB[30]~output_o ;

assign outB[31] = \outB[31]~output_o ;

assign outC = \outC~output_o ;

assign outZ = \outZ~output_o ;

assign outIR[0] = \outIR[0]~output_o ;

assign outIR[1] = \outIR[1]~output_o ;

assign outIR[2] = \outIR[2]~output_o ;

assign outIR[3] = \outIR[3]~output_o ;

assign outIR[4] = \outIR[4]~output_o ;

assign outIR[5] = \outIR[5]~output_o ;

assign outIR[6] = \outIR[6]~output_o ;

assign outIR[7] = \outIR[7]~output_o ;

assign outIR[8] = \outIR[8]~output_o ;

assign outIR[9] = \outIR[9]~output_o ;

assign outIR[10] = \outIR[10]~output_o ;

assign outIR[11] = \outIR[11]~output_o ;

assign outIR[12] = \outIR[12]~output_o ;

assign outIR[13] = \outIR[13]~output_o ;

assign outIR[14] = \outIR[14]~output_o ;

assign outIR[15] = \outIR[15]~output_o ;

assign outIR[16] = \outIR[16]~output_o ;

assign outIR[17] = \outIR[17]~output_o ;

assign outIR[18] = \outIR[18]~output_o ;

assign outIR[19] = \outIR[19]~output_o ;

assign outIR[20] = \outIR[20]~output_o ;

assign outIR[21] = \outIR[21]~output_o ;

assign outIR[22] = \outIR[22]~output_o ;

assign outIR[23] = \outIR[23]~output_o ;

assign outIR[24] = \outIR[24]~output_o ;

assign outIR[25] = \outIR[25]~output_o ;

assign outIR[26] = \outIR[26]~output_o ;

assign outIR[27] = \outIR[27]~output_o ;

assign outIR[28] = \outIR[28]~output_o ;

assign outIR[29] = \outIR[29]~output_o ;

assign outIR[30] = \outIR[30]~output_o ;

assign outIR[31] = \outIR[31]~output_o ;

assign outPC[0] = \outPC[0]~output_o ;

assign outPC[1] = \outPC[1]~output_o ;

assign outPC[2] = \outPC[2]~output_o ;

assign outPC[3] = \outPC[3]~output_o ;

assign outPC[4] = \outPC[4]~output_o ;

assign outPC[5] = \outPC[5]~output_o ;

assign outPC[6] = \outPC[6]~output_o ;

assign outPC[7] = \outPC[7]~output_o ;

assign outPC[8] = \outPC[8]~output_o ;

assign outPC[9] = \outPC[9]~output_o ;

assign outPC[10] = \outPC[10]~output_o ;

assign outPC[11] = \outPC[11]~output_o ;

assign outPC[12] = \outPC[12]~output_o ;

assign outPC[13] = \outPC[13]~output_o ;

assign outPC[14] = \outPC[14]~output_o ;

assign outPC[15] = \outPC[15]~output_o ;

assign outPC[16] = \outPC[16]~output_o ;

assign outPC[17] = \outPC[17]~output_o ;

assign outPC[18] = \outPC[18]~output_o ;

assign outPC[19] = \outPC[19]~output_o ;

assign outPC[20] = \outPC[20]~output_o ;

assign outPC[21] = \outPC[21]~output_o ;

assign outPC[22] = \outPC[22]~output_o ;

assign outPC[23] = \outPC[23]~output_o ;

assign outPC[24] = \outPC[24]~output_o ;

assign outPC[25] = \outPC[25]~output_o ;

assign outPC[26] = \outPC[26]~output_o ;

assign outPC[27] = \outPC[27]~output_o ;

assign outPC[28] = \outPC[28]~output_o ;

assign outPC[29] = \outPC[29]~output_o ;

assign outPC[30] = \outPC[30]~output_o ;

assign outPC[31] = \outPC[31]~output_o ;

assign addrOut[0] = \addrOut[0]~output_o ;

assign addrOut[1] = \addrOut[1]~output_o ;

assign addrOut[2] = \addrOut[2]~output_o ;

assign addrOut[3] = \addrOut[3]~output_o ;

assign addrOut[4] = \addrOut[4]~output_o ;

assign addrOut[5] = \addrOut[5]~output_o ;

assign wEn = \wEn~output_o ;

assign memDataOut[0] = \memDataOut[0]~output_o ;

assign memDataOut[1] = \memDataOut[1]~output_o ;

assign memDataOut[2] = \memDataOut[2]~output_o ;

assign memDataOut[3] = \memDataOut[3]~output_o ;

assign memDataOut[4] = \memDataOut[4]~output_o ;

assign memDataOut[5] = \memDataOut[5]~output_o ;

assign memDataOut[6] = \memDataOut[6]~output_o ;

assign memDataOut[7] = \memDataOut[7]~output_o ;

assign memDataOut[8] = \memDataOut[8]~output_o ;

assign memDataOut[9] = \memDataOut[9]~output_o ;

assign memDataOut[10] = \memDataOut[10]~output_o ;

assign memDataOut[11] = \memDataOut[11]~output_o ;

assign memDataOut[12] = \memDataOut[12]~output_o ;

assign memDataOut[13] = \memDataOut[13]~output_o ;

assign memDataOut[14] = \memDataOut[14]~output_o ;

assign memDataOut[15] = \memDataOut[15]~output_o ;

assign memDataOut[16] = \memDataOut[16]~output_o ;

assign memDataOut[17] = \memDataOut[17]~output_o ;

assign memDataOut[18] = \memDataOut[18]~output_o ;

assign memDataOut[19] = \memDataOut[19]~output_o ;

assign memDataOut[20] = \memDataOut[20]~output_o ;

assign memDataOut[21] = \memDataOut[21]~output_o ;

assign memDataOut[22] = \memDataOut[22]~output_o ;

assign memDataOut[23] = \memDataOut[23]~output_o ;

assign memDataOut[24] = \memDataOut[24]~output_o ;

assign memDataOut[25] = \memDataOut[25]~output_o ;

assign memDataOut[26] = \memDataOut[26]~output_o ;

assign memDataOut[27] = \memDataOut[27]~output_o ;

assign memDataOut[28] = \memDataOut[28]~output_o ;

assign memDataOut[29] = \memDataOut[29]~output_o ;

assign memDataOut[30] = \memDataOut[30]~output_o ;

assign memDataOut[31] = \memDataOut[31]~output_o ;

assign memDataIn[0] = \memDataIn[0]~output_o ;

assign memDataIn[1] = \memDataIn[1]~output_o ;

assign memDataIn[2] = \memDataIn[2]~output_o ;

assign memDataIn[3] = \memDataIn[3]~output_o ;

assign memDataIn[4] = \memDataIn[4]~output_o ;

assign memDataIn[5] = \memDataIn[5]~output_o ;

assign memDataIn[6] = \memDataIn[6]~output_o ;

assign memDataIn[7] = \memDataIn[7]~output_o ;

assign memDataIn[8] = \memDataIn[8]~output_o ;

assign memDataIn[9] = \memDataIn[9]~output_o ;

assign memDataIn[10] = \memDataIn[10]~output_o ;

assign memDataIn[11] = \memDataIn[11]~output_o ;

assign memDataIn[12] = \memDataIn[12]~output_o ;

assign memDataIn[13] = \memDataIn[13]~output_o ;

assign memDataIn[14] = \memDataIn[14]~output_o ;

assign memDataIn[15] = \memDataIn[15]~output_o ;

assign memDataIn[16] = \memDataIn[16]~output_o ;

assign memDataIn[17] = \memDataIn[17]~output_o ;

assign memDataIn[18] = \memDataIn[18]~output_o ;

assign memDataIn[19] = \memDataIn[19]~output_o ;

assign memDataIn[20] = \memDataIn[20]~output_o ;

assign memDataIn[21] = \memDataIn[21]~output_o ;

assign memDataIn[22] = \memDataIn[22]~output_o ;

assign memDataIn[23] = \memDataIn[23]~output_o ;

assign memDataIn[24] = \memDataIn[24]~output_o ;

assign memDataIn[25] = \memDataIn[25]~output_o ;

assign memDataIn[26] = \memDataIn[26]~output_o ;

assign memDataIn[27] = \memDataIn[27]~output_o ;

assign memDataIn[28] = \memDataIn[28]~output_o ;

assign memDataIn[29] = \memDataIn[29]~output_o ;

assign memDataIn[30] = \memDataIn[30]~output_o ;

assign memDataIn[31] = \memDataIn[31]~output_o ;

assign T_Info[0] = \T_Info[0]~output_o ;

assign T_Info[1] = \T_Info[1]~output_o ;

assign T_Info[2] = \T_Info[2]~output_o ;

assign wen_mem = \wen_mem~output_o ;

assign en_mem = \en_mem~output_o ;

endmodule
