 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 15:29:42 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 22 23:48:34 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 23 00:01:50 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 23 00:45:49 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Oct  6 13:49:59 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C452' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C453' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C454' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C455' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C480' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C483' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Oct  6 15:42:05 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Oct 10 10:07:03 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Oct 10 10:09:54 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    24
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C375' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C377' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C147' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Full', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_Empty', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_prescalar_width6_bit_width_count3', cell 'C220' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', port 'busyFall' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'r_inc' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'empty' is not connected to any nets. (LINT-28)
Warning: In design 'Ram', port 'rclk' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_Empty', port 'w_inc' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_prescalar_WIDTH6_scaler6', port 'prescalar[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_edge_width6_scaler_width6_data_width8', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6', output port 'dat_samp_en' is connected directly to output port 'enable'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'custom_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
