#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar  9 16:42:40 2022
# Process ID: 155420
# Current directory: C:/Users/user/Documents/GitHub/Tut-5/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent154112 C:\Users\user\Documents\GitHub\Tut-5\myProject1\myProject1.xpr
# Log file: C:/Users/user/Documents/GitHub/Tut-5/myProject1/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/Tut-5/myProject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/VIPIN/Desktop/zynet-master/zynet-master/sample/myProject1' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/p_user_files', nor could it be found using path 'C:/Users/VIPIN/Desktop/zynet-master/zynet-master/sample/myProject1/p_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'myProject1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Wed Mar  9 16:43:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
[Wed Mar  9 16:43:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_25.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,weightIntWidth=...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,weig...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,wei...
Compiling module xil_defaultlib.Layer_1(sigmoidSize=5)
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,layerNum=2,...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,layer...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,layer...
Compiling module xil_defaultlib.maxFinder
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  9 16:46:34 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1452.922 ; gain = 0.000
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 0007
2. Accuracy: 100.000000, Detected number: 2, Expected: 0002
3. Accuracy: 100.000000, Detected number: 1, Expected: 0001
4. Accuracy: 100.000000, Detected number: 0, Expected: 0000
5. Accuracy: 100.000000, Detected number: 4, Expected: 0004
6. Accuracy: 100.000000, Detected number: 1, Expected: 0001
7. Accuracy: 100.000000, Detected number: 4, Expected: 0004
8. Accuracy: 100.000000, Detected number: 9, Expected: 0009
9. Accuracy: 88.888889, Detected number: 6, Expected: 0005
10. Accuracy: 90.000000, Detected number: 9, Expected: 0009
11. Accuracy: 90.909091, Detected number: 0, Expected: 0000
12. Accuracy: 91.666667, Detected number: 6, Expected: 0006
13. Accuracy: 92.307692, Detected number: 9, Expected: 0009
14. Accuracy: 92.857143, Detected number: 0, Expected: 0000
15. Accuracy: 86.666667, Detected number: 8, Expected: 0001
16. Accuracy: 87.500000, Detected number: 5, Expected: 0005
17. Accuracy: 88.235294, Detected number: 9, Expected: 0009
18. Accuracy: 88.888889, Detected number: 7, Expected: 0007
19. Accuracy: 89.473684, Detected number: 3, Expected: 0003
20. Accuracy: 90.000000, Detected number: 4, Expected: 0004
21. Accuracy: 90.476190, Detected number: 9, Expected: 0009
22. Accuracy: 90.909091, Detected number: 6, Expected: 0006
23. Accuracy: 91.304348, Detected number: 6, Expected: 0006
24. Accuracy: 91.666667, Detected number: 5, Expected: 0005
25. Accuracy: 92.000000, Detected number: 4, Expected: 0004
26. Accuracy: 92.307692, Detected number: 0, Expected: 0000
27. Accuracy: 92.592593, Detected number: 7, Expected: 0007
28. Accuracy: 92.857143, Detected number: 4, Expected: 0004
29. Accuracy: 93.103448, Detected number: 0, Expected: 0000
30. Accuracy: 93.333333, Detected number: 1, Expected: 0001
31. Accuracy: 93.548387, Detected number: 3, Expected: 0003
32. Accuracy: 93.750000, Detected number: 1, Expected: 0001
33. Accuracy: 93.939394, Detected number: 3, Expected: 0003
34. Accuracy: 94.117647, Detected number: 4, Expected: 0004
35. Accuracy: 94.285714, Detected number: 7, Expected: 0007
36. Accuracy: 94.444444, Detected number: 2, Expected: 0002
37. Accuracy: 94.594595, Detected number: 7, Expected: 0007
38. Accuracy: 94.736842, Detected number: 1, Expected: 0001
39. Accuracy: 94.871795, Detected number: 2, Expected: 0002
40. Accuracy: 92.500000, Detected number: 8, Expected: 0001
41. Accuracy: 92.682927, Detected number: 1, Expected: 0001
42. Accuracy: 92.857143, Detected number: 7, Expected: 0007
43. Accuracy: 93.023256, Detected number: 4, Expected: 0004
44. Accuracy: 93.181818, Detected number: 2, Expected: 0002
45. Accuracy: 93.333333, Detected number: 3, Expected: 0003
46. Accuracy: 93.478261, Detected number: 5, Expected: 0005
47. Accuracy: 91.489362, Detected number: 3, Expected: 0001
48. Accuracy: 91.666667, Detected number: 2, Expected: 0002
49. Accuracy: 91.836735, Detected number: 4, Expected: 0004
50. Accuracy: 92.000000, Detected number: 4, Expected: 0004
51. Accuracy: 92.156863, Detected number: 6, Expected: 0006
52. Accuracy: 92.307692, Detected number: 3, Expected: 0003
53. Accuracy: 92.452830, Detected number: 5, Expected: 0005
54. Accuracy: 92.592593, Detected number: 5, Expected: 0005
55. Accuracy: 92.727273, Detected number: 6, Expected: 0006
56. Accuracy: 92.857143, Detected number: 0, Expected: 0000
57. Accuracy: 92.982456, Detected number: 4, Expected: 0004
58. Accuracy: 93.103448, Detected number: 1, Expected: 0001
59. Accuracy: 93.220339, Detected number: 9, Expected: 0009
60. Accuracy: 93.333333, Detected number: 5, Expected: 0005
61. Accuracy: 91.803279, Detected number: 9, Expected: 0007
62. Accuracy: 91.935484, Detected number: 8, Expected: 0008
63. Accuracy: 92.063492, Detected number: 9, Expected: 0009
64. Accuracy: 92.187500, Detected number: 3, Expected: 0003
65. Accuracy: 90.769231, Detected number: 3, Expected: 0007
66. Accuracy: 90.909091, Detected number: 4, Expected: 0004
67. Accuracy: 91.044776, Detected number: 6, Expected: 0006
68. Accuracy: 91.176471, Detected number: 4, Expected: 0004
69. Accuracy: 91.304348, Detected number: 3, Expected: 0003
70. Accuracy: 91.428571, Detected number: 0, Expected: 0000
71. Accuracy: 91.549296, Detected number: 7, Expected: 0007
72. Accuracy: 91.666667, Detected number: 0, Expected: 0000
73. Accuracy: 91.780822, Detected number: 2, Expected: 0002
74. Accuracy: 91.891892, Detected number: 9, Expected: 0009
75. Accuracy: 92.000000, Detected number: 1, Expected: 0001
76. Accuracy: 90.789474, Detected number: 9, Expected: 0007
77. Accuracy: 90.909091, Detected number: 3, Expected: 0003
78. Accuracy: 91.025641, Detected number: 2, Expected: 0002
79. Accuracy: 91.139241, Detected number: 9, Expected: 0009
80. Accuracy: 91.250000, Detected number: 7, Expected: 0007
81. Accuracy: 91.358025, Detected number: 7, Expected: 0007
82. Accuracy: 91.463415, Detected number: 6, Expected: 0006
83. Accuracy: 91.566265, Detected number: 2, Expected: 0002
84. Accuracy: 91.666667, Detected number: 7, Expected: 0007
85. Accuracy: 91.764706, Detected number: 8, Expected: 0008
86. Accuracy: 91.860465, Detected number: 4, Expected: 0004
87. Accuracy: 91.954023, Detected number: 7, Expected: 0007
88. Accuracy: 92.045455, Detected number: 3, Expected: 0003
89. Accuracy: 92.134831, Detected number: 6, Expected: 0006
90. Accuracy: 92.222222, Detected number: 1, Expected: 0001
91. Accuracy: 92.307692, Detected number: 3, Expected: 0003
92. Accuracy: 92.391304, Detected number: 6, Expected: 0006
93. Accuracy: 92.473118, Detected number: 9, Expected: 0009
94. Accuracy: 92.553191, Detected number: 3, Expected: 0003
95. Accuracy: 91.578947, Detected number: 8, Expected: 0001
96. Accuracy: 91.666667, Detected number: 4, Expected: 0004
97. Accuracy: 91.752577, Detected number: 1, Expected: 0001
98. Accuracy: 90.816327, Detected number: 9, Expected: 0007
99. Accuracy: 90.909091, Detected number: 6, Expected: 0006
100. Accuracy: 91.000000, Detected number: 9, Expected: 0009
Accuracy: 91.000000
$stop called at time : 900235 ns : File "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1452.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.922 ; gain = 0.000
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 0007
2. Accuracy: 100.000000, Detected number: 2, Expected: 0002
3. Accuracy: 100.000000, Detected number: 1, Expected: 0001
4. Accuracy: 100.000000, Detected number: 0, Expected: 0000
5. Accuracy: 100.000000, Detected number: 4, Expected: 0004
6. Accuracy: 100.000000, Detected number: 1, Expected: 0001
7. Accuracy: 100.000000, Detected number: 4, Expected: 0004
8. Accuracy: 100.000000, Detected number: 9, Expected: 0009
9. Accuracy: 88.888889, Detected number: 6, Expected: 0005
10. Accuracy: 90.000000, Detected number: 9, Expected: 0009
11. Accuracy: 90.909091, Detected number: 0, Expected: 0000
12. Accuracy: 91.666667, Detected number: 6, Expected: 0006
13. Accuracy: 92.307692, Detected number: 9, Expected: 0009
14. Accuracy: 92.857143, Detected number: 0, Expected: 0000
15. Accuracy: 86.666667, Detected number: 8, Expected: 0001
16. Accuracy: 87.500000, Detected number: 5, Expected: 0005
17. Accuracy: 88.235294, Detected number: 9, Expected: 0009
18. Accuracy: 88.888889, Detected number: 7, Expected: 0007
19. Accuracy: 89.473684, Detected number: 3, Expected: 0003
20. Accuracy: 90.000000, Detected number: 4, Expected: 0004
21. Accuracy: 90.476190, Detected number: 9, Expected: 0009
22. Accuracy: 90.909091, Detected number: 6, Expected: 0006
23. Accuracy: 91.304348, Detected number: 6, Expected: 0006
24. Accuracy: 91.666667, Detected number: 5, Expected: 0005
25. Accuracy: 92.000000, Detected number: 4, Expected: 0004
26. Accuracy: 92.307692, Detected number: 0, Expected: 0000
27. Accuracy: 92.592593, Detected number: 7, Expected: 0007
28. Accuracy: 92.857143, Detected number: 4, Expected: 0004
29. Accuracy: 93.103448, Detected number: 0, Expected: 0000
30. Accuracy: 93.333333, Detected number: 1, Expected: 0001
31. Accuracy: 93.548387, Detected number: 3, Expected: 0003
32. Accuracy: 93.750000, Detected number: 1, Expected: 0001
33. Accuracy: 93.939394, Detected number: 3, Expected: 0003
34. Accuracy: 94.117647, Detected number: 4, Expected: 0004
35. Accuracy: 94.285714, Detected number: 7, Expected: 0007
36. Accuracy: 94.444444, Detected number: 2, Expected: 0002
37. Accuracy: 94.594595, Detected number: 7, Expected: 0007
38. Accuracy: 94.736842, Detected number: 1, Expected: 0001
39. Accuracy: 94.871795, Detected number: 2, Expected: 0002
40. Accuracy: 92.500000, Detected number: 8, Expected: 0001
41. Accuracy: 92.682927, Detected number: 1, Expected: 0001
42. Accuracy: 92.857143, Detected number: 7, Expected: 0007
43. Accuracy: 93.023256, Detected number: 4, Expected: 0004
44. Accuracy: 93.181818, Detected number: 2, Expected: 0002
45. Accuracy: 93.333333, Detected number: 3, Expected: 0003
46. Accuracy: 93.478261, Detected number: 5, Expected: 0005
47. Accuracy: 91.489362, Detected number: 3, Expected: 0001
48. Accuracy: 91.666667, Detected number: 2, Expected: 0002
49. Accuracy: 91.836735, Detected number: 4, Expected: 0004
50. Accuracy: 92.000000, Detected number: 4, Expected: 0004
51. Accuracy: 92.156863, Detected number: 6, Expected: 0006
52. Accuracy: 92.307692, Detected number: 3, Expected: 0003
53. Accuracy: 92.452830, Detected number: 5, Expected: 0005
54. Accuracy: 92.592593, Detected number: 5, Expected: 0005
55. Accuracy: 92.727273, Detected number: 6, Expected: 0006
56. Accuracy: 92.857143, Detected number: 0, Expected: 0000
57. Accuracy: 92.982456, Detected number: 4, Expected: 0004
58. Accuracy: 93.103448, Detected number: 1, Expected: 0001
59. Accuracy: 93.220339, Detected number: 9, Expected: 0009
60. Accuracy: 93.333333, Detected number: 5, Expected: 0005
61. Accuracy: 91.803279, Detected number: 9, Expected: 0007
62. Accuracy: 91.935484, Detected number: 8, Expected: 0008
63. Accuracy: 92.063492, Detected number: 9, Expected: 0009
64. Accuracy: 92.187500, Detected number: 3, Expected: 0003
65. Accuracy: 90.769231, Detected number: 3, Expected: 0007
66. Accuracy: 90.909091, Detected number: 4, Expected: 0004
67. Accuracy: 91.044776, Detected number: 6, Expected: 0006
68. Accuracy: 91.176471, Detected number: 4, Expected: 0004
69. Accuracy: 91.304348, Detected number: 3, Expected: 0003
70. Accuracy: 91.428571, Detected number: 0, Expected: 0000
71. Accuracy: 91.549296, Detected number: 7, Expected: 0007
72. Accuracy: 91.666667, Detected number: 0, Expected: 0000
73. Accuracy: 91.780822, Detected number: 2, Expected: 0002
74. Accuracy: 91.891892, Detected number: 9, Expected: 0009
75. Accuracy: 92.000000, Detected number: 1, Expected: 0001
76. Accuracy: 90.789474, Detected number: 9, Expected: 0007
77. Accuracy: 90.909091, Detected number: 3, Expected: 0003
78. Accuracy: 91.025641, Detected number: 2, Expected: 0002
79. Accuracy: 91.139241, Detected number: 9, Expected: 0009
80. Accuracy: 91.250000, Detected number: 7, Expected: 0007
81. Accuracy: 91.358025, Detected number: 7, Expected: 0007
82. Accuracy: 91.463415, Detected number: 6, Expected: 0006
83. Accuracy: 91.566265, Detected number: 2, Expected: 0002
84. Accuracy: 91.666667, Detected number: 7, Expected: 0007
85. Accuracy: 91.764706, Detected number: 8, Expected: 0008
86. Accuracy: 91.860465, Detected number: 4, Expected: 0004
87. Accuracy: 91.954023, Detected number: 7, Expected: 0007
88. Accuracy: 92.045455, Detected number: 3, Expected: 0003
89. Accuracy: 92.134831, Detected number: 6, Expected: 0006
90. Accuracy: 92.222222, Detected number: 1, Expected: 0001
91. Accuracy: 92.307692, Detected number: 3, Expected: 0003
92. Accuracy: 92.391304, Detected number: 6, Expected: 0006
93. Accuracy: 92.473118, Detected number: 9, Expected: 0009
94. Accuracy: 92.553191, Detected number: 3, Expected: 0003
95. Accuracy: 91.578947, Detected number: 8, Expected: 0001
96. Accuracy: 91.666667, Detected number: 4, Expected: 0004
97. Accuracy: 91.752577, Detected number: 1, Expected: 0001
98. Accuracy: 90.816327, Detected number: 9, Expected: 0007
99. Accuracy: 90.909091, Detected number: 6, Expected: 0006
100. Accuracy: 91.000000, Detected number: 9, Expected: 0009
Accuracy: 91.000000
$stop called at time : 900235 ns : File "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1452.922 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: zyNet
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-2507] parameter declaration becomes local in neuron with formal parameter declaration list [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1634.406 ; gain = 181.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zyNet' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:389]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (1#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/relu.v:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (2#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/relu.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (3#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_16.mif - type: string 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_16.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_16.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized15' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_17.mif - type: string 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_17.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_17.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized16' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_18.mif - type: string 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_18.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_18.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized17' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_19.mif - type: string 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_19.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_19.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized18' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_20.mif - type: string 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_20.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_20.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized19' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized20' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_21.mif - type: string 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_21.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized20' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_21.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized20' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized20' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized20' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized21' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_22.mif - type: string 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_22.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized21' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_22.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized21' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized21' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized21' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized22' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_23.mif - type: string 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_23.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized22' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_23.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized22' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized22' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized22' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized23' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_24.mif - type: string 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_24.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized23' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_24.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized23' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized23' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized23' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized24' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_25.mif - type: string 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_25.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized24' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_25.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized24' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized24' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized24' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized25' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_26.mif - type: string 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_26.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized25' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_26.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized25' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized25' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized25' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized26' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_27.mif - type: string 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_27.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized26' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_27.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized26' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized26' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized26' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized27' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_28.mif - type: string 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_28.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized27' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (4#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized43' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized43' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized44' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized44' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized44' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized45' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized45' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized45' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized45' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized46' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized46' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized46' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized47' (5#1) [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_19.mif' is read successfully [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_20.mif - type: string 
	Parameter weightFile bound to: w_2_20.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_20.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_21.mif - type: string 
	Parameter weightFile bound to: w_2_21.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_21.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_22.mif - type: string 
	Parameter weightFile bound to: w_2_22.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_22.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_23.mif - type: string 
	Parameter weightFile bound to: w_2_23.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_23.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_24.mif - type: string 
	Parameter weightFile bound to: w_2_24.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_24.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_25.mif - type: string 
	Parameter weightFile bound to: w_2_25.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_25.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_26.mif - type: string 
	Parameter weightFile bound to: w_2_26.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_26.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_27.mif - type: string 
	Parameter weightFile bound to: w_2_27.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_27.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_28.mif - type: string 
	Parameter weightFile bound to: w_2_28.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_28.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_29.mif - type: string 
	Parameter weightFile bound to: w_2_29.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_29.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized59' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized60' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized61' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized62' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized63' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized64' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized65' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized66' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized67' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized68' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 4 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_0.mif - type: string 
	Parameter weightFile bound to: w_4_0.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_0.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized69' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_1.mif - type: string 
	Parameter weightFile bound to: w_4_1.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_1.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized70' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_2.mif - type: string 
	Parameter weightFile bound to: w_4_2.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_2.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized71' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_3.mif - type: string 
	Parameter weightFile bound to: w_4_3.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_3.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized72' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_4.mif - type: string 
	Parameter weightFile bound to: w_4_4.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_4.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized73' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_5.mif - type: string 
	Parameter weightFile bound to: w_4_5.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_5.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized74' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_6.mif - type: string 
	Parameter weightFile bound to: w_4_6.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_6.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized75' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_7.mif - type: string 
	Parameter weightFile bound to: w_4_7.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_7.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized76' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_8.mif - type: string 
	Parameter weightFile bound to: w_4_8.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_8.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized77' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_9.mif - type: string 
	Parameter weightFile bound to: w_4_9.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_9.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized78' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v:378]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.477 ; gain = 332.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.773 ; gain = 350.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.773 ; gain = 350.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1803.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1945.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2097.184 ; gain = 644.262
308 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2097.184 ; gain = 644.262
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2099.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2106.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.742 ; gain = 183.828
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2900.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3023.625 ; gain = 24.320
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3023.625 ; gain = 24.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3023.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.188 ; gain = 258.551
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3417.602 ; gain = 245.605
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
add_files -fileset constrs_1 -norecurse C:/Users/user/Documents/GitHub/constraints.xdc
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1

launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  9 17:10:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
[Wed Mar  9 17:10:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/impl_1/runme.log
current_design synth_1
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3553.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3553.090 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3553.090 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3553.090 ; gain = 15.262
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3643.754 ; gain = 90.664
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 3660.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/Documents/GitHub/constraints.xdc]
WARNING: [Vivado 12-663] port, pin or net 'get_ports' not found. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
WARNING: [Vivado 12-663] port, pin or net 'clk' not found. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects {get_ports clk}'. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3660.828 ; gain = 17.074
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Mar  9 17:24:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Mar  9 17:44:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_25.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,weightIntWidth=...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,weig...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,wei...
Compiling module xil_defaultlib.Layer_1(sigmoidSize=5)
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,layerNum=2,...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,layer...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,layer...
Compiling module xil_defaultlib.maxFinder
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3661.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3665.938 ; gain = 4.207
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 0007
2. Accuracy: 100.000000, Detected number: 2, Expected: 0002
3. Accuracy: 100.000000, Detected number: 1, Expected: 0001
4. Accuracy: 100.000000, Detected number: 0, Expected: 0000
5. Accuracy: 100.000000, Detected number: 4, Expected: 0004
6. Accuracy: 100.000000, Detected number: 1, Expected: 0001
7. Accuracy: 100.000000, Detected number: 4, Expected: 0004
8. Accuracy: 100.000000, Detected number: 9, Expected: 0009
9. Accuracy: 88.888889, Detected number: 6, Expected: 0005
10. Accuracy: 90.000000, Detected number: 9, Expected: 0009
11. Accuracy: 90.909091, Detected number: 0, Expected: 0000
12. Accuracy: 91.666667, Detected number: 6, Expected: 0006
13. Accuracy: 92.307692, Detected number: 9, Expected: 0009
14. Accuracy: 92.857143, Detected number: 0, Expected: 0000
15. Accuracy: 86.666667, Detected number: 8, Expected: 0001
16. Accuracy: 87.500000, Detected number: 5, Expected: 0005
17. Accuracy: 88.235294, Detected number: 9, Expected: 0009
18. Accuracy: 88.888889, Detected number: 7, Expected: 0007
19. Accuracy: 89.473684, Detected number: 3, Expected: 0003
20. Accuracy: 90.000000, Detected number: 4, Expected: 0004
21. Accuracy: 90.476190, Detected number: 9, Expected: 0009
22. Accuracy: 90.909091, Detected number: 6, Expected: 0006
23. Accuracy: 91.304348, Detected number: 6, Expected: 0006
24. Accuracy: 91.666667, Detected number: 5, Expected: 0005
25. Accuracy: 92.000000, Detected number: 4, Expected: 0004
26. Accuracy: 92.307692, Detected number: 0, Expected: 0000
27. Accuracy: 92.592593, Detected number: 7, Expected: 0007
28. Accuracy: 92.857143, Detected number: 4, Expected: 0004
29. Accuracy: 93.103448, Detected number: 0, Expected: 0000
30. Accuracy: 93.333333, Detected number: 1, Expected: 0001
31. Accuracy: 93.548387, Detected number: 3, Expected: 0003
32. Accuracy: 93.750000, Detected number: 1, Expected: 0001
33. Accuracy: 93.939394, Detected number: 3, Expected: 0003
34. Accuracy: 94.117647, Detected number: 4, Expected: 0004
35. Accuracy: 94.285714, Detected number: 7, Expected: 0007
36. Accuracy: 94.444444, Detected number: 2, Expected: 0002
37. Accuracy: 94.594595, Detected number: 7, Expected: 0007
38. Accuracy: 94.736842, Detected number: 1, Expected: 0001
39. Accuracy: 94.871795, Detected number: 2, Expected: 0002
40. Accuracy: 92.500000, Detected number: 8, Expected: 0001
41. Accuracy: 92.682927, Detected number: 1, Expected: 0001
42. Accuracy: 92.857143, Detected number: 7, Expected: 0007
43. Accuracy: 93.023256, Detected number: 4, Expected: 0004
44. Accuracy: 93.181818, Detected number: 2, Expected: 0002
45. Accuracy: 93.333333, Detected number: 3, Expected: 0003
46. Accuracy: 93.478261, Detected number: 5, Expected: 0005
47. Accuracy: 91.489362, Detected number: 3, Expected: 0001
48. Accuracy: 91.666667, Detected number: 2, Expected: 0002
49. Accuracy: 91.836735, Detected number: 4, Expected: 0004
50. Accuracy: 92.000000, Detected number: 4, Expected: 0004
51. Accuracy: 92.156863, Detected number: 6, Expected: 0006
52. Accuracy: 92.307692, Detected number: 3, Expected: 0003
53. Accuracy: 92.452830, Detected number: 5, Expected: 0005
54. Accuracy: 92.592593, Detected number: 5, Expected: 0005
55. Accuracy: 92.727273, Detected number: 6, Expected: 0006
56. Accuracy: 92.857143, Detected number: 0, Expected: 0000
57. Accuracy: 92.982456, Detected number: 4, Expected: 0004
58. Accuracy: 93.103448, Detected number: 1, Expected: 0001
59. Accuracy: 93.220339, Detected number: 9, Expected: 0009
60. Accuracy: 93.333333, Detected number: 5, Expected: 0005
61. Accuracy: 91.803279, Detected number: 9, Expected: 0007
62. Accuracy: 91.935484, Detected number: 8, Expected: 0008
63. Accuracy: 92.063492, Detected number: 9, Expected: 0009
64. Accuracy: 92.187500, Detected number: 3, Expected: 0003
65. Accuracy: 90.769231, Detected number: 3, Expected: 0007
66. Accuracy: 90.909091, Detected number: 4, Expected: 0004
67. Accuracy: 91.044776, Detected number: 6, Expected: 0006
68. Accuracy: 91.176471, Detected number: 4, Expected: 0004
69. Accuracy: 91.304348, Detected number: 3, Expected: 0003
70. Accuracy: 91.428571, Detected number: 0, Expected: 0000
71. Accuracy: 91.549296, Detected number: 7, Expected: 0007
72. Accuracy: 91.666667, Detected number: 0, Expected: 0000
73. Accuracy: 91.780822, Detected number: 2, Expected: 0002
74. Accuracy: 91.891892, Detected number: 9, Expected: 0009
75. Accuracy: 92.000000, Detected number: 1, Expected: 0001
76. Accuracy: 90.789474, Detected number: 9, Expected: 0007
77. Accuracy: 90.909091, Detected number: 3, Expected: 0003
78. Accuracy: 91.025641, Detected number: 2, Expected: 0002
79. Accuracy: 91.139241, Detected number: 9, Expected: 0009
80. Accuracy: 91.250000, Detected number: 7, Expected: 0007
81. Accuracy: 91.358025, Detected number: 7, Expected: 0007
82. Accuracy: 91.463415, Detected number: 6, Expected: 0006
83. Accuracy: 91.566265, Detected number: 2, Expected: 0002
84. Accuracy: 91.666667, Detected number: 7, Expected: 0007
85. Accuracy: 91.764706, Detected number: 8, Expected: 0008
86. Accuracy: 91.860465, Detected number: 4, Expected: 0004
87. Accuracy: 91.954023, Detected number: 7, Expected: 0007
88. Accuracy: 92.045455, Detected number: 3, Expected: 0003
89. Accuracy: 92.134831, Detected number: 6, Expected: 0006
90. Accuracy: 92.222222, Detected number: 1, Expected: 0001
91. Accuracy: 92.307692, Detected number: 3, Expected: 0003
92. Accuracy: 92.391304, Detected number: 6, Expected: 0006
93. Accuracy: 92.473118, Detected number: 9, Expected: 0009
94. Accuracy: 92.553191, Detected number: 3, Expected: 0003
95. Accuracy: 91.578947, Detected number: 8, Expected: 0001
96. Accuracy: 91.666667, Detected number: 4, Expected: 0004
97. Accuracy: 91.752577, Detected number: 1, Expected: 0001
98. Accuracy: 90.816327, Detected number: 9, Expected: 0007
99. Accuracy: 90.909091, Detected number: 6, Expected: 0006
100. Accuracy: 91.000000, Detected number: 9, Expected: 0009
Accuracy: 91.000000
$stop called at time : 900235 ns : File "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.141 ; gain = 0.203
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 3666.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/Documents/GitHub/constraints.xdc]
WARNING: [Vivado 12-663] port, pin or net 'get_ports' not found. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
WARNING: [Vivado 12-663] port, pin or net 'clk' not found. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects {get_ports clk}'. [C:/Users/user/Documents/GitHub/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3666.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim/top_sim_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim/top_sim_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim/top_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-311] analyzing module ReLU_0
INFO: [VRFC 10-311] analyzing module ReLU_1
INFO: [VRFC 10-311] analyzing module ReLU_10
INFO: [VRFC 10-311] analyzing module ReLU_11
INFO: [VRFC 10-311] analyzing module ReLU_12
INFO: [VRFC 10-311] analyzing module ReLU_13
INFO: [VRFC 10-311] analyzing module ReLU_14
INFO: [VRFC 10-311] analyzing module ReLU_15
INFO: [VRFC 10-311] analyzing module ReLU_16
INFO: [VRFC 10-311] analyzing module ReLU_17
INFO: [VRFC 10-311] analyzing module ReLU_18
INFO: [VRFC 10-311] analyzing module ReLU_19
INFO: [VRFC 10-311] analyzing module ReLU_2
INFO: [VRFC 10-311] analyzing module ReLU_20
INFO: [VRFC 10-311] analyzing module ReLU_21
INFO: [VRFC 10-311] analyzing module ReLU_22
INFO: [VRFC 10-311] analyzing module ReLU_23
INFO: [VRFC 10-311] analyzing module ReLU_24
INFO: [VRFC 10-311] analyzing module ReLU_25
INFO: [VRFC 10-311] analyzing module ReLU_26
INFO: [VRFC 10-311] analyzing module ReLU_27
INFO: [VRFC 10-311] analyzing module ReLU_28
INFO: [VRFC 10-311] analyzing module ReLU_29
INFO: [VRFC 10-311] analyzing module ReLU_3
INFO: [VRFC 10-311] analyzing module ReLU_30
INFO: [VRFC 10-311] analyzing module ReLU_31
INFO: [VRFC 10-311] analyzing module ReLU_32
INFO: [VRFC 10-311] analyzing module ReLU_33
INFO: [VRFC 10-311] analyzing module ReLU_34
INFO: [VRFC 10-311] analyzing module ReLU_35
INFO: [VRFC 10-311] analyzing module ReLU_36
INFO: [VRFC 10-311] analyzing module ReLU_37
INFO: [VRFC 10-311] analyzing module ReLU_38
INFO: [VRFC 10-311] analyzing module ReLU_39
INFO: [VRFC 10-311] analyzing module ReLU_4
INFO: [VRFC 10-311] analyzing module ReLU_40
INFO: [VRFC 10-311] analyzing module ReLU_41
INFO: [VRFC 10-311] analyzing module ReLU_42
INFO: [VRFC 10-311] analyzing module ReLU_43
INFO: [VRFC 10-311] analyzing module ReLU_44
INFO: [VRFC 10-311] analyzing module ReLU_45
INFO: [VRFC 10-311] analyzing module ReLU_46
INFO: [VRFC 10-311] analyzing module ReLU_47
INFO: [VRFC 10-311] analyzing module ReLU_48
INFO: [VRFC 10-311] analyzing module ReLU_49
INFO: [VRFC 10-311] analyzing module ReLU_5
INFO: [VRFC 10-311] analyzing module ReLU_50
INFO: [VRFC 10-311] analyzing module ReLU_51
INFO: [VRFC 10-311] analyzing module ReLU_52
INFO: [VRFC 10-311] analyzing module ReLU_53
INFO: [VRFC 10-311] analyzing module ReLU_54
INFO: [VRFC 10-311] analyzing module ReLU_55
INFO: [VRFC 10-311] analyzing module ReLU_56
INFO: [VRFC 10-311] analyzing module ReLU_57
INFO: [VRFC 10-311] analyzing module ReLU_58
INFO: [VRFC 10-311] analyzing module ReLU_59
INFO: [VRFC 10-311] analyzing module ReLU_6
INFO: [VRFC 10-311] analyzing module ReLU_60
INFO: [VRFC 10-311] analyzing module ReLU_61
INFO: [VRFC 10-311] analyzing module ReLU_62
INFO: [VRFC 10-311] analyzing module ReLU_63
INFO: [VRFC 10-311] analyzing module ReLU_64
INFO: [VRFC 10-311] analyzing module ReLU_65
INFO: [VRFC 10-311] analyzing module ReLU_66
INFO: [VRFC 10-311] analyzing module ReLU_67
INFO: [VRFC 10-311] analyzing module ReLU_68
INFO: [VRFC 10-311] analyzing module ReLU_69
INFO: [VRFC 10-311] analyzing module ReLU_7
INFO: [VRFC 10-311] analyzing module ReLU_70
INFO: [VRFC 10-311] analyzing module ReLU_71
INFO: [VRFC 10-311] analyzing module ReLU_72
INFO: [VRFC 10-311] analyzing module ReLU_73
INFO: [VRFC 10-311] analyzing module ReLU_74
INFO: [VRFC 10-311] analyzing module ReLU_75
INFO: [VRFC 10-311] analyzing module ReLU_76
INFO: [VRFC 10-311] analyzing module ReLU_77
INFO: [VRFC 10-311] analyzing module ReLU_78
INFO: [VRFC 10-311] analyzing module ReLU_8
INFO: [VRFC 10-311] analyzing module ReLU_9
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized69
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized70
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized71
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized72
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized73
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized74
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized75
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized76
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized77
INFO: [VRFC 10-311] analyzing module Weight_Memory__parameterized78
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-311] analyzing module neuron__parameterized0
INFO: [VRFC 10-311] analyzing module neuron__parameterized1
INFO: [VRFC 10-311] analyzing module neuron__parameterized10
INFO: [VRFC 10-311] analyzing module neuron__parameterized11
INFO: [VRFC 10-311] analyzing module neuron__parameterized12
INFO: [VRFC 10-311] analyzing module neuron__parameterized13
INFO: [VRFC 10-311] analyzing module neuron__parameterized14
INFO: [VRFC 10-311] analyzing module neuron__parameterized15
INFO: [VRFC 10-311] analyzing module neuron__parameterized16
INFO: [VRFC 10-311] analyzing module neuron__parameterized17
INFO: [VRFC 10-311] analyzing module neuron__parameterized18
INFO: [VRFC 10-311] analyzing module neuron__parameterized19
INFO: [VRFC 10-311] analyzing module neuron__parameterized2
INFO: [VRFC 10-311] analyzing module neuron__parameterized20
INFO: [VRFC 10-311] analyzing module neuron__parameterized21
INFO: [VRFC 10-311] analyzing module neuron__parameterized22
INFO: [VRFC 10-311] analyzing module neuron__parameterized23
INFO: [VRFC 10-311] analyzing module neuron__parameterized24
INFO: [VRFC 10-311] analyzing module neuron__parameterized25
INFO: [VRFC 10-311] analyzing module neuron__parameterized26
INFO: [VRFC 10-311] analyzing module neuron__parameterized27
INFO: [VRFC 10-311] analyzing module neuron__parameterized28
INFO: [VRFC 10-311] analyzing module neuron__parameterized29
INFO: [VRFC 10-311] analyzing module neuron__parameterized3
INFO: [VRFC 10-311] analyzing module neuron__parameterized30
INFO: [VRFC 10-311] analyzing module neuron__parameterized31
INFO: [VRFC 10-311] analyzing module neuron__parameterized32
INFO: [VRFC 10-311] analyzing module neuron__parameterized33
INFO: [VRFC 10-311] analyzing module neuron__parameterized34
INFO: [VRFC 10-311] analyzing module neuron__parameterized35
INFO: [VRFC 10-311] analyzing module neuron__parameterized36
INFO: [VRFC 10-311] analyzing module neuron__parameterized37
INFO: [VRFC 10-311] analyzing module neuron__parameterized38
INFO: [VRFC 10-311] analyzing module neuron__parameterized39
INFO: [VRFC 10-311] analyzing module neuron__parameterized4
INFO: [VRFC 10-311] analyzing module neuron__parameterized40
INFO: [VRFC 10-311] analyzing module neuron__parameterized41
INFO: [VRFC 10-311] analyzing module neuron__parameterized42
INFO: [VRFC 10-311] analyzing module neuron__parameterized43
INFO: [VRFC 10-311] analyzing module neuron__parameterized44
INFO: [VRFC 10-311] analyzing module neuron__parameterized45
INFO: [VRFC 10-311] analyzing module neuron__parameterized46
INFO: [VRFC 10-311] analyzing module neuron__parameterized47
INFO: [VRFC 10-311] analyzing module neuron__parameterized48
INFO: [VRFC 10-311] analyzing module neuron__parameterized49
INFO: [VRFC 10-311] analyzing module neuron__parameterized5
INFO: [VRFC 10-311] analyzing module neuron__parameterized50
INFO: [VRFC 10-311] analyzing module neuron__parameterized51
INFO: [VRFC 10-311] analyzing module neuron__parameterized52
INFO: [VRFC 10-311] analyzing module neuron__parameterized53
INFO: [VRFC 10-311] analyzing module neuron__parameterized54
INFO: [VRFC 10-311] analyzing module neuron__parameterized55
INFO: [VRFC 10-311] analyzing module neuron__parameterized56
INFO: [VRFC 10-311] analyzing module neuron__parameterized57
INFO: [VRFC 10-311] analyzing module neuron__parameterized58
INFO: [VRFC 10-311] analyzing module neuron__parameterized59
INFO: [VRFC 10-311] analyzing module neuron__parameterized6
INFO: [VRFC 10-311] analyzing module neuron__parameterized60
INFO: [VRFC 10-311] analyzing module neuron__parameterized61
INFO: [VRFC 10-311] analyzing module neuron__parameterized62
INFO: [VRFC 10-311] analyzing module neuron__parameterized63
INFO: [VRFC 10-311] analyzing module neuron__parameterized64
INFO: [VRFC 10-311] analyzing module neuron__parameterized65
INFO: [VRFC 10-311] analyzing module neuron__parameterized66
INFO: [VRFC 10-311] analyzing module neuron__parameterized67
INFO: [VRFC 10-311] analyzing module neuron__parameterized68
INFO: [VRFC 10-311] analyzing module neuron__parameterized69
INFO: [VRFC 10-311] analyzing module neuron__parameterized7
INFO: [VRFC 10-311] analyzing module neuron__parameterized70
INFO: [VRFC 10-311] analyzing module neuron__parameterized71
INFO: [VRFC 10-311] analyzing module neuron__parameterized72
INFO: [VRFC 10-311] analyzing module neuron__parameterized73
INFO: [VRFC 10-311] analyzing module neuron__parameterized74
INFO: [VRFC 10-311] analyzing module neuron__parameterized75
INFO: [VRFC 10-311] analyzing module neuron__parameterized76
INFO: [VRFC 10-311] analyzing module neuron__parameterized77
INFO: [VRFC 10-311] analyzing module neuron__parameterized78
INFO: [VRFC 10-311] analyzing module neuron__parameterized8
INFO: [VRFC 10-311] analyzing module neuron__parameterized9
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim'
"xelab -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_sim_func_synth xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_sim_func_synth xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.axi_lite_wrapper
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ReLU_78
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010010...
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.ReLU_77
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111110100...
Compiling module xil_defaultlib.neuron__parameterized0
Compiling module xil_defaultlib.ReLU_76
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.neuron__parameterized9
Compiling module xil_defaultlib.ReLU_75
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized10
Compiling module xil_defaultlib.ReLU_74
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module xil_defaultlib.neuron__parameterized11
Compiling module xil_defaultlib.ReLU_73
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100110...
Compiling module xil_defaultlib.neuron__parameterized12
Compiling module xil_defaultlib.ReLU_72
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized13
Compiling module xil_defaultlib.ReLU_71
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111011...
Compiling module xil_defaultlib.neuron__parameterized14
Compiling module xil_defaultlib.ReLU_70
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100101000...
Compiling module xil_defaultlib.neuron__parameterized15
Compiling module xil_defaultlib.ReLU_69
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111101...
Compiling module xil_defaultlib.neuron__parameterized16
Compiling module xil_defaultlib.ReLU_68
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.neuron__parameterized17
Compiling module xil_defaultlib.ReLU_67
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111011...
Compiling module xil_defaultlib.neuron__parameterized18
Compiling module xil_defaultlib.ReLU_66
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized1
Compiling module xil_defaultlib.ReLU_65
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.neuron__parameterized19
Compiling module xil_defaultlib.ReLU_64
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101000000...
Compiling module xil_defaultlib.neuron__parameterized20
Compiling module xil_defaultlib.ReLU_63
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111101...
Compiling module xil_defaultlib.neuron__parameterized21
Compiling module xil_defaultlib.ReLU_62
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized22
Compiling module xil_defaultlib.ReLU_61
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.neuron__parameterized23
Compiling module xil_defaultlib.ReLU_60
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111110000...
Compiling module xil_defaultlib.neuron__parameterized24
Compiling module xil_defaultlib.ReLU_59
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized25
Compiling module xil_defaultlib.ReLU_58
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110111000...
Compiling module xil_defaultlib.neuron__parameterized26
Compiling module xil_defaultlib.ReLU_57
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized27
Compiling module xil_defaultlib.ReLU_56
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100010...
Compiling module xil_defaultlib.neuron__parameterized28
Compiling module xil_defaultlib.ReLU_55
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111001010...
Compiling module xil_defaultlib.neuron__parameterized2
Compiling module xil_defaultlib.ReLU_54
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111010110...
Compiling module xil_defaultlib.neuron__parameterized3
Compiling module xil_defaultlib.ReLU_53
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111100...
Compiling module xil_defaultlib.neuron__parameterized4
Compiling module xil_defaultlib.ReLU_52
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module xil_defaultlib.neuron__parameterized5
Compiling module xil_defaultlib.ReLU_51
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.neuron__parameterized6
Compiling module xil_defaultlib.ReLU_50
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.neuron__parameterized7
Compiling module xil_defaultlib.ReLU_49
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module xil_defaultlib.neuron__parameterized8
Compiling module xil_defaultlib.Layer_1
Compiling module xil_defaultlib.ReLU_48
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.neuron__parameterized29
Compiling module xil_defaultlib.ReLU_47
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.neuron__parameterized30
Compiling module xil_defaultlib.ReLU_46
Compiling module xil_defaultlib.neuron__parameterized39
Compiling module xil_defaultlib.ReLU_45
Compiling module xil_defaultlib.neuron__parameterized40
Compiling module xil_defaultlib.ReLU_44
Compiling module xil_defaultlib.neuron__parameterized41
Compiling module xil_defaultlib.ReLU_43
Compiling module xil_defaultlib.neuron__parameterized42
Compiling module xil_defaultlib.ReLU_42
Compiling module xil_defaultlib.neuron__parameterized43
Compiling module xil_defaultlib.ReLU_41
Compiling module xil_defaultlib.neuron__parameterized44
Compiling module xil_defaultlib.ReLU_40
Compiling module xil_defaultlib.neuron__parameterized45
Compiling module xil_defaultlib.ReLU_39
Compiling module xil_defaultlib.neuron__parameterized46
Compiling module xil_defaultlib.ReLU_38
Compiling module xil_defaultlib.neuron__parameterized47
Compiling module xil_defaultlib.ReLU_37
Compiling module xil_defaultlib.neuron__parameterized48
Compiling module xil_defaultlib.ReLU_36
Compiling module xil_defaultlib.neuron__parameterized31
Compiling module xil_defaultlib.ReLU_35
Compiling module xil_defaultlib.neuron__parameterized49
Compiling module xil_defaultlib.ReLU_34
Compiling module xil_defaultlib.neuron__parameterized50
Compiling module xil_defaultlib.ReLU_33
Compiling module xil_defaultlib.neuron__parameterized51
Compiling module xil_defaultlib.ReLU_32
Compiling module xil_defaultlib.neuron__parameterized52
Compiling module xil_defaultlib.ReLU_31
Compiling module xil_defaultlib.neuron__parameterized53
Compiling module xil_defaultlib.ReLU_30
Compiling module xil_defaultlib.neuron__parameterized54
Compiling module xil_defaultlib.ReLU_29
Compiling module xil_defaultlib.neuron__parameterized55
Compiling module xil_defaultlib.ReLU_28
Compiling module xil_defaultlib.neuron__parameterized56
Compiling module xil_defaultlib.ReLU_27
Compiling module xil_defaultlib.neuron__parameterized57
Compiling module xil_defaultlib.ReLU_26
Compiling module xil_defaultlib.neuron__parameterized58
Compiling module xil_defaultlib.ReLU_25
Compiling module xil_defaultlib.neuron__parameterized32
Compiling module xil_defaultlib.ReLU_24
Compiling module xil_defaultlib.neuron__parameterized33
Compiling module xil_defaultlib.ReLU_23
Compiling module xil_defaultlib.neuron__parameterized34
Compiling module xil_defaultlib.ReLU_22
Compiling module xil_defaultlib.neuron__parameterized35
Compiling module xil_defaultlib.ReLU_21
Compiling module xil_defaultlib.neuron__parameterized36
Compiling module xil_defaultlib.ReLU_20
Compiling module xil_defaultlib.neuron__parameterized37
Compiling module xil_defaultlib.ReLU_19
Compiling module xil_defaultlib.neuron__parameterized38
Compiling module xil_defaultlib.Layer_2
Compiling module xil_defaultlib.ReLU_18
Compiling module xil_defaultlib.neuron__parameterized59
Compiling module xil_defaultlib.ReLU_17
Compiling module xil_defaultlib.neuron__parameterized60
Compiling module xil_defaultlib.ReLU_16
Compiling module xil_defaultlib.neuron__parameterized61
Compiling module xil_defaultlib.ReLU_15
Compiling module xil_defaultlib.neuron__parameterized62
Compiling module xil_defaultlib.ReLU_14
Compiling module xil_defaultlib.neuron__parameterized63
Compiling module xil_defaultlib.ReLU_13
Compiling module xil_defaultlib.neuron__parameterized64
Compiling module xil_defaultlib.ReLU_12
Compiling module xil_defaultlib.neuron__parameterized65
Compiling module xil_defaultlib.ReLU_11
Compiling module xil_defaultlib.neuron__parameterized66
Compiling module xil_defaultlib.ReLU_10
Compiling module xil_defaultlib.neuron__parameterized67
Compiling module xil_defaultlib.ReLU_9
Compiling module xil_defaultlib.neuron__parameterized68
Compiling module xil_defaultlib.Layer_3
Compiling module xil_defaultlib.ReLU_8
Compiling module xil_defaultlib.Weight_Memory__parameterized69
Compiling module xil_defaultlib.neuron__parameterized69
Compiling module xil_defaultlib.ReLU_7
Compiling module xil_defaultlib.Weight_Memory__parameterized70
Compiling module xil_defaultlib.neuron__parameterized70
Compiling module xil_defaultlib.ReLU_6
Compiling module xil_defaultlib.Weight_Memory__parameterized71
Compiling module xil_defaultlib.neuron__parameterized71
Compiling module xil_defaultlib.ReLU_5
Compiling module xil_defaultlib.Weight_Memory__parameterized72
Compiling module xil_defaultlib.neuron__parameterized72
Compiling module xil_defaultlib.ReLU_4
Compiling module xil_defaultlib.Weight_Memory__parameterized73
Compiling module xil_defaultlib.neuron__parameterized73
Compiling module xil_defaultlib.ReLU_3
Compiling module xil_defaultlib.Weight_Memory__parameterized74
Compiling module xil_defaultlib.neuron__parameterized74
Compiling module xil_defaultlib.ReLU_2
Compiling module xil_defaultlib.Weight_Memory__parameterized75
Compiling module xil_defaultlib.neuron__parameterized75
Compiling module xil_defaultlib.ReLU_1
Compiling module xil_defaultlib.Weight_Memory__parameterized76
Compiling module xil_defaultlib.neuron__parameterized76
Compiling module xil_defaultlib.ReLU_0
Compiling module xil_defaultlib.Weight_Memory__parameterized77
Compiling module xil_defaultlib.neuron__parameterized77
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Weight_Memory__parameterized78
Compiling module xil_defaultlib.neuron__parameterized78
Compiling module xil_defaultlib.Layer_4
Compiling module xil_defaultlib.maxFinder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_func_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim/xsim.dir/top_sim_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  9 18:08:05 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3666.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '61' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_func_synth -key {Post-Synthesis:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
WARNING: File test_data_0000.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:15 . Memory (MB): peak = 3666.363 ; gain = 0.000
run all
1. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0001.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
2. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0002.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
3. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0003.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
4. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0004.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3666.363 ; gain = 0.000
current_design rtl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Mar  9 18:09:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  9 18:11:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/impl_1/runme.log
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Mar  9 18:14:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
run all
5. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0005.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
6. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0006.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
7. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0007.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
8. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0008.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
9. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0009.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
10. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0010.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
11. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0011.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
12. Accuracy: 0.000000, Detected number: 0, Expected: xxxx
WARNING: File test_data_0012.txt referenced on C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 3666.363 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 18:22:08 2022...
