Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun May 29 15:00:37 2022
| Host         : mecha-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rx_tx_shell_timing_summary_routed.rpt -pb rx_tx_shell_timing_summary_routed.pb -rpx rx_tx_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : rx_tx_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.780        0.000                      0                  298        0.190        0.000                      0                  298        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.780        0.000                      0                  298        0.190        0.000                      0                  298        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.214ns (42.014%)  route 3.056ns (57.986%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.105 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.105    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.428 r  transmitter/q_size_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.428    transmitter/q_size_reg[28]_i_1_n_6
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[29]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[29]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.206ns (41.926%)  route 3.056ns (58.074%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.105 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.105    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.420 r  transmitter/q_size_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.420    transmitter/q_size_reg[28]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[31]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[31]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.130ns (41.074%)  route 3.056ns (58.926%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.105 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.105    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.344 r  transmitter/q_size_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.344    transmitter/q_size_reg[28]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[30]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[30]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.110ns (40.846%)  route 3.056ns (59.154%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.105 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.105    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.324 r  transmitter/q_size_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.324    transmitter/q_size_reg[28]_i_1_n_7
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  transmitter/q_size_reg[28]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[28]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.097ns (40.697%)  route 3.056ns (59.303%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.311 r  transmitter/q_size_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.311    transmitter/q_size_reg[24]_i_1_n_6
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[25]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.089ns (40.605%)  route 3.056ns (59.395%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.303 r  transmitter/q_size_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.303    transmitter/q_size_reg[24]_i_1_n_4
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[27]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.013ns (39.714%)  route 3.056ns (60.286%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.227 r  transmitter/q_size_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.227    transmitter/q_size_reg[24]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[26]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.993ns (39.475%)  route 3.056ns (60.525%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.207 r  transmitter/q_size_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.207    transmitter/q_size_reg[24]_i_1_n_7
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.860    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  transmitter/q_size_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.109    15.208    transmitter/q_size_reg[24]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.980ns (39.319%)  route 3.056ns (60.681%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.194 r  transmitter/q_size_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.194    transmitter/q_size_reg[20]_i_1_n_6
    SLICE_X2Y42          FDRE                                         r  transmitter/q_size_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.859    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  transmitter/q_size_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.109    15.207    transmitter/q_size_reg[21]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.972ns (39.223%)  route 3.056ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.637     5.158    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  transmitter/q_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  transmitter/q_size_reg[16]/Q
                         net (fo=3, routed)           0.693     6.369    transmitter/q_size_reg[16]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.493 r  transmitter/Baud_Counter[13]_i_13/O
                         net (fo=1, routed)           0.712     7.205    transmitter/Baud_Counter[13]_i_13_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.124     7.329 r  transmitter/Baud_Counter[13]_i_5/O
                         net (fo=44, routed)          1.651     8.980    transmitter/Baud_Counter[13]_i_5_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.104 r  transmitter/q_size[8]_i_4/O
                         net (fo=1, routed)           0.000     9.104    transmitter/q_size[8]_i_4_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.637 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.754    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.186 r  transmitter/q_size_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.186    transmitter/q_size_reg[20]_i_1_n_4
    SLICE_X2Y42          FDRE                                         r  transmitter/q_size_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.859    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  transmitter/q_size_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.109    15.207    transmitter/q_size_reg[23]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.478    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  transmitter/Shift_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  transmitter/Shift_Reg_reg[9]/Q
                         net (fo=2, routed)           0.131     1.751    transmitter/Shift_Reg_reg_n_0_[9]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  transmitter/Shift_Reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.796    transmitter/Shift_Reg[8]
    SLICE_X4Y44          FDRE                                         r  transmitter/Shift_Reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  transmitter/Shift_Reg_reg[8]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.092     1.605    transmitter/Shift_Reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.472    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  receiver/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.636 r  receiver/shift_register_reg[3]/Q
                         net (fo=2, routed)           0.111     1.747    receiver/p_0_in[2]
    SLICE_X0Y32          FDRE                                         r  receiver/Rx_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     1.985    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  receiver/Rx_Data_Out_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.066     1.552    receiver/Rx_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 receiver/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.474    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  receiver/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  receiver/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.754    receiver/bit_count_reg__0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.048     1.802 r  receiver/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    receiver/plusOp[2]
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.860     1.987    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.107     1.594    receiver/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.419%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.473    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.156     1.770    receiver/current_state[1]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  receiver/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    receiver/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.859     1.986    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.606    receiver/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.472    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  receiver/shift_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.636 r  receiver/shift_register_reg[5]/Q
                         net (fo=2, routed)           0.128     1.764    receiver/p_0_in[4]
    SLICE_X3Y32          FDRE                                         r  receiver/Rx_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     1.985    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  receiver/Rx_Data_Out_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.066     1.551    receiver/Rx_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 transmitter/q_size_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.293ns (83.979%)  route 0.056ns (16.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.477    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  transmitter/q_size_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  transmitter/q_size_reg[12]/Q
                         net (fo=3, routed)           0.056     1.697    transmitter/q_size_reg[12]
    SLICE_X2Y40          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.826 r  transmitter/q_size_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.826    transmitter/q_size_reg[12]_i_1_n_6
    SLICE_X2Y40          FDRE                                         r  transmitter/q_size_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     1.992    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  transmitter/q_size_reg[13]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.134     1.611    transmitter/q_size_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.473    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.115     1.752    receiver/current_state[0]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  receiver/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    receiver/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.859     1.986    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091     1.577    receiver/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.473    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.116     1.753    receiver/current_state[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  receiver/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    receiver/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.859     1.986    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  receiver/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092     1.578    receiver/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.474    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  receiver/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  receiver/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.754    receiver/bit_count_reg__0[0]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  receiver/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    receiver/plusOp[1]
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.860     1.987    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091     1.578    receiver/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.474    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  receiver/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  receiver/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.116     1.755    receiver/bit_count_reg__0[0]
    SLICE_X3Y34          LUT4 (Prop_lut4_I1_O)        0.045     1.800 r  receiver/bit_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.800    receiver/plusOp[3]
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.860     1.987    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  receiver/bit_count_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.579    receiver/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    receiver/baud_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    receiver/baud_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    receiver/baud_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    receiver/baud_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    receiver/baud_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    receiver/baud_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    receiver/baud_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    receiver/baud_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    receiver/baud_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    receiver/baud_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    receiver/baud_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    receiver/baud_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    receiver/baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    receiver/baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    receiver/baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    receiver/baud_count_reg[6]/C



