// Seed: 1950429306
module module_0;
  parameter id_1 = 1 + 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd74
) (
    input wor id_0,
    output logic id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5,
    input wor id_6,
    input wand id_7,
    output tri0 id_8,
    output tri id_9
    , id_12,
    output tri1 id_10
);
  if (1)
    if (1) begin : LABEL_0
      always @(id_2)
        if (-1 ^ 1'b0) begin : LABEL_1
          id_1 <= -1;
        end
      assign id_10 = id_5;
    end
  localparam  id_13  =  -1  ,  id_14  =  id_2  ,  id_15  =  -1  ,  id_16  =  id_2  ,  id_17  =  id_17  ,  id_18  =  -1  ,  id_19  =  -1  ,  id_20  =  id_6  ==  -1  ,  id_21  =  id_19  ,  id_22  =  1  ;
  id_23 :
  assert property (@(posedge id_17) {id_2, id_21})
  else $signed(id_14);
  ;
  parameter id_24 = id_13[-1/id_15];
  module_0 modCall_1 ();
  always @(posedge (1) or id_22) begin : LABEL_2
    if (id_16);
  end
endmodule
