-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_fir_reduced_addr_decoder_read_registers.vhd
-- Created: 2024-08-10 09:36:33
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_fir_reduced_addr_decoder_read_registers
-- Source Path: full_tx_ip_fir_reduced/full_tx_ip_fir_reduced_axi_lite/full_tx_ip_fir_reduced_addr_decoder/full_tx_ip_fir_reduced_addr_decoder_read/full_tx_ip_fir_reduced_addr_decoder_read_registers
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_fir_reduced_addr_decoder_read_registers IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESET                      :   IN    std_logic;  -- ufix1
        rd_enb_latch                      :   IN    std_logic;  -- ufix1
        read_ip_timestamp                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_ip_timestamp_sync            :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END full_tx_ip_fir_reduced_addr_decoder_read_registers;


ARCHITECTURE rtl OF full_tx_ip_fir_reduced_addr_decoder_read_registers IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL read_ip_timestamp_unsigned       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL s_read_ip_timestamp_toAXI        : unsigned(31 DOWNTO 0);  -- ufix32

  ATTRIBUTE cdc_info : string;
  ATTRIBUTE dont_touch : boolean;

  ATTRIBUTE cdc_info OF s_read_ip_timestamp_toAXI : SIGNAL IS "max_delay_startpoint_ip_to_axi";
  ATTRIBUTE dont_touch OF s_read_ip_timestamp_toAXI : SIGNAL IS true;
  ATTRIBUTE cdc_info OF read_ip_timestamp_sync : SIGNAL IS "max_delay_startpoint_ip_to_axi";
  ATTRIBUTE dont_touch OF read_ip_timestamp_sync : SIGNAL IS true;

BEGIN
  read_ip_timestamp_unsigned <= unsigned(read_ip_timestamp);

  const_1 <= '1';

  enb <= const_1;

  reg_ip_timestamp_process : PROCESS (IPCORE_CLK)
  BEGIN
    IF IPCORE_CLK'EVENT AND IPCORE_CLK = '1' THEN
      IF IPCORE_RESET = '1' THEN
        s_read_ip_timestamp_toAXI <= to_unsigned(0, 32);
      ELSIF enb = '1' AND rd_enb_latch = '1' THEN
        s_read_ip_timestamp_toAXI <= read_ip_timestamp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_ip_timestamp_process;


  read_ip_timestamp_sync <= std_logic_vector(s_read_ip_timestamp_toAXI);

END rtl;

