
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006434                       # Number of seconds simulated (Second)
simTicks                                   6433906500                       # Number of ticks simulated (Tick)
finalTick                                496335937000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     57.43                       # Real time elapsed on the host (Second)
hostTickRate                                112026717                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3058696                       # Number of bytes of host memory used (Byte)
simInsts                                     21223750                       # Number of instructions simulated (Count)
simOps                                       22955234                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   369546                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     399694                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles            650115                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.numInsts              82631                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.numOps                99817                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.numDiscardedOps         6603                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus0.numFetchSuspends           66                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus0.quiesceCycles      25391690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.cpi                7.867689                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.127102                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntAlu        65637     65.76%     65.76% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntMult          324      0.32%     66.08% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntDiv           25      0.03%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatAdd            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCmp            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCvt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMult            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMultAcc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatDiv            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMisc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatSqrt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAdd            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAddAcc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAlu            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCmp            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCvt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMisc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMult            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMultAcc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShift            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShiftAcc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdDiv            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSqrt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAdd            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAlu            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCmp            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCvt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatDiv            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMisc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMult            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatSqrt            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAdd            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAlu            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceCmp            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAes            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAesMix            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash2            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash2            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma2            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma3            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdPredAlu            0      0.00%     66.11% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemRead        18923     18.96%     85.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemWrite        14908     14.94%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::total        99817                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups        22385                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted        11393                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect         2016                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups         9258                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits         8046                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.869086                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed         5051                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect         1048                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups          469                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits          331                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses          138                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted           97                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data        33177                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total        33177                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data        33177                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total        33177                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data         1086                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total         1086                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data         1086                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total         1086                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data     20568000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total     20568000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data     20568000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total     20568000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data        34263                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total        34263                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data        34263                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total        34263                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.031696                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.031696                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.031696                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.031696                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 18939.226519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 18939.226519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 18939.226519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 18939.226519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks          226                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total          226                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data           73                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total           73                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data           73                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total           73                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data         1013                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total         1013                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data         1013                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total         1013                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data           65                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total           65                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data     19293500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total     19293500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data     19293500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total     19293500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      2659750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total      2659750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.029565                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.029565                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.029565                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.029565                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 19045.903258                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 19045.903258                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 19045.903258                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 19045.903258                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 40919.230769                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 40919.230769                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements          471                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data            7                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total            7                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data            7                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total            7                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data        19162                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total        19162                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data          716                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total          716                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data     17816500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total     17816500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data        19878                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total        19878                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.036020                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.036020                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 24883.379888                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 24883.379888                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data           31                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data          685                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total          685                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data           45                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total           45                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data     17340000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total     17340000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      2659750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total      2659750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.034460                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.034460                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 25313.868613                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 25313.868613                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 59105.555556                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 59105.555556                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data          412                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total          412                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data           91                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total           91                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data       746000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total       746000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data          503                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total          503                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.180915                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.180915                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  8197.802198                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  8197.802198                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data           91                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total           91                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data       723250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total       723250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.180915                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.180915                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  7947.802198                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  7947.802198                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data        14015                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total        14015                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data          370                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total          370                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data      2751500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total      2751500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data        14385                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total        14385                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.025721                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.025721                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data  7436.486486                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total  7436.486486                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data           42                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total           42                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data          328                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total          328                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           20                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total           20                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data      1953500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total      1953500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.022802                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.022802                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data  5955.792683                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total  5955.792683                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   458.927715                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs        62909                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs         1264                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    49.769778                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   458.927715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.896343                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.896343                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          470                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::3          434                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.917969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses        70374                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses        70374                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker          936                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total          936                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker          936                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total          936                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total          597                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total          597                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     22919653                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total     22919653                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     22919653                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total     22919653                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         1533                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total         1533                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         1533                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total         1533                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.389432                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.389432                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 38391.378559                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 38391.378559                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 38391.378559                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 38391.378559                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks          597                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total          597                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total          597                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total          597                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     22322653                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total     22322653                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     22322653                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total     22322653                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.389432                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.389432                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 37391.378559                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 37391.378559                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 37391.378559                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 37391.378559                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements          597                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker          936                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total          936                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total          597                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     22919653                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total     22919653                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         1533                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total         1533                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.389432                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 38391.378559                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 38391.378559                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total          597                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     22322653                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total     22322653                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.389432                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.389432                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 37391.378559                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 37391.378559                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs         1587                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs          613                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     2.588907                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses        12861                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses        12861                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch2.intInstructions        60810                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.loadInstructions        18476                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.storeInstructions         6058                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.amoInstructions          607                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst        38876                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total        38876                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst        38876                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total        38876                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst         2956                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total         2956                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst         2956                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total         2956                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst    100491250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total    100491250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst    100491250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total    100491250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst        41832                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total        41832                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst        41832                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total        41832                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.070664                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.070664                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.070664                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.070664                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 33995.686739                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 33995.686739                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 33995.686739                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 33995.686739                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks         2952                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total         2952                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst         2956                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total         2956                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst         2956                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total         2956                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst     99752250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total     99752250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst     99752250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total     99752250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.070664                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.070664                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.070664                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.070664                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 33745.686739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 33745.686739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 33745.686739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 33745.686739                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements         2952                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst        38876                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total        38876                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst         2956                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total         2956                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst    100491250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total    100491250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst        41832                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total        41832                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.070664                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.070664                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 33995.686739                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 33995.686739                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst         2956                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total         2956                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst     99752250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total     99752250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.070664                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.070664                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 33745.686739                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 33745.686739                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   732.302821                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs        61504                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs         3686                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs    16.685838                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   732.302821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.953519                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.953519                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          734                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::3          679                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4           55                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024     0.955729                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses       128452                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses       128452                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker          125                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total          125                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker          125                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total          125                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total           15                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total           15                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker       741985                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total       741985                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker       741985                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total       741985                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker          140                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total          140                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker          140                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total          140                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.107143                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.107143                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 49465.666667                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 49465.666667                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 49465.666667                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 49465.666667                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks           15                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total           15                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total           15                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total           15                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       726985                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total       726985                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       726985                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total       726985                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.107143                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.107143                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 48465.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 48465.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 48465.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 48465.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements           15                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker          125                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total          125                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total           15                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker       741985                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total       741985                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker          140                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total          140                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.107143                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 49465.666667                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 49465.666667                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total           15                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       726985                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total       726985                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.107143                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 48465.666667                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 48465.666667                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs          415                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs           31                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs    13.387097                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::3           12                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::4            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses         1135                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses         1135                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits        20055                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses          378                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits        15028                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses           37                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts          277                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            1                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses        20433                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses        15065                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits          35083                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses          415                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses        35498                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks          414                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor          414                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           13                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          264                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples          414                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0          414    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total          414                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples          277                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 74921.480144                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 31365.592731                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 89382.761236                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-32767          144     51.99%     51.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::32768-65535            9      3.25%     55.23% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-98303           58     20.94%     76.17% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::98304-131071            7      2.53%     78.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-163839           17      6.14%     84.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::163840-196607           10      3.61%     88.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-229375           10      3.61%     92.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::229376-262143            6      2.17%     94.22% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-294911            6      2.17%     96.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::294912-327679            7      2.53%     98.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.36%     99.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.36%     99.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::425984-458751            1      0.36%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total          277                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB          264     95.31%     95.31% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           13      4.69%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total          277                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data          414                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total          414                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data          277                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total          277                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total          691                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits        41838                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses           36                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts           36                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses        41874                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits          41838                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses           36                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses        41874                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks           36                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor           36                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           32                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples           36                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0           36    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total           36                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples           36                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 24951.388889                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 11195.518571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 32229.800953                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-8191           21     58.33%     58.33% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::8192-16383            5     13.89%     72.22% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::57344-65535            4     11.11%     83.33% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-73727            1      2.78%     86.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::73728-81919            1      2.78%     88.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::81920-90111            4     11.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total           36                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB           32     88.89%     88.89% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB            4     11.11%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total           36                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst           36                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total           36                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst           36                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total           36                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total           72                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions          132                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples           67                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 94794087.925373                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 69329634.312170                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            7     10.45%     10.45% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10           60     89.55%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162652102                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total           67                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON    162448859                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   6351203891                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts        82631                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps        99817                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles          25002409                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.numInsts           16980145                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.numOps             18021461                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.numDiscardedOps       271078                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus1.numFetchSuspends            3                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus1.quiesceCycles        733217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.cpi                1.472450                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.679140                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.committedInstType_0::No_OpClass          357      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntAlu     13394054     74.32%     74.32% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntMult       674273      3.74%     78.07% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntDiv        14845      0.08%     78.15% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatAdd         6926      0.04%     78.19% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCmp          659      0.00%     78.19% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCvt          670      0.00%     78.19% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMult           82      0.00%     78.19% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMultAcc           65      0.00%     78.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatDiv           36      0.00%     78.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMisc       753984      4.18%     82.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatSqrt            0      0.00%     82.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAdd            0      0.00%     82.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAddAcc            0      0.00%     82.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAlu        38235      0.21%     82.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCmp            0      0.00%     82.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCvt            0      0.00%     82.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMisc         3882      0.02%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMult            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMultAcc            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShift            5      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShiftAcc            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdDiv            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSqrt            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAdd            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAlu            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCmp            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCvt            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatDiv            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMisc            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMult            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatSqrt            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAdd            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAlu            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceCmp            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAes            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAesMix            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash2            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash2            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma2            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma3            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdPredAlu            0      0.00%     82.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemRead      1786172      9.91%     92.52% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemWrite      1347216      7.48%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::total     18021461                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups      3463633                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted      2272188                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect        87821                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups      2055118                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits      1976011                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.961507                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed       296119                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect         5205                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups        62997                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits        60523                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses         2474                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted         1292                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data      3086473                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total      3086473                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data      3086754                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total      3086754                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data        30011                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total        30011                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data        30110                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total        30110                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data    650568000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total    650568000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data    650568000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total    650568000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data      3116484                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total      3116484                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data      3116864                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total      3116864                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.009630                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.009630                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.009660                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.009660                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 21677.651528                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 21677.651528                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 21606.376619                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 21606.376619                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks        19996                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total        19996                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data         2786                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total         2786                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data         2786                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total         2786                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data        27225                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total        27225                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data        27324                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total        27324                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         1673                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         1673                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data    600765000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total    600765000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data    604437750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total    604437750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    171456500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    171456500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.008736                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.008736                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.008767                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.008767                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 22066.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 22066.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 22121.129776                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 22121.129776                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 102484.459056                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 102484.459056                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements        26882                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data         7550                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total         7550                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data         7550                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total         7550                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data      1771704                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total      1771704                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data        14323                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total        14323                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data    446977000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total    446977000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data      1786027                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total      1786027                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.008019                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.008019                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 31206.939887                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 31206.939887                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data          560                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total          560                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data        13763                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total        13763                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          777                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total          777                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data    432235000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total    432235000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    171456500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    171456500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.007706                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.007706                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 31405.580179                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 31405.580179                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 220664.736165                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 220664.736165                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data           42                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total           42                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data           44                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total           44                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.045455                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.045455                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.045455                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          239                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          239                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data           97                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total           97                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data          336                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total          336                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.288690                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.288690                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data           97                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total           97                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data      3664750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total      3664750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.288690                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.288690                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 37780.927835                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 37780.927835                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data         7550                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total         7550                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data         7550                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total         7550                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data         7678                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total         7678                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data          536                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total          536                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data      4602750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total      4602750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data         8214                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total         8214                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.065254                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.065254                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  8587.220149                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  8587.220149                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data            3                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total            3                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data          533                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total          533                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data      4414750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total      4414750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.064889                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.064889                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  8282.833021                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  8282.833021                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data          105                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total          105                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data         8499                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total         8499                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    115047750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    115047750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data         8604                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total         8604                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.987796                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.987796                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 13536.621956                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 13536.621956                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data         8499                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total         8499                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    112923000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    112923000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.987796                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.987796                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 13286.621956                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 13286.621956                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data      1314664                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total      1314664                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data         7189                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total         7189                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data     88543250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total     88543250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data      1321853                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total      1321853                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.005439                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.005439                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 12316.490472                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 12316.490472                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data         2226                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total         2226                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data         4963                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total         4963                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data          896                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total          896                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data     55607000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total     55607000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.003755                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.003755                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11204.311908                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 11204.311908                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   507.499606                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs      3169386                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs        27832                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs   113.875611                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   507.499606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.991210                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.991210                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::1           31                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2          278                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3          195                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses      6307676                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses      6307676                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        16071                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total        16071                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        16071                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total        16071                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total         4334                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total         4334                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    127010166                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total    127010166                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    127010166                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total    127010166                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        20405                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total        20405                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        20405                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total        20405                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.212399                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.212399                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29305.529765                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 29305.529765                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29305.529765                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 29305.529765                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks         4190                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total         4190                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total         4334                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total         4334                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    122676166                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total    122676166                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    122676166                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total    122676166                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.212399                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.212399                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 28305.529765                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 28305.529765                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 28305.529765                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 28305.529765                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements         4190                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        16071                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total        16071                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total         4334                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    127010166                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total    127010166                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        20405                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total        20405                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.212399                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29305.529765                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 29305.529765                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         4334                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total         4334                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    122676166                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total    122676166                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.212399                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.212399                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 28305.529765                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 28305.529765                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    15.993893                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs        20599                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs         4350                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     4.735402                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    15.993893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.999618                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.999618                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::3           15                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses       167574                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses       167574                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch2.intInstructions     12123572                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.vecInstructions       832104                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.loadInstructions      1527391                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.storeInstructions       702184                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.amoInstructions         9496                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst      6687203                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total      6687203                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst      6687203                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total      6687203                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst        56132                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total        56132                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst        56132                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total        56132                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst    915039500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total    915039500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst    915039500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total    915039500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst      6743335                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total      6743335                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst      6743335                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total      6743335                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.008324                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.008324                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.008324                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.008324                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 16301.565952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 16301.565952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 16301.565952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 16301.565952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks        56133                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total        56133                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst        56132                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total        56132                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst        56132                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total        56132                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst    901006250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total    901006250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst    901006250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total    901006250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.008324                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.008324                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.008324                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.008324                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 16051.561498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 16051.561498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 16051.561498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 16051.561498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements        56133                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst      6687203                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total      6687203                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst        56132                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total        56132                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst    915039500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total    915039500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst      6743335                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total      6743335                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.008324                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.008324                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 16301.565952                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 16301.565952                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst        56132                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total        56132                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst    901006250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total    901006250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.008324                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.008324                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 16051.561498                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 16051.561498                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs      6766763                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs        56901                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs   118.921689                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2           34                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::3          718                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses     20286138                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses     20286138                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker         3214                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total         3214                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker         3214                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total         3214                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total          601                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total          601                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     20853149                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total     20853149                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     20853149                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total     20853149                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         3815                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total         3815                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         3815                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total         3815                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.157536                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.157536                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 34697.419301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 34697.419301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 34697.419301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 34697.419301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks          581                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total          581                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total          601                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total          601                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     20252149                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total     20252149                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     20252149                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total     20252149                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.157536                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.157536                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 33697.419301                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 33697.419301                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 33697.419301                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 33697.419301                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements          581                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker         3214                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total         3214                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total          601                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     20853149                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total     20853149                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         3815                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total         3815                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.157536                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 34697.419301                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 34697.419301                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          601                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total          601                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     20252149                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total     20252149                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.157536                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.157536                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 33697.419301                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 33697.419301                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    15.995470                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs         3869                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs          617                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.270665                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    15.995470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.999717                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.999717                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses        31121                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses        31121                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      1806016                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses         5215                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      1361494                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses          832                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts         2688                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          110                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           25                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults          175                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      1811231                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      1362326                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        3167510                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses         6047                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      3173557                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks         6022                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor         6022                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           62                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2626                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples         6022                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0         6022    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total         6022                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples         2688                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 48035.714286                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 18303.129141                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 73530.737648                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535         1948     72.47%     72.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071          361     13.43%     85.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607          205      7.63%     93.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143          134      4.99%     98.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679           22      0.82%     99.33% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215            8      0.30%     99.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751            6      0.22%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287            3      0.11%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total         2688                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB         2626     97.69%     97.69% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB           62      2.31%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total         2688                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data         6022                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total         6022                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data         2688                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total         2688                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total         8710                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits      6744121                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses          959                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts          929                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          113                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults          705                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses      6745080                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits        6744121                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses          959                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses      6745080                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks          959                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor          959                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           21                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          908                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples          959                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0          959    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total          959                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples          929                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 26390.473628                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 11604.087665                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 42179.896099                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767          711     76.53%     76.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535           55      5.92%     82.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303          145     15.61%     98.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071            2      0.22%     98.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839            2      0.22%     98.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607            1      0.11%     98.60% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375            5      0.54%     99.14% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143            1      0.11%     99.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911            3      0.32%     99.57% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679            3      0.32%     99.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::360448-393215            1      0.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total          929                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB          908     97.74%     97.74% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           21      2.26%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total          929                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst          959                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total          959                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          929                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total          929                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         1888                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions            6                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean     61101848                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 55846844.834344                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value      1824500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    112729544                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON   6713084956                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    183305544                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts     16980145                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps     18021461                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles            204261                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.numInsts              24139                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.numOps                28096                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.numDiscardedOps         2767                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus2.numFetchSuspends           41                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus2.quiesceCycles      25837124                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.cpi                8.461867                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.118177                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntAlu        19551     69.59%     69.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntMult          127      0.45%     70.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntDiv           44      0.16%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatAdd            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCmp            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCvt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMult            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMultAcc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatDiv            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMisc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatSqrt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAdd            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAddAcc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAlu            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCmp            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCvt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMisc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMult            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMultAcc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShift            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShiftAcc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdDiv            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSqrt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAdd            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAlu            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCmp            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCvt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatDiv            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMult            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatSqrt            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAdd            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAlu            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceCmp            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAes            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAesMix            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash2            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash2            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma2            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma3            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdPredAlu            0      0.00%     70.20% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemRead         4696     16.71%     86.91% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemWrite         3678     13.09%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::total        28096                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups         7727                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted         3769                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect          737                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups         3539                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits         2587                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.730997                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed         1615                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect          231                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups           61                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits           10                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses           51                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted           36                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data         8434                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total         8434                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data         8434                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total         8434                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data          235                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total          235                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data          235                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total          235                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data      9403750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total      9403750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data      9403750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total      9403750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data         8669                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total         8669                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data         8669                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total         8669                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.027108                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.027108                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.027108                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.027108                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 40015.957447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 40015.957447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 40015.957447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 40015.957447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks           33                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total           33                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data           35                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total           35                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data           35                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total           35                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data          200                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total          200                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data          200                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total          200                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data            6                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total            6                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data      7918000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total      7918000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data      7918000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total      7918000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       107500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total       107500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.023071                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.023071                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.023071                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.023071                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data        39590                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total        39590                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data        39590                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total        39590                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 17916.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 17916.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements           59                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data         4952                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total         4952                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data          151                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total          151                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data      6053750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total      6053750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data         5103                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total         5103                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.029590                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.029590                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 40091.059603                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 40091.059603                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data            6                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data          145                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total          145                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data            4                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total            4                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data      5911750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total      5911750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       107500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total       107500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.028415                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.028415                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 40770.689655                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 40770.689655                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data        26875                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total        26875                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data          101                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total          101                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data            9                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total            9                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data        40250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total        40250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data          110                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.081818                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.081818                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data  4472.222222                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total  4472.222222                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data            9                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total            9                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data        38000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total        38000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.081818                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.081818                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data  4222.222222                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total  4222.222222                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data         3482                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total         3482                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data           84                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data      3350000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total      3350000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data         3566                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total         3566                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.023556                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.023556                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 39880.952381                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 39880.952381                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data           29                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total           29                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data           55                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total           55                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data            2                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data      2006250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total      2006250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.015423                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.015423                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 36477.272727                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 36477.272727                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   213.510873                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs        13042                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs          334                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    39.047904                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   213.510873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.417013                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.417013                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          230                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::3          176                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::4           54                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.449219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses        17744                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses        17744                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker          137                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total          137                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker          137                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total          137                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total           42                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total           42                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      2009958                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total      2009958                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      2009958                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total      2009958                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker          179                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total          179                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker          179                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total          179                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.234637                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.234637                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 47856.142857                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 47856.142857                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 47856.142857                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 47856.142857                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks           42                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total           42                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1967958                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total      1967958                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1967958                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total      1967958                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.234637                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.234637                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 46856.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 46856.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 46856.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 46856.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements           42                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker          137                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total          137                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total           42                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker      2009958                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total      2009958                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker          179                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total          179                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.234637                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 47856.142857                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 47856.142857                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1967958                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total      1967958                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.234637                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.234637                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 46856.142857                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 46856.142857                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs          293                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs           58                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     5.051724                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::3           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses         1474                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses         1474                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch2.intInstructions        20104                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.loadInstructions         5316                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.storeInstructions         1720                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.amoInstructions          137                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst        12772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total        12772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst        12772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total        12772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst          643                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total          643                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst          643                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total          643                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst     36462250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total     36462250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst     36462250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total     36462250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst        13415                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total        13415                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst        13415                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total        13415                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.047931                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.047931                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.047931                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.047931                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 56706.454121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 56706.454121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 56706.454121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 56706.454121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks          494                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total          494                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst          643                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total          643                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst          643                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total          643                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst     36301500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total     36301500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst     36301500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total     36301500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.047931                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.047931                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.047931                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.047931                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 56456.454121                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 56456.454121                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 56456.454121                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 56456.454121                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements          494                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst        12772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total        12772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst          643                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total          643                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst     36462250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total     36462250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst        13415                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total        13415                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.047931                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.047931                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 56706.454121                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 56706.454121                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst          643                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total          643                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst     36301500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total     36301500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.047931                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.047931                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 56456.454121                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 56456.454121                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   610.910427                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs        21024                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs         1146                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    18.345550                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   610.910427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.795456                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.795456                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          652                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::3          536                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4          116                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024     0.848958                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses        40888                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses        40888                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker          106                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total          106                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker          106                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total          106                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total            9                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total            9                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker       546991                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total       546991                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker       546991                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total       546991                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker          115                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total          115                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker          115                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total          115                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.078261                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.078261                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60776.777778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 60776.777778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60776.777778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 60776.777778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks            9                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total            9                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       537991                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total       537991                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       537991                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total       537991                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.078261                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.078261                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 59776.777778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 59776.777778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 59776.777778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 59776.777778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements            9                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker          106                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total          106                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker       546991                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total       546991                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker          115                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total          115                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.078261                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60776.777778                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 60776.777778                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       537991                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total       537991                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.078261                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.078261                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 59776.777778                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 59776.777778                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs          273                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs           25                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs    10.920000                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::3           10                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::4            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses          929                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses          929                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits         5141                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses           50                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits         3712                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses            4                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts           17                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            1                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses         5191                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses         3716                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits           8853                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses           54                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses         8907                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks           53                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor           53                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           17                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples           53                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0           53    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total           53                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples           17                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 77367.647059                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 44299.327399                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 66811.600652                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-16383            6     35.29%     35.29% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::49152-65535            1      5.88%     41.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-81919            1      5.88%     47.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::81920-98303            6     35.29%     82.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::180224-196607            2     11.76%     94.12% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::212992-229375            1      5.88%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total           17                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB           17    100.00%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total           17                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data           53                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total           53                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data           17                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total           17                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total           70                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits        13421                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses           29                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts           29                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses        13450                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits          13421                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses           29                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses        13450                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks           29                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor           29                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           28                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples           29                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0           29    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total           29                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples           29                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 23431.034483                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean  9151.479761                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 41202.293655                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-16383           24     82.76%     82.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::81920-98303            3     10.34%     93.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::114688-131071            1      3.45%     96.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::147456-163839            1      3.45%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total           29                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB           28     96.55%     96.55% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            1      3.45%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total           29                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst           29                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total           29                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst           29                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total           29                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions           82                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples           42                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 153871550.142857                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 31129419.720613                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value      3308750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162652132                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total           42                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON     51049894                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   6462605106                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts        24139                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps        28096                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           1232723                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.numInsts             156142                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.numOps               183081                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.numDiscardedOps        14687                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus3.numFetchSuspends           41                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus3.quiesceCycles      24808663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.cpi                7.894884                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.126664                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.committedInstType_0::No_OpClass          111      0.06%      0.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntAlu       123265     67.33%     67.39% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntMult          350      0.19%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntDiv           72      0.04%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatAdd            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCmp            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCvt            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMult            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMultAcc            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatDiv            0      0.00%     67.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMisc           17      0.01%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatSqrt            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAdd            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAddAcc            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAlu            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCmp            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCvt            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMisc            5      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMult            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMultAcc            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShift            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShiftAcc            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdDiv            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSqrt            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAdd            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCmp            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCvt            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatDiv            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMisc            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMult            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatSqrt            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAdd            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAlu            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceCmp            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAes            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAesMix            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash2            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash2            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma2            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma3            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdPredAlu            0      0.00%     67.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemRead        33867     18.50%     86.13% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemWrite        25394     13.87%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::total       183081                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups        43561                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted        26625                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect         4192                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups        22601                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits        15303                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.677094                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed         5813                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect          542                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups          548                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits           84                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses          464                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted          159                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data        55665                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total        55665                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data        55668                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total        55668                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data         4580                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total         4580                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data         4637                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total         4637                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data    121154000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total    121154000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data    121154000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total    121154000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data        60245                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total        60245                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data        60305                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total        60305                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.076023                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.076023                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.076892                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.076892                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 26452.838428                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 26452.838428                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 26127.668751                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 26127.668751                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks         2792                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total         2792                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data          670                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total          670                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data          670                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total          670                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data         3910                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total         3910                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data         3967                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total         3967                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data            9                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data    102527000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total    102527000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data    104832500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total    104832500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       135500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       135500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.064902                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.064902                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.065782                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.065782                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 26221.739130                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 26221.739130                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 26426.140660                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 26426.140660                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 15055.555556                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 15055.555556                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements         3790                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data           11                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total           11                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data        33256                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total        33256                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data         2356                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total         2356                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data     75552250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total     75552250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data        35612                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total        35612                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.066157                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.066157                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 32068.017827                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 32068.017827                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data          102                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total          102                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data         2254                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total         2254                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data            5                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total            5                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data     72367250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total     72367250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       135500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       135500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.063293                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.063293                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 32106.144632                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 32106.144632                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data        27100                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total        27100                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data            3                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total            3                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data           57                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total           57                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data           60                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total           60                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.950000                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.950000                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data           57                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total           57                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data      2305500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total      2305500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.950000                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.950000                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 40447.368421                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 40447.368421                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data           10                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total           10                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data           10                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total           10                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data          612                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total          612                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data          125                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total          125                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data       855000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total       855000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data          737                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total          737                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.169607                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.169607                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data         6840                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total         6840                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data          125                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total          125                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data       823750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total       823750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.169607                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.169607                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data         6590                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total         6590                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data            6                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total            6                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data          792                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total          792                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data     11183250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total     11183250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data          798                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total          798                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.992481                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.992481                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 14120.265152                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 14120.265152                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data          792                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total          792                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data     10985250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total     10985250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.992481                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.992481                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13870.265152                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 13870.265152                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data        22403                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total        22403                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data         1432                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total         1432                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data     34418500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total     34418500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data        23835                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total        23835                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.060080                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.060080                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 24035.265363                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 24035.265363                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data          568                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total          568                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data          864                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total          864                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data            4                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total            4                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data     19174500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total     19174500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.036249                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.036249                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 22192.708333                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 22192.708333                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   488.567037                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs        68474                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs         4395                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    15.579977                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   488.567037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.954232                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.954232                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          495                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::3          495                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.966797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses       126132                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses       126132                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         1920                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total         1920                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         1920                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total         1920                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total          892                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total          892                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     26878358                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total     26878358                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     26878358                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total     26878358                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         2812                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total         2812                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         2812                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total         2812                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.317212                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.317212                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30132.688341                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 30132.688341                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30132.688341                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 30132.688341                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks          886                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total          886                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total          892                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total          892                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     25986358                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total     25986358                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     25986358                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total     25986358                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.317212                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.317212                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29132.688341                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 29132.688341                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29132.688341                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 29132.688341                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements          886                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         1920                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total         1920                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total          892                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     26878358                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total     26878358                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         2812                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total         2812                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.317212                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30132.688341                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 30132.688341                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          892                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total          892                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     25986358                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total     25986358                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317212                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.317212                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29132.688341                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 29132.688341                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse    15.999324                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs         2864                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs          908                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.154185                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker    15.999324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses        23388                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses        23388                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch2.intInstructions       120281                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.vecInstructions           38                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.loadInstructions        34871                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.storeInstructions        11313                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.amoInstructions          946                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst        63782                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total        63782                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst        63782                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total        63782                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst         6258                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total         6258                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst         6258                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total         6258                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst    156786500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total    156786500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst    156786500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total    156786500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst        70040                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total        70040                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst        70040                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total        70040                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.089349                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.089349                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.089349                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.089349                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 25053.771173                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 25053.771173                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 25053.771173                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 25053.771173                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks         6258                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total         6258                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst         6258                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total         6258                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst         6258                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total         6258                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst    155222000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total    155222000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst    155222000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total    155222000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.089349                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.089349                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.089349                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.089349                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 24803.771173                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 24803.771173                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 24803.771173                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 24803.771173                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements         6258                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst        63782                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total        63782                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst         6258                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total         6258                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst    156786500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total    156786500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst        70040                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total        70040                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.089349                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.089349                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 25053.771173                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 25053.771173                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst         6258                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total         6258                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst    155222000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total    155222000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.089349                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.089349                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 24803.771173                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 24803.771173                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs        81068                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs         7026                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    11.538286                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::3          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses       216378                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses       216378                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker         1081                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total         1081                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker         1081                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total         1081                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total          195                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total          195                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7600305                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total      7600305                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7600305                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total      7600305                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         1276                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total         1276                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         1276                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total         1276                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.152821                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.152821                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 38975.923077                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 38975.923077                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 38975.923077                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 38975.923077                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks          193                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total          193                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total          195                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total          195                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7405305                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total      7405305                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7405305                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total      7405305                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.152821                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.152821                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 37975.923077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 37975.923077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 37975.923077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 37975.923077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements          193                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker         1081                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total         1081                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total          195                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      7600305                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total      7600305                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         1276                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total         1276                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.152821                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 38975.923077                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 38975.923077                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          195                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total          195                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7405305                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total      7405305                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.152821                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.152821                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 37975.923077                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 37975.923077                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse    15.999787                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs         1370                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs          211                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     6.492891                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker    15.999787                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses        10403                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses        10403                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits        36010                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses          652                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits        25807                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          116                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          557                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries           74                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            8                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          103                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses        36662                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses        25923                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits          61817                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses          768                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses        62585                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks          760                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor          760                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           14                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          543                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples          760                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0          760    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total          760                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples          557                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 49105.475763                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 19434.018220                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 72180.712723                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767          387     69.48%     69.48% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535            6      1.08%     70.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303           80     14.36%     84.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071            6      1.08%     86.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839           22      3.95%     89.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607           22      3.95%     93.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-229375           10      1.80%     95.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143           16      2.87%     98.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911            3      0.54%     99.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.54%     99.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.18%     99.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::491520-524287            1      0.18%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total          557                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          543     97.49%     97.49% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           14      2.51%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          557                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data          760                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total          760                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          557                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          557                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         1317                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits        70104                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          321                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          320                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults           38                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses        70425                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits          70104                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          321                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses        70425                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          321                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          321                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          312                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          321                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          321    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          321                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples          320                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 27907.031250                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 12042.046096                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 44180.013342                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767          239     74.69%     74.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535           35     10.94%     85.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303           36     11.25%     96.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071            1      0.31%     97.19% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839            1      0.31%     97.50% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607            2      0.62%     98.12% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-229375            3      0.94%     99.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::229376-262143            1      0.31%     99.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            1      0.31%     99.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::294912-327679            1      0.31%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total          320                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          312     97.50%     97.50% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB            8      2.50%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          320                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          321                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          321                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          320                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          320                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total          641                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions           82                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples           42                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 147749757.761905                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 41855728.451328                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value      3308750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162652138                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total           42                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON    308165424                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   6205489826                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts       156142                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps       183081                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker          332                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker            5                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst         1656                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data          145                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker         2757                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker          320                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst        45001                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data        12091                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker            4                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst          156                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data           41                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker          583                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker          102                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst         4246                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data         1887                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total        69347                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker          332                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker            5                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst         1656                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data          145                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker         2757                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker          320                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst        45001                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data        12091                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker            4                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst          156                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data           41                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker          583                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker          102                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst         4246                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data         1887                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total        69347                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker          265                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst         1300                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data          206                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          243                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst        11131                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data         6274                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst          487                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data           98                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          293                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst         2012                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data         1159                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total        24966                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker          265                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst         1300                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data          206                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          243                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst        11131                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data         6274                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst          487                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data           98                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          293                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst         2012                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data         1159                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total        24966                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     20270750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker       687750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst     92873000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data     17688750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    106424750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     18218750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst    726446500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data    436928000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1807750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker       511500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst     35466500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data      7477500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     22571500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      6758250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst    138230250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data     85312500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   1717674000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     20270750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker       687750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst     92873000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data     17688750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    106424750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     18218750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst    726446500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data    436928000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1807750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker       511500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst     35466500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data      7477500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     22571500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      6758250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst    138230250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data     85312500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   1717674000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst         2956                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data          351                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker         4128                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          563                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst        56132                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data        18365                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst          643                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data          139                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker          876                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          193                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst         6258                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data         3046                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total        94313                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst         2956                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data          351                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker         4128                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          563                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst        56132                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data        18365                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst          643                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data          139                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker          876                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          193                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst         6258                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data         3046                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total        94313                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.443886                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.439783                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.586895                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.431616                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.198300                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.341628                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.757387                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.705036                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.334475                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.471503                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.321508                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.380499                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.264714                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.443886                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.439783                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.586895                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.431616                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.198300                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.341628                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.757387                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.705036                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.334475                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.471503                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.321508                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.380499                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.264714                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 76493.396226                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker        68775                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 71440.769231                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 85867.718447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77625.638220                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74974.279835                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 65263.363579                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 69641.058336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 86083.333333                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker       102300                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 72826.488706                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 76301.020408                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 77035.836177                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74266.483516                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 68702.907555                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 73608.714409                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 68800.528719                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 76493.396226                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker        68775                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 71440.769231                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 85867.718447                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77625.638220                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74974.279835                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 65263.363579                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 69641.058336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 86083.333333                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker       102300                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 72826.488706                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 76301.020408                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 77035.836177                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74266.483516                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 68702.907555                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 73608.714409                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 68800.528719                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks         7431                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total         7431                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           12                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data           12                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total           44                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           12                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data           12                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total           44                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          264                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst         1300                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data          206                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          241                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst        11119                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data         6268                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst          487                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data           98                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          291                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           88                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst         2006                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data         1147                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total        24922                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          264                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst         1300                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data          206                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          241                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst        11119                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data         6268                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst          487                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data           98                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          291                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           88                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst         2006                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data         1147                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         1380                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total        26302                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data           65                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         1673                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data            6                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data            9                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         1753                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     19931750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       675250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst     91248000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data     17431250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    104711000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     17777750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst    711686500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data    428649001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1781500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       505250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst     34857003                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data      7354751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     22057500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      6441750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst    135336500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data     83250500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   1683695255                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     19931750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       675250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst     91248000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data     17431250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    104711000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     17777750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst    711686500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data    428649001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1781500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       505250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst     34857003                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data      7354751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     22057500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      6441750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst    135336500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data     83250500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    104738247                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   1788433502                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      2524250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    169124500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data        95500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       120500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    171864750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.442211                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.439783                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.586895                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.428064                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.198087                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.341301                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.757387                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.705036                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.332192                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.455959                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.320550                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.376559                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.264248                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.442211                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.439783                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.586895                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.428064                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.198087                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.341301                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.757387                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.705036                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.332192                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.455959                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.320550                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.376559                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.278880                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 75499.053030                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker        67525                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 70190.769231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 84617.718447                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 76375.638220                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73766.597510                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 64006.340498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 68386.885929                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84833.333333                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       101050                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 71574.954825                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 75048.479592                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 75798.969072                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 73201.704545                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 67465.852443                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 72581.081081                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 67558.593010                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 75499.053030                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker        67525                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 70190.769231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 84617.718447                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 76375.638220                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73766.597510                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 64006.340498                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 68386.885929                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84833.333333                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       101050                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 71574.954825                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 75048.479592                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 75798.969072                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 73201.704545                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 67465.852443                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 72581.081081                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 75897.280435                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 67996.103034                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 38834.615385                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 101090.555888                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 15916.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 13388.888889                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 98040.359384                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             13178                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks         6119                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total         6119                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         1380                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         1380                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    104738247                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    104738247                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 75897.280435                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 75897.280435                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data          629                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data            3                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total          632                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data          789                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total         8659                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data         8499                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data          792                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total         9291                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.925991                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.996212                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.931977                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data          789                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total         8659                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data     94070000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data      9354000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    103424000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.925991                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.996212                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.931977                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11952.986023                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 11855.513308                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 11944.104400                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker          332                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker            5                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst         1656                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker         2757                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker          320                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst        45001                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker            4                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst          156                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker          583                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker          102                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst         4246                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total        55183                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker          265                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst         1300                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker          243                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst        11131                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst          487                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          293                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst         2012                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        17229                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     20270750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker       687750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst     92873000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    106424750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     18218750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst    726446500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker      1807750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker       511500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst     35466500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     22571500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      6758250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst    138230250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   1170267250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker          597                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker           15                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst         2956                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker         4128                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          563                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst        56132                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker           42                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker            9                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst          643                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker          876                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          193                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst         6258                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total        72412                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.443886                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.439783                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.431616                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.198300                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.757387                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.334475                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.471503                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.321508                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.237930                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 76493.396226                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker        68775                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 71440.769231                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77625.638220                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74974.279835                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 65263.363579                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 86083.333333                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker       102300                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 72826.488706                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 77035.836177                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74266.483516                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 68702.907555                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 67924.270126                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           12                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker            3                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst            6                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total           26                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          264                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker           10                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst         1300                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          241                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst        11119                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker            5                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst          487                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          291                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker           88                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst         2006                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        17203                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     19931750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker       675250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst     91248000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    104711000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     17777750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst    711686500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker      1781500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       505250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst     34857003                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     22057500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      6441750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst    135336500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1147009753                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.442211                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.666667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.439783                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.332122                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.428064                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.198087                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.500000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.555556                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.757387                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.332192                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.455959                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.320550                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.237571                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 75499.053030                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker        67525                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 70190.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 76375.638220                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73766.597510                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 64006.340498                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84833.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker       101050                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 71574.954825                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 75798.969072                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 73201.704545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 67465.852443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 66674.984189                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data           20                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data         4278                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data            7                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data          648                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total         4953                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data           15                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data          576                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data           28                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data          237                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total          856                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data      1652750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data     37829750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data      1836250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data     16664000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total     57982750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data           35                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data         4854                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data           35                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data          885                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total         5809                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.428571                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.118665                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.800000                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.267797                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.147358                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 110183.333333                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 65676.649306                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 65580.357143                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 70312.236287                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 67736.857477                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data            2                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data            8                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total           10                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data           15                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data          574                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data           28                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data          229                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total          846                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data      1634000                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data     37045500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data      1801250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data     15986500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     56467250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.428571                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.118253                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.800000                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.258757                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.145636                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 108933.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 64539.198606                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 64330.357143                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 69810.043668                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 66746.158392                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data           45                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          777                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data            4                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data            5                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total          831                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      2524250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    169124500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data        95500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       120500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    171864750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 56094.444444                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 217663.449163                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data        23875                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data        24100                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 206816.787004                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data          125                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data         7813                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data           34                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data         1239                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total         9211                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data          191                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data         5698                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data           70                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data          922                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total         6881                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data     16036000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data    399098250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data      5641250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data     68648500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total    489424000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data          316                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data        13511                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data          104                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data         2161                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total        16092                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.604430                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.421730                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.673077                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.426654                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.427604                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 83958.115183                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 70041.812917                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 80589.285714                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 74456.073753                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 71126.871094                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data            4                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            4                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total            8                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data          191                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data         5694                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data           70                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data          918                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total         6873                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data     15797250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data    391603501                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data      5553501                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data     67264000                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total    480218252                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.604430                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.421434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.673077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.424803                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.427107                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 82708.115183                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 68774.763084                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 79335.728571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 73272.331155                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 69870.253456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data            3                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data           75                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data            6                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total           84                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data           26                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          253                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data            9                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data           28                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total          316                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data       124750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data      1543750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data        13500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data       183500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      1865500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data           29                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          328                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data           34                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total          400                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.896552                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.771341                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.823529                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.790000                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  4798.076923                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  6101.778656                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data         1500                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  6553.571429                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  5903.481013                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data           26                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          253                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data            9                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data           28                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total          316                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data       326750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      3205250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data       109750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data       339000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      3980750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.896552                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.771341                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.823529                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.790000                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12567.307692                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12668.972332                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12194.444444                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12107.142857                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12597.310127                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           20                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data          896                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data            2                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data            4                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total          922                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks        56996                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total        56996                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks        56996                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total        56996                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks        23047                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total        23047                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks        23047                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total        23047                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses        24922                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued         1541                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         1419                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful           13                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.008436                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.000521                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache          138                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR           23                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate          161                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified         1549                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage          259                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15474.573605                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs          169560                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs         95951                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.767152                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 15419.359390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    55.214215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.941123                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.003370                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.944493                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022           35                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          213                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        14918                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           34                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3          213                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2          345                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3        14547                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.002136                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.013000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.910522                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses       3127035                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses      3127035                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq          831                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp        90507                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq          922                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp          922                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty        30478                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean        72350                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict        38808                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         2563                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq          922                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp          922                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq         6048                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp         6048                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq        72674                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq        17001                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq         9291                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp         9291                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         8864                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2085                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port           45                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1791                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       168398                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        85277                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1745                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        12652                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1780                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          428                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port           27                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          126                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        18774                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11772                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          581                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2654                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total       316999                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       378112                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        37143                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        76416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      7185024                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2458490                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        73216                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       532352                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        72768                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11032                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       801024                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       373666                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        24704                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       112768                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total     12145163                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops              42579                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic       565824                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples       148336                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.588502                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     1.143354                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0       103683     69.90%     69.90% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        21075     14.21%     84.11% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        12989      8.76%     92.86% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3         6185      4.17%     97.03% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4         3007      2.03%     99.06% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          201      0.14%     99.19% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          236      0.16%     99.35% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7          499      0.34%     99.69% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8          411      0.28%     99.97% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9           42      0.03%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            8      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           10                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total       148336                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy     76890000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy      1479743                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy       511994                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy         4500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy        21000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy      3131988                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy      1831992                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy        98496                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy       446747                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy         7500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy       298749                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy     28074468                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy     12283742                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy       300998                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy      2167996                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy       323243                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy       101997                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests       209488                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        97230                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests        25990                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops        25114                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops         9061                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        16053                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                  780                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                 780                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                 889                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp                889                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           70                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         3338                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    3338                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           55                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         3323                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     3323                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy               69000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            3096252                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            2449000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples      7431.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples       264.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples        10.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples      1300.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples       205.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples      1371.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples       241.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples     11120.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples      6251.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples        21.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples       487.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples        97.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples       291.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples        88.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples      2006.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples      1143.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      1353.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.003602670500                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          388                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          388                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState              58785                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState              7051                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                      26259                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                      7431                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                    26259                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                    7431                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     6                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     25.51                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                26259                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                7431                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  20549                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                   3520                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                    833                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                    417                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                    248                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                    182                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    163                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    156                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    140                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                     25                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                    10                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     5                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     3                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     2                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   165                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   220                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   358                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   420                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   441                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   451                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   462                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                   465                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                   477                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                   477                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                   484                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                   470                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                   461                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                   443                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                   426                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                   393                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                   392                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                   390                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     67.335052                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev    87.189426                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-31           167     43.04%     43.04% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::32-63           73     18.81%     61.86% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::64-95           56     14.43%     76.29% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::96-127           31      7.99%     84.28% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::128-159           20      5.15%     89.43% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::160-191           14      3.61%     93.04% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::192-223           10      2.58%     95.62% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::224-255            6      1.55%     97.16% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::256-287            4      1.03%     98.20% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::320-351            1      0.26%     98.45% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::352-383            2      0.52%     98.97% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::448-479            1      0.26%     99.23% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::512-543            1      0.26%     99.48% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::608-639            1      0.26%     99.74% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::736-767            1      0.26%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          388                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     19.162371                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    18.645507                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     5.067190                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             202     52.06%     52.06% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17              13      3.35%     55.41% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18              45     11.60%     67.01% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              16      4.12%     71.13% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              12      3.09%     74.23% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21              21      5.41%     79.64% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22              11      2.84%     82.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23               5      1.29%     83.76% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24               9      2.32%     86.08% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               7      1.80%     87.89% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               6      1.55%     89.43% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               5      1.29%     90.72% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28               4      1.03%     91.75% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29              13      3.35%     95.10% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               5      1.29%     96.39% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::31               1      0.26%     96.65% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               1      0.26%     96.91% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::34               5      1.29%     98.20% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               2      0.52%     98.71% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::38               1      0.26%     98.97% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::40               1      0.26%     99.23% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::41               1      0.26%     99.48% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::43               1      0.26%     99.74% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::44               1      0.26%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          388                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                    384                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                1680576                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys              475584                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             261206158.34252486                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             73918388.46274810                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                   6432387750                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                    190928.70                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker        16896                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker          640                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst        83200                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data        13120                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker        87744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker        15424                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst       711680                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data       400064                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker         1344                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker          320                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst        31168                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data         6208                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker        18624                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker         5632                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst       128384                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data        73152                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher        86592                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks       475840                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 2626087.276835620869                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 99473.002910440176                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 12931490.378357222304                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 2039196.559664023574                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 13637748.699021348730                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 2397299.370141608175                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 110613979.236409470439                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 62180574.119316153228                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 208893.306111924379                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 49736.501455220088                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 4844335.241738436744                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 964888.128231269773                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 2894664.384693809319                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 875362.425611873507                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 19954284.383834298700                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 11369764.232663312927                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 13458697.293782556430                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 73958177.663912266493                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker          264                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker           10                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst         1300                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data          205                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker          241                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst        11120                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data         6257                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker           21                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker            5                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst          487                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data           97                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker          291                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker           88                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst         2006                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data         1143                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         1353                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks         7431                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker     10676750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker       323500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst     46681000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data     10332500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker     56621000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker      9290250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst    331730000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data    214007257                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker      1044000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker       328750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst     18197500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data      4012000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker     11825500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker      3345500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst     66773000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data     43864772                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher     61898764                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 138627029750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     40442.23                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     32350.00                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     35908.46                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     50402.44                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     41299.05                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     38548.76                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     29831.83                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     34202.85                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     49714.29                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     65750.00                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     37366.53                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     41360.82                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     40637.46                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     38017.05                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     33286.64                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     38376.88                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     45749.27                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks  18655232.10                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        16896                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker          640                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst        83200                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data        13120                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker        87744                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        15424                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst       711680                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data       400448                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker         1344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker          320                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst        31168                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data         6208                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        18624                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker         5632                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       128384                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data        73152                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher        86592                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       1680576                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst        83200                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst       711680                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst        31168                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       128384                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total       954432                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks       475584                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total       475584                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker          264                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst         1300                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data          205                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker         1371                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker          241                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst        11120                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data         6257                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker           21                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker            5                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst          487                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data           97                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker          291                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker           88                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst         2006                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data         1143                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         1353                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total          26259                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks         7431                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total          7431                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      2626087                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker        99473                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     12931490                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data      2039197                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker     13637749                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker      2397299                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst    110613979                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data     62240258                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker       208893                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker        49737                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst      4844335                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data       964888                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      2894664                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker       875362                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     19954284                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data     11369764                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher     13458697                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total        261206158                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     12931490                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst    110613979                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst      4844335                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     19954284                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total    148344089                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks     73918388                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total        73918388                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks     73918388                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      2626087                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker        99473                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     12931490                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data      2039197                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker     13637749                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker      2397299                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst    110613979                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data     62240258                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker       208893                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker        49737                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst      4844335                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data       964888                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      2894664                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker       875362                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     19954284                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     11369764                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher     13458697                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total       335124547                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts               26253                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts               7435                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         1003                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1          876                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         1579                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         1640                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         1089                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         2163                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         2251                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         1190                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         3080                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         1339                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         1504                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         1226                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12         1188                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13         1652                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14         2755                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         1718                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0          363                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1          448                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2          278                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3          632                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4          711                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5          588                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6          497                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          504                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          403                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          465                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          237                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12          413                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13          542                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14          476                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15          474                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat              398708293                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            131265000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat         890952043                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               15187.15                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          33937.15                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              15534                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              3173                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           59.17                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          42.68                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        14990                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   143.938092                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   106.793575                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   155.708613                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127         8248     55.02%     55.02% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255         4598     30.67%     85.70% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         1109      7.40%     93.10% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511          386      2.58%     95.67% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639          230      1.53%     97.20% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          137      0.91%     98.12% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895           76      0.51%     98.63% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023           53      0.35%     98.98% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          153      1.02%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        14990                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              1680192                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten            475840                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW             261.146475                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW              73.958178                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   2.62                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               2.04                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.58                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              55.53                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy       48045060                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       25536555                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy      84259140                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     20572020                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 508307280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy   1269592350                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy   1403872800                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy   3360185205                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   522.262051                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3638159250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF    215020000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT   2586932750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy       59219160                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy       31475730                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     103758480                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     18405720                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 508307280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy   2324322630                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy    515583360                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy   3561072360                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   553.485252                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1319395751                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF    215020000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT   4905448499                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                 831                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp              26261                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq                922                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp               922                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty         7431                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            11862                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq              855                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq               835                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp              829                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq          25430                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq          8659                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port        81331                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         3338                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio          168                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total        84837                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                  84837                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      2156160                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         3323                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio          336                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      2159819                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 2159819                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                             528                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples             37532                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                   37532    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total               37532                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy           99223968                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            3543748                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy            157245                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         143919238                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests         55072                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests        36178                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 496335937000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                     151                       # number of quiesce instructions executed (Count)
testsys.cpu_cluster.cpus0.idleCycles           503787                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus0.tickCycles           146328                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus1.idleCycles          6715959                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus1.tickCycles         18286450                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus2.idleCycles           162332                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus2.tickCycles            41929                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus3.idleCycles           967308                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus3.tickCycles           265415                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
