# Chapter 4.3: Logic Microoperations

## ğŸ“‹ Chapter Overview

Logic microoperations perform bit-by-bit (bitwise) operations on data stored in registers. Unlike arithmetic operations that treat data as numbers, logic operations treat each bit independently. This chapter covers the 16 possible logic operations between two binary variables and their applications.

---

## ğŸ¯ Learning Objectives

- Understand bitwise logical operations
- Learn all 16 logic functions of two variables
- Design hardware for logic microoperations
- Apply logic operations for bit manipulation
- Understand selective set, clear, and complement operations

---

## 1. Basic Logic Microoperations

### ğŸ“Œ Fundamental Bitwise Operations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BASIC LOGIC MICROOPERATIONS                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   All operations are performed bit-by-bit (bitwise)                     â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   RTL Statement      â”‚   Symbol   â”‚   Description                 â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚   R1 â† RÌ„1            â”‚   NOT      â”‚   Complement (invert)         â”‚ â”‚
â”‚   â”‚   R3 â† R1 âˆ§ R2       â”‚   AND      â”‚   Logical AND                 â”‚ â”‚
â”‚   â”‚   R3 â† R1 âˆ¨ R2       â”‚   OR       â”‚   Logical OR                  â”‚ â”‚
â”‚   â”‚   R3 â† R1 âŠ• R2       â”‚   XOR      â”‚   Exclusive OR                â”‚ â”‚
â”‚   â”‚   R3 â† R1 â†“ R2       â”‚   NOR      â”‚   NOT OR                      â”‚ â”‚
â”‚   â”‚   R3 â† R1 â†‘ R2       â”‚   NAND     â”‚   NOT AND                     â”‚ â”‚
â”‚   â”‚   R3 â† R1 âŠ™ R2       â”‚   XNOR     â”‚   Exclusive NOR (Equivalence) â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Example (4-bit):                                                       â”‚
â”‚   R1 = 1010                                                             â”‚
â”‚   R2 = 1100                                                             â”‚
â”‚                                                                          â”‚
â”‚   R1 AND R2 = 1000      (1 only where both are 1)                      â”‚
â”‚   R1 OR  R2 = 1110      (1 where either is 1)                          â”‚
â”‚   R1 XOR R2 = 0110      (1 where bits differ)                          â”‚
â”‚   NOT R1    = 0101      (all bits inverted)                            â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. All 16 Logic Functions

### ğŸ“Œ Complete Truth Table for Two Variables

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    16 LOGIC FUNCTIONS OF TWO VARIABLES                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   For two variables A and B, there are 2â´ = 16 possible functions       â”‚
â”‚                                                                          â”‚
â”‚   Inputs:                                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”                                                         â”‚
â”‚   â”‚  A  â”‚  B  â”‚                                                         â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                                                         â”‚
â”‚   â”‚  0  â”‚  0  â”‚  Row 0                                                  â”‚
â”‚   â”‚  0  â”‚  1  â”‚  Row 1                                                  â”‚
â”‚   â”‚  1  â”‚  0  â”‚  Row 2                                                  â”‚
â”‚   â”‚  1  â”‚  1  â”‚  Row 3                                                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜                                                         â”‚
â”‚                                                                          â”‚
â”‚   All 16 Functions:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ F#   â”‚  Fâ‚ƒFâ‚‚Fâ‚Fâ‚€     â”‚  Function        â”‚  Name                   â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚  F0  â”‚    0 0 0 0    â”‚  F = 0           â”‚  Clear                  â”‚ â”‚
â”‚   â”‚  F1  â”‚    0 0 0 1    â”‚  F = AÂ·B         â”‚  AND                    â”‚ â”‚
â”‚   â”‚  F2  â”‚    0 0 1 0    â”‚  F = AÂ·BÌ„         â”‚  A AND NOT B (Inhibit)  â”‚ â”‚
â”‚   â”‚  F3  â”‚    0 0 1 1    â”‚  F = A           â”‚  Transfer A             â”‚ â”‚
â”‚   â”‚  F4  â”‚    0 1 0 0    â”‚  F = Ä€Â·B         â”‚  B AND NOT A            â”‚ â”‚
â”‚   â”‚  F5  â”‚    0 1 0 1    â”‚  F = B           â”‚  Transfer B             â”‚ â”‚
â”‚   â”‚  F6  â”‚    0 1 1 0    â”‚  F = A âŠ• B       â”‚  XOR                    â”‚ â”‚
â”‚   â”‚  F7  â”‚    0 1 1 1    â”‚  F = A + B       â”‚  OR                     â”‚ â”‚
â”‚   â”‚  F8  â”‚    1 0 0 0    â”‚  F = (A + B)'    â”‚  NOR                    â”‚ â”‚
â”‚   â”‚  F9  â”‚    1 0 0 1    â”‚  F = (A âŠ• B)'    â”‚  XNOR (Equivalence)     â”‚ â”‚
â”‚   â”‚  F10 â”‚    1 0 1 0    â”‚  F = BÌ„           â”‚  Complement B           â”‚ â”‚
â”‚   â”‚  F11 â”‚    1 0 1 1    â”‚  F = A + BÌ„       â”‚  A OR NOT B             â”‚ â”‚
â”‚   â”‚  F12 â”‚    1 1 0 0    â”‚  F = Ä€           â”‚  Complement A           â”‚ â”‚
â”‚   â”‚  F13 â”‚    1 1 0 1    â”‚  F = Ä€ + B       â”‚  NOT A OR B             â”‚ â”‚
â”‚   â”‚  F14 â”‚    1 1 1 0    â”‚  F = (AÂ·B)'      â”‚  NAND                   â”‚ â”‚
â”‚   â”‚  F15 â”‚    1 1 1 1    â”‚  F = 1           â”‚  Set                    â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Hardware Implementation

### ğŸ“Œ Logic Circuit for One Stage

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ONE STAGE OF LOGIC CIRCUIT                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Implements 4 common logic operations: AND, OR, XOR, Complement        â”‚
â”‚   Selection: Sâ‚Sâ‚€ (2 control bits)                                      â”‚
â”‚                                                                          â”‚
â”‚         Aáµ¢          Báµ¢                                                  â”‚
â”‚          â”‚           â”‚                                                   â”‚
â”‚          â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”                                          â”‚
â”‚          â”‚   â”‚               â”‚                                          â”‚
â”‚          â–¼   â–¼               â”‚                                          â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”               â”‚                                          â”‚
â”‚        â”‚ AND â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â–º 0 â”€â”                                 â”‚
â”‚        â””â”€â”€â”€â”€â”€â”˜               â”‚        â”‚                                 â”‚
â”‚          â”‚   â”‚               â”‚        â”‚                                 â”‚
â”‚          â–¼   â–¼               â–¼        â”‚                                 â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”       â”‚                                 â”‚
â”‚        â”‚ OR  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚     â”‚â”€â”€â–º 1 â”€â”¼â”€â”                               â”‚
â”‚        â””â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”˜       â”‚ â”‚                               â”‚
â”‚          â”‚   â”‚               â”‚        â”‚ â”‚                               â”‚
â”‚          â–¼   â–¼               â”‚        â”‚ â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”               â”‚        â”œâ”€â”¼â”€â”€â–ºâ”‚  4Ã—1  â”‚                   â”‚
â”‚        â”‚ XOR â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â–º 2 â”€â”¤ â”‚   â”‚  MUX  â”‚â”€â”€â”€â”€â”€â”€â–º Fáµ¢        â”‚
â”‚        â””â”€â”€â”€â”€â”€â”˜               â”‚        â”‚ â”‚   â”‚       â”‚                   â”‚
â”‚          â”‚                   â”‚        â”‚ â””â”€â”€â–ºâ”‚       â”‚                   â”‚
â”‚          â–¼                   â”‚        â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                   â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”               â”‚        â”‚         â”‚                       â”‚
â”‚        â”‚ NOT â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â–º 3 â”€â”˜         â”‚                       â”‚
â”‚        â””â”€â”€â”€â”€â”€â”˜                              Sâ‚ Sâ‚€                       â”‚
â”‚                                                                          â”‚
â”‚   Function Table:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚
â”‚   â”‚  Sâ‚ â”‚  Sâ‚€ â”‚   Output Fáµ¢      â”‚  Operation   â”‚                       â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                       â”‚
â”‚   â”‚  0  â”‚  0  â”‚   Fáµ¢ = Aáµ¢ âˆ§ Báµ¢   â”‚   AND        â”‚                       â”‚
â”‚   â”‚  0  â”‚  1  â”‚   Fáµ¢ = Aáµ¢ âˆ¨ Báµ¢   â”‚   OR         â”‚                       â”‚
â”‚   â”‚  1  â”‚  0  â”‚   Fáµ¢ = Aáµ¢ âŠ• Báµ¢   â”‚   XOR        â”‚                       â”‚
â”‚   â”‚  1  â”‚  1  â”‚   Fáµ¢ = Ä€áµ¢        â”‚   Complement â”‚                       â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Complete n-bit Logic Unit

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT LOGIC UNIT                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ Bâ‚ƒ    Aâ‚‚ Bâ‚‚    Aâ‚ Bâ‚    Aâ‚€ Bâ‚€                                     â”‚
â”‚    â”‚  â”‚     â”‚  â”‚     â”‚  â”‚     â”‚  â”‚                                      â”‚
â”‚   â”Œâ”´â”€â”€â”´â”   â”Œâ”´â”€â”€â”´â”   â”Œâ”´â”€â”€â”´â”   â”Œâ”´â”€â”€â”´â”                                    â”‚
â”‚   â”‚ LU â”‚   â”‚ LU â”‚   â”‚ LU â”‚   â”‚ LU â”‚  â—„â”€â”€ Sâ‚Sâ‚€ (shared control)         â”‚
â”‚   â””â”€â”€â”¬â”€â”˜   â””â”€â”€â”¬â”€â”˜   â””â”€â”€â”¬â”€â”˜   â””â”€â”€â”¬â”€â”˜                                    â”‚
â”‚      â”‚        â”‚        â”‚        â”‚                                        â”‚
â”‚      Fâ‚ƒ       Fâ‚‚       Fâ‚       Fâ‚€                                      â”‚
â”‚                                                                          â”‚
â”‚   LU = Logic Unit (one stage circuit from above)                        â”‚
â”‚                                                                          â”‚
â”‚   All stages operate in parallel (no carry propagation)                 â”‚
â”‚   â†’ Logic operations are faster than arithmetic!                        â”‚
â”‚                                                                          â”‚
â”‚   RTL Examples:                                                          â”‚
â”‚   â€¢ R3 â† R1 âˆ§ R2  (Sâ‚Sâ‚€ = 00)                                          â”‚
â”‚   â€¢ R3 â† R1 âˆ¨ R2  (Sâ‚Sâ‚€ = 01)                                          â”‚
â”‚   â€¢ R3 â† R1 âŠ• R2  (Sâ‚Sâ‚€ = 10)                                          â”‚
â”‚   â€¢ R3 â† RÌ„1       (Sâ‚Sâ‚€ = 11)                                          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Applications of Logic Operations

### ğŸ“Œ Selective Set (Force bits to 1)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SELECTIVE SET OPERATION                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Purpose: Set specific bits to 1 without affecting others              â”‚
â”‚   Operation: OR with mask                                               â”‚
â”‚                                                                          â”‚
â”‚   RTL: R1 â† R1 âˆ¨ R2   (R2 is the mask)                                 â”‚
â”‚                                                                          â”‚
â”‚   Rule:                                                                  â”‚
â”‚   â€¢ Bit position with 1 in mask â†’ Result bit = 1                       â”‚
â”‚   â€¢ Bit position with 0 in mask â†’ Result bit unchanged                 â”‚
â”‚                                                                          â”‚
â”‚   Example:                                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 0 1 0   (original data)                      â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 1 1 1   (mask: set lower 4 bits)             â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   R1 OR R2= 1 0 1 1 1 1 1 1   (result)                             â”‚â”‚
â”‚   â”‚                    â–² â–² â–² â–²                                         â”‚â”‚
â”‚   â”‚                    â””â”€â”´â”€â”´â”€â”´â”€â”€ These bits are now 1                  â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â”‚   Application: Setting flags, enabling interrupts                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Selective Clear (Force bits to 0)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SELECTIVE CLEAR OPERATION                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Purpose: Clear specific bits to 0 without affecting others            â”‚
â”‚   Operation: AND with complement of mask                                â”‚
â”‚                                                                          â”‚
â”‚   RTL: R1 â† R1 âˆ§ RÌ„2   (R2 indicates bits to clear)                     â”‚
â”‚                                                                          â”‚
â”‚   Rule:                                                                  â”‚
â”‚   â€¢ Bit position with 1 in R2 â†’ Result bit = 0 (cleared)               â”‚
â”‚   â€¢ Bit position with 0 in R2 â†’ Result bit unchanged                   â”‚
â”‚                                                                          â”‚
â”‚   Example:                                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 0 1 0   (original data)                      â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 1 1 1   (mask: clear lower 4 bits)           â”‚â”‚
â”‚   â”‚   RÌ„2     = 1 1 1 1 0 0 0 0   (complemented mask)                  â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   R1âˆ§RÌ„2  = 1 0 1 1 0 0 0 0   (result)                              â”‚â”‚
â”‚   â”‚                    â–² â–² â–² â–²                                         â”‚â”‚
â”‚   â”‚                    â””â”€â”´â”€â”´â”€â”´â”€â”€ These bits are now 0                  â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â”‚   Application: Clearing flags, masking data fields                      â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Selective Complement (Toggle bits)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SELECTIVE COMPLEMENT OPERATION                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Purpose: Invert specific bits without affecting others                â”‚
â”‚   Operation: XOR with mask                                              â”‚
â”‚                                                                          â”‚
â”‚   RTL: R1 â† R1 âŠ• R2   (R2 is the mask)                                 â”‚
â”‚                                                                          â”‚
â”‚   Rule:                                                                  â”‚
â”‚   â€¢ Bit position with 1 in mask â†’ Result bit is complemented           â”‚
â”‚   â€¢ Bit position with 0 in mask â†’ Result bit unchanged                 â”‚
â”‚                                                                          â”‚
â”‚   Example:                                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 0 1 0   (original data)                      â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 1 1 1   (mask: toggle lower 4 bits)          â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚  R1âŠ•R2  = 1 0 1 1 1 1 0 1   (result)                              â”‚â”‚
â”‚   â”‚                    â–² â–² â–² â–²                                         â”‚â”‚
â”‚   â”‚                    0â†’1 0â†’1 1â†’0 0â†’1  (toggled)                      â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â”‚   Application: Toggling flags, sign change, bit manipulation            â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. More Logic Applications

### ğŸ“Œ Insert Operation (Replace bit field)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INSERT OPERATION                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Purpose: Replace a field of bits with new value                       â”‚
â”‚   Two-step operation: Clear field, then OR with new value               â”‚
â”‚                                                                          â”‚
â”‚   RTL:                                                                   â”‚
â”‚   R1 â† (R1 âˆ§ RÌ„3) âˆ¨ R2                                                  â”‚
â”‚                                                                          â”‚
â”‚   Where:                                                                 â”‚
â”‚   â€¢ R1 = destination register                                           â”‚
â”‚   â€¢ R2 = new value to insert (positioned correctly)                     â”‚
â”‚   â€¢ R3 = mask indicating field to replace                               â”‚
â”‚                                                                          â”‚
â”‚   Example: Insert bits 4-7 with new value                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 0 1 0   (original)                           â”‚â”‚
â”‚   â”‚   R3     = 0 0 0 0 1 1 1 1   (mask for bits 0-3)                  â”‚â”‚
â”‚   â”‚   RÌ„3     = 1 1 1 1 0 0 0 0   (complemented)                       â”‚â”‚
â”‚   â”‚   R1âˆ§RÌ„3  = 1 0 1 1 0 0 0 0   (field cleared)                      â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 1 0 0   (new value: 1100)                    â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   Result = 1 0 1 1 1 1 0 0   (new value inserted)                 â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Comparison and Testing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPARISON OPERATIONS                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Test if registers are equal:                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   R1 âŠ• R2 = 0  if R1 = R2                                        â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Method: Compute R1 âŠ• R2, then check Zero flag                  â”‚  â”‚
â”‚   â”‚   XOR produces 0 only when corresponding bits are equal          â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Test specific bits:                                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   R1 âˆ§ R2   (R2 is mask)                                         â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   If result = 0: All masked bits are 0                           â”‚  â”‚
â”‚   â”‚   If result â‰  0: At least one masked bit is 1                    â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Example: Test if bit 3 is set                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 1 0 0                                        â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 0 0 0   (mask with only bit 3)              â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   R1âˆ§R2  = 0 0 0 0 0 0 0 0   â†’ Bit 3 is NOT set (Z=1)            â”‚â”‚
â”‚   â”‚                                                                    â”‚â”‚
â”‚   â”‚   R1     = 1 0 1 1 1 1 0 0                                        â”‚â”‚
â”‚   â”‚   R2     = 0 0 0 0 1 0 0 0   (same mask)                         â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   R1âˆ§R2  = 0 0 0 0 1 0 0 0   â†’ Bit 3 IS set (Z=0)                â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Masking Operation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MASKING OPERATION                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Purpose: Extract specific bits from a register                        â”‚
â”‚   Operation: AND with mask                                              â”‚
â”‚                                                                          â”‚
â”‚   RTL: R3 â† R1 âˆ§ R2   (R2 is the mask)                                 â”‚
â”‚                                                                          â”‚
â”‚   Rule:                                                                  â”‚
â”‚   â€¢ Bit position with 1 in mask â†’ Bit is preserved                     â”‚
â”‚   â€¢ Bit position with 0 in mask â†’ Bit becomes 0                        â”‚
â”‚                                                                          â”‚
â”‚   Example: Extract bits 4-7                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚   R1     = 1 0 1 1 0 1 1 0   (original data)                      â”‚â”‚
â”‚   â”‚   R2     = 1 1 1 1 0 0 0 0   (mask: keep upper 4 bits)            â”‚â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚â”‚
â”‚   â”‚   R1âˆ§R2  = 1 0 1 1 0 0 0 0   (only upper nibble preserved)        â”‚â”‚
â”‚   â”‚            â–² â–² â–² â–²                                                 â”‚â”‚
â”‚   â”‚            â””â”€â”´â”€â”´â”€â”´â”€â”€ Preserved                                     â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                          â”‚
â”‚   Application: Isolating opcode from instruction word                   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. XOR Properties and Applications

### ğŸ“Œ Special Properties of XOR

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    XOR PROPERTIES AND USES                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Algebraic Properties:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   A âŠ• 0 = A           (Identity)                                 â”‚  â”‚
â”‚   â”‚   A âŠ• 1 = Ä€           (Complement)                               â”‚  â”‚
â”‚   â”‚   A âŠ• A = 0           (Self-inverse)                             â”‚  â”‚
â”‚   â”‚   A âŠ• B = B âŠ• A       (Commutative)                              â”‚  â”‚
â”‚   â”‚   (A âŠ• B) âŠ• C = A âŠ• (B âŠ• C)  (Associative)                      â”‚  â”‚
â”‚   â”‚   A âŠ• B âŠ• B = A       (Inverse - useful for encryption!)         â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Applications:                                                          â”‚
â”‚                                                                          â”‚
â”‚   1. Swap without temporary (using 3 XORs):                             â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚      â”‚   R1 â† R1 âŠ• R2    (R1 = A âŠ• B)                                â”‚ â”‚
â”‚      â”‚   R2 â† R1 âŠ• R2    (R2 = A âŠ• B âŠ• B = A)                        â”‚ â”‚
â”‚      â”‚   R1 â† R1 âŠ• R2    (R1 = A âŠ• B âŠ• A = B)                        â”‚ â”‚
â”‚      â”‚                                                                 â”‚ â”‚
â”‚      â”‚   Result: R1 and R2 are swapped!                               â”‚ â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   2. Simple encryption/decryption:                                      â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚      â”‚   Encrypt: Ciphertext = Plaintext âŠ• Key                        â”‚ â”‚
â”‚      â”‚   Decrypt: Plaintext = Ciphertext âŠ• Key                        â”‚ â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   3. Parity generation:                                                  â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚      â”‚   Parity = bâ‚‡ âŠ• bâ‚† âŠ• bâ‚… âŠ• bâ‚„ âŠ• bâ‚ƒ âŠ• bâ‚‚ âŠ• bâ‚ âŠ• bâ‚€            â”‚ â”‚
â”‚      â”‚                                                                 â”‚ â”‚
â”‚      â”‚   Result = 0: Even number of 1s (even parity)                  â”‚ â”‚
â”‚      â”‚   Result = 1: Odd number of 1s (odd parity)                    â”‚ â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Complete Logic Unit Design

### ğŸ“Œ Extended Logic Unit (All 16 Functions)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EXTENDED LOGIC UNIT                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   To implement all 16 functions, use 4 selection bits (Sâ‚ƒSâ‚‚Sâ‚Sâ‚€)        â”‚
â”‚                                                                          â”‚
â”‚             Aáµ¢      Báµ¢                                                  â”‚
â”‚              â”‚       â”‚                                                   â”‚
â”‚              â–¼       â–¼                                                   â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚         â”‚   Function     â”‚                                              â”‚
â”‚         â”‚   Generator    â”‚â—„â”€â”€â”€â”€ Sâ‚ƒ Sâ‚‚ Sâ‚ Sâ‚€                            â”‚
â”‚         â”‚   (16Ã—1 MUX)   â”‚                                              â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                              â”‚
â”‚                 â”‚                                                        â”‚
â”‚                 â–¼                                                        â”‚
â”‚                Fáµ¢                                                        â”‚
â”‚                                                                          â”‚
â”‚   MUX inputs:                                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Input 0:  0          Input 8:   (Aáµ¢ + Báµ¢)'   (NOR)           â”‚   â”‚
â”‚   â”‚   Input 1:  Aáµ¢Â·Báµ¢      Input 9:   (Aáµ¢ âŠ• Báµ¢)'   (XNOR)          â”‚   â”‚
â”‚   â”‚   Input 2:  Aáµ¢Â·BÌ„áµ¢      Input 10:  BÌ„áµ¢                           â”‚   â”‚
â”‚   â”‚   Input 3:  Aáµ¢         Input 11:  Aáµ¢ + BÌ„áµ¢                      â”‚   â”‚
â”‚   â”‚   Input 4:  Ä€áµ¢Â·Báµ¢      Input 12:  Ä€áµ¢                           â”‚   â”‚
â”‚   â”‚   Input 5:  Báµ¢         Input 13:  Ä€áµ¢ + Báµ¢                      â”‚   â”‚
â”‚   â”‚   Input 6:  Aáµ¢ âŠ• Báµ¢    Input 14:  (Aáµ¢Â·Báµ¢)'   (NAND)            â”‚   â”‚
â”‚   â”‚   Input 7:  Aáµ¢ + Báµ¢    Input 15:  1                            â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Practical systems often implement subset (AND, OR, XOR, NOT)          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Operation | RTL | Mask Rule | Application |
|-----------|-----|-----------|-------------|
| **Selective Set** | R1 â† R1 âˆ¨ R2 | 1 in mask â†’ bit = 1 | Enable flags |
| **Selective Clear** | R1 â† R1 âˆ§ RÌ„2 | 1 in mask â†’ bit = 0 | Disable flags |
| **Selective Complement** | R1 â† R1 âŠ• R2 | 1 in mask â†’ bit toggled | Toggle bits |
| **Masking** | R3 â† R1 âˆ§ R2 | 1 in mask â†’ bit kept | Extract field |
| **Insert** | R1 â† (R1 âˆ§ RÌ„3) âˆ¨ R2 | Clear then OR | Replace field |
| **Test Equality** | R1 âŠ• R2, check Z | XOR = 0 if equal | Compare values |

---

## â“ Quick Revision Questions

1. **Q**: How do you set bits 0-3 to 1 in register R1?
   
   **A**: Use OR with mask: R1 â† R1 âˆ¨ 0000 1111. The OR operation with 1 forces bits to 1, while OR with 0 preserves original value.

2. **Q**: How do you clear bit 5 in register R1?
   
   **A**: Use AND with complemented mask: R1 â† R1 âˆ§ 1101 1111. The 0 in bit 5 position clears that bit; 1s elsewhere preserve other bits.

3. **Q**: Why are logic operations faster than arithmetic operations?
   
   **A**: Logic operations are bitwise with no carry propagation. Each bit is computed independently in parallel, unlike addition which requires carry to ripple through.

4. **Q**: How can you swap R1 and R2 without a temporary register?
   
   **A**: Use three XOR operations: R1â†R1âŠ•R2, R2â†R1âŠ•R2, R1â†R1âŠ•R2. Works because AâŠ•BâŠ•B=A.

5. **Q**: What is the result of R1 âŠ• R1?
   
   **A**: Zero (all bits 0). XOR with itself always produces 0 because AâŠ•A=0 for any bit A.

6. **Q**: How do you test if two registers are equal?
   
   **A**: Compute R1 âŠ• R2 and check the Zero flag. If Z=1 (result is 0), registers are equal. XOR produces 0 only when corresponding bits are identical.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Arithmetic Microoperations](02-arithmetic-microoperations.md) | [Unit 4 Home](README.md) | [Shift Microoperations](04-shift-microoperations.md) |

---

[â† Previous Chapter](02-arithmetic-microoperations.md) | [Course Home](../README.md) | [Next Chapter â†’](04-shift-microoperations.md)
