TRACE::2023-03-27.22:44:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-27.22:44:11::SCWPlatform::Opened new HwDB with name toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-03-27.22:44:11::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5"
		}]
}
TRACE::2023-03-27.22:44:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-03-27.22:44:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-27.22:44:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-27.22:44:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-03-27.22:44:11::SCWPlatform::Generating the sources  .
TRACE::2023-03-27.22:44:11::SCWBDomain::Generating boot domain sources.
TRACE::2023-03-27.22:44:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-27.22:44:11::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:11::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-03-27.22:44:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-03-27.22:44:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-03-27.22:44:11::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-03-27.22:44:17::SCWPlatform::Generating sources Done.
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-27.22:44:17::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-27.22:44:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-27.22:44:17::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:17::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-03-27.22:44:17::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:17::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-27.22:44:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-27.22:44:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:17::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:17::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-27.22:44:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-03-27.22:44:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-03-27.22:44:17::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-27.22:44:17::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-03-27.22:44:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-27.22:44:18::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-03-27.22:44:18::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-27.22:44:18::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-27.22:44:18::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-27.22:44:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-27.22:44:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-27.22:44:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-27.22:44:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-27.22:44:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-27.22:44:18::SCWSystem::Not a boot domain 
LOG::2023-03-27.22:44:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-27.22:44:18::SCWDomain::Generating domain artifcats
TRACE::2023-03-27.22:44:18::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-27.22:44:18::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-27.22:44:18::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-27.22:44:18::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-27.22:44:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-03-27.22:44:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-03-27.22:44:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-03-27.22:44:18::SCWMssOS::skipping the bsp build ... 
TRACE::2023-03-27.22:44:18::SCWMssOS::Copying to export directory.
TRACE::2023-03-27.22:44:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-27.22:44:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-03-27.22:44:18::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-03-27.22:44:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-27.22:44:18::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-27.22:44:18::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-27.22:44:18::SCWPlatform::Started preparing the platform 
TRACE::2023-03-27.22:44:18::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-27.22:44:18::SCWSystem::dir created 
TRACE::2023-03-27.22:44:18::SCWSystem::Writing the bif 
TRACE::2023-03-27.22:44:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-27.22:44:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-27.22:44:18::SCWPlatform::Completed generating the platform
TRACE::2023-03-27.22:44:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:18::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-27.22:44:18::SCWPlatform::updated the xpfm file.
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-03-27.22:44:19::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-27.22:44:19::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-27.22:44:19::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-27.22:44:19::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-27.22:44:19::SCWDomain::Generating domain artifcats
TRACE::2023-03-27.22:44:19::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-27.22:44:19::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-27.22:44:19::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-27.22:44:19::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-27.22:44:19::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-03-27.22:44:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-03-27.22:44:19::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-03-27.22:44:19::SCWMssOS::skipping the bsp build ... 
TRACE::2023-03-27.22:44:19::SCWMssOS::Copying to export directory.
TRACE::2023-03-27.22:44:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-27.22:44:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-03-27.22:44:19::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-03-27.22:44:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-27.22:44:19::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-27.22:44:19::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-27.22:44:19::SCWPlatform::Started preparing the platform 
TRACE::2023-03-27.22:44:19::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-27.22:44:19::SCWSystem::dir created 
TRACE::2023-03-27.22:44:19::SCWSystem::Writing the bif 
TRACE::2023-03-27.22:44:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-27.22:44:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-27.22:44:19::SCWPlatform::Completed generating the platform
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-27.22:44:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-27.22:44:19::SCWMssOS::Commit changes completed.
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-27.22:44:19::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-27.22:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-27.22:44:19::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-27.22:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-27.22:44:19::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-27.22:44:19::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-27.22:44:19::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-27.22:44:19::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.19:01:26::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.19:01:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.19:01:26::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.19:01:26::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:26::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:26::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.19:01:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.19:01:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:26::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened new HwDB with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.19:01:33::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.19:01:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:01:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:01:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.19:01:33::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:01:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:01:33::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:33::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:33::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.19:01:33::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:01:33::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:01:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:33::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWReader::No isolation master present  
TRACE::2023-03-28.19:01:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:01:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:01:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:33::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:01:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:01:33::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:01:33::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:01:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:33::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:33::SCWReader::No isolation master present  
TRACE::2023-03-28.19:01:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:37::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:01:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::update - Opened existing hwdb toplevel_lab5_3
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::update - Opened existing hwdb toplevel_lab5_3
TRACE::2023-03-28.19:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:01:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:01:43::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:01:43::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:01:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:01:43::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:01:43::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:01:49::SCWPlatform::Opened new HwDB with name toplevel_lab5_4
TRACE::2023-03-28.19:01:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:01:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:01:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:01:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:01:49::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:01:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:01:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:01:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:01:49::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:01:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:01:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:01:49::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a61",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e355581",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-03-28.19:04:45::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.19:04:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.19:04:45::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.19:04:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.19:04:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.19:04:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.19:04:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-03-28.19:04:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:04:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:04:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:04:45::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:04:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:04:45::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:45::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-03-28.19:04:45::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2023-03-28.19:04:47::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-03-28.19:04:47::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:47::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:47::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:47::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:04:47::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:04:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:04:47::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:04:47::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:04:47::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:47::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2023-03-28.19:04:47::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:47::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:47::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:47::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:04:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:04:47::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:04:53::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-03-28.19:04:53::SCWBDomain::Makefile is Updated.
TRACE::2023-03-28.19:04:53::SCWBDomain::doing clean.
TRACE::2023-03-28.19:04:53::SCWBDomain::System Command Ran  D:&  cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl & make clean
TRACE::2023-03-28.19:04:53::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2023-03-28.19:04:53::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-03-28.19:04:53::SCWBDomain::System Command Ran  D:&  cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-03-28.19:04:53::SCWBDomain::make: Entering directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-03-28.19:04:53::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-03-28.19:04:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:04:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.19:04:53::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.19:04:53::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:04:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.19:04:53::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.19:04:53::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:04:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:53::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:04:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:53::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:54::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:04:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:04:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:04:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:04:54::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:54::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.19:04:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.19:04:54::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:54::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:04:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:04:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:04:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:04:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:04:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:04:55::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:04:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:04:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-03-28.19:04:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-03-28.19:04:56::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.19:04:56::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.19:04:56::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.19:04:56::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.19:04:56::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:56::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:56::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:04:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:04:56::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:04:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:04:56::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.19:04:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.19:04:56::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:56::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:04:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:04:56::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:04:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:04:56::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:56::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:04:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:04:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-03-28.19:04:56::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-03-28.19:04:56::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:04:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:04:56::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:04:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:04:56::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:04:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:04:56::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:04:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:04:56::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-03-28.19:04:56::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-03-28.19:04:56::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-03-28.19:04:56::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-03-28.19:04:56::SCWBDomain::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:04:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:04:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:04:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:04:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:04:57::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:04:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:04:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:04:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:04:57::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:04:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:04:57::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-03-28.19:04:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:04:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:04:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:04:58::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-03-28.19:04:58::SCWBDomain::make --no-print-directory archive

TRACE::2023-03-28.19:04:58::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-03-28.19:04:58::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-03-28.19:04:58::SCWBDomain::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-03-28.19:04:58::SCWBDomain::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-03-28.19:04:58::SCWBDomain::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-03-28.19:04:58::SCWBDomain::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-03-28.19:04:58::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-03-28.19:04:58::SCWBDomain::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-03-28.19:04:58::SCWBDomain::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-03-28.19:04:58::SCWBDomain::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-03-28.19:04:58::SCWBDomain::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-03-28.19:04:58::SCWBDomain::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-03-28.19:04:58::SCWBDomain::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-03-28.19:04:58::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:04:58::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-03-28.19:04:58::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-03-28.19:04:58::SCWBDomain::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-03-28.19:04:58::SCWBDomain::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-03-28.19:04:58::SCWBDomain::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-03-28.19:04:58::SCWBDomain::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-03-28.19:04:58::SCWBDomain::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_c
TRACE::2023-03-28.19:04:58::SCWBDomain::ortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.
TRACE::2023-03-28.19:04:58::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_c
TRACE::2023-03-28.19:04:58::SCWBDomain::ortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.
TRACE::2023-03-28.19:04:58::SCWBDomain::o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_tabl
TRACE::2023-03-28.19:04:58::SCWBDomain::e.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_
TRACE::2023-03-28.19:04:58::SCWBDomain::cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps
TRACE::2023-03-28.19:04:58::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2023-03-28.19:04:58::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/li
TRACE::2023-03-28.19:04:58::SCWBDomain::b/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/
TRACE::2023-03-28.19:04:58::SCWBDomain::xdmaps_hw.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o 
TRACE::2023-03-28.19:04:58::SCWBDomain::ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2023-03-28.19:04:58::SCWBDomain::7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o 
TRACE::2023-03-28.19:04:58::SCWBDomain::ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isa
TRACE::2023-03-28.19:04:58::SCWBDomain::tty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-03-28.19:04:58::SCWBDomain::ftest.o

TRACE::2023-03-28.19:04:58::SCWBDomain::'Finished building libraries'

TRACE::2023-03-28.19:04:58::SCWBDomain::make: Leaving directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-03-28.19:04:58::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-03-28.19:04:58::SCWBDomain::exa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-03-28.19:04:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-03-28.19:04:59::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-03-28.19:04:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-03-28.19:04:59::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-03-28.19:04:59::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-03-28.19:04:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-03-28.19:04:59::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-03-28.19:04:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-03-28.19:04:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-03-28.19:05:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-03-28.19:05:00::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-03-28.19:05:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-03-28.19:05:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-03-28.19:05:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-03-28.19:05:00::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-03-28.19:05:00::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-03-28.19:05:00::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-03-28.19:05:00::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-03-28.19:05:00::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -Lzynq_fsbl_b
TRACE::2023-03-28.19:05:00::SCWBDomain::sp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-03-28.19:05:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:05:00::SCWSystem::Not a boot domain 
LOG::2023-03-28.19:05:00::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:05:00::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.19:05:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.19:05:00::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.19:05:00::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.19:05:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.19:05:00::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:00::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:05:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:05:00::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:05:00::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:05:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:05:00::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:00::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:05:00::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:00::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.19:05:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-03-28.19:05:01::SCWMssOS::doing bsp build ... 
TRACE::2023-03-28.19:05:01::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-03-28.19:05:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-03-28.19:05:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-03-28.19:05:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.19:05:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.19:05:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.19:05:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.19:05:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:05:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:05:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:05:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:05:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:05:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:05:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:05:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:05:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.19:05:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.19:05:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:05:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:05:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:05:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:05:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:05:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:05:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:05:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:05:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-03-28.19:05:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-03-28.19:05:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:05:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:05:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:05:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:05:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:05:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:05:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:05:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:05:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-03-28.19:05:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-03-28.19:05:02::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-03-28.19:05:02::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-03-28.19:05:02::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:05:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:05:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:05:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:05:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:05:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:05:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:05:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:05:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:05:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:05:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:05:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:05:03::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:05:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:05:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:05:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:05:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-03-28.19:05:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-03-28.19:05:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-03-28.19:05:04::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-03-28.19:05:04::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-03-28.19:05:04::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-03-28.19:05:04::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-03-28.19:05:04::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-03-28.19:05:04::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-03-28.19:05:04::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-03-28.19:05:04::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-03-28.19:05:04::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-03-28.19:05:04::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-03-28.19:05:04::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-03-28.19:05:04::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-03-28.19:05:04::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:05:04::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-03-28.19:05:04::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-03-28.19:05:04::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-03-28.19:05:04::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-03-28.19:05:04::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-03-28.19:05:04::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-03-28.19:05:04::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-03-28.19:05:04::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-03-28.19:05:04::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-03-28.19:05:04::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-03-28.19:05:04::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-03-28.19:05:04::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-03-28.19:05:04::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-03-28.19:05:04::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-03-28.19:05:04::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:05:04::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:05:04::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-03-28.19:05:04::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-03-28.19:05:04::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-03-28.19:05:04::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-03-28.19:05:04::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-03-28.19:05:04::SCWMssOS::ftest.o

TRACE::2023-03-28.19:05:04::SCWMssOS::'Finished building libraries'

TRACE::2023-03-28.19:05:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.19:05:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.19:05:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:05:04::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.19:05:04::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.19:05:04::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.19:05:04::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.19:05:04::SCWSystem::dir created 
TRACE::2023-03-28.19:05:04::SCWSystem::Writing the bif 
TRACE::2023-03-28.19:05:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.19:05:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.19:05:04::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.19:05:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:05:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-03-28.19:05:04::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-03-28.19:05:04::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-03-28.19:05:04::SCWMssOS::Cleared the swdb table entry
TRACE::2023-03-28.19:05:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:05:04::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:05:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:05:04::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:05:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:05:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:05:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:05:04::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:05:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:05:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:05:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:05:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:05:04::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:05:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:05:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:04::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.19:05:04::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.19:05:05::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:05::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:05::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:05::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:05:05::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:05:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:05:05::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.19:05:05::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.19:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:05:05::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:05:05::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:05:05::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:10::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.19:26:10::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.19:26:10::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.19:26:10::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:10::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:10::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.19:26:10::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.19:26:10::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:10::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:10::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:10::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened new HwDB with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.19:26:16::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.19:26:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:26:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:26:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.19:26:16::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:26:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:26:16::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.19:26:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:26:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:26:16::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:26:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:26:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWReader::No isolation master present  
TRACE::2023-03-28.19:26:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:26:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:26:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:16::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:26:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:26:16::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:26:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:26:16::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:26:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:26:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Opened existing hwdb toplevel_lab5_5
TRACE::2023-03-28.19:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:16::SCWReader::No isolation master present  
TRACE::2023-03-28.19:26:17::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.19:26:17::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.19:26:17::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.19:26:17::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:17::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:17::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.19:26:17::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.19:26:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:17::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened new HwDB with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.19:26:24::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.19:26:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:26:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:26:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.19:26:24::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:26:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:26:24::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.19:26:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:26:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:26:24::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:26:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:26:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWReader::No isolation master present  
TRACE::2023-03-28.19:26:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:26:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:26:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:24::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:26:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:26:24::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:26:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:26:24::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:26:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:26:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:26:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:26:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:26:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:26:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:26:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:26:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:26:24::SCWReader::No isolation master present  
TRACE::2023-03-28.19:27:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:08::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:27:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:27:14::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::update - Opened existing hwdb toplevel_lab5_7
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Opened existing hwdb toplevel_lab5_6
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:27:14::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::update - Opened existing hwdb toplevel_lab5_7
TRACE::2023-03-28.19:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:14::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:27:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:27:14::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:27:14::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:27:14::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:27:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:27:14::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:27:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:27:14::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:27:21::SCWPlatform::Opened new HwDB with name toplevel_lab5_8
TRACE::2023-03-28.19:27:21::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:27:21::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:27:21::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:27:21::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:27:21::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:21::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:21::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:27:21::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:27:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:21::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:27:21::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:27:21::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:27:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:27:21::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:27:21::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:27:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:27:21::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:27:21::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:27:21::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a61",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e355581",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-03-28.19:32:11::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.19:32:11::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.19:32:11::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.19:32:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.19:32:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.19:32:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.19:32:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-28.19:32:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:32:11::SCWSystem::Not a boot domain 
LOG::2023-03-28.19:32:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:32:11::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.19:32:11::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.19:32:11::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.19:32:11::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.19:32:11::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.19:32:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:32:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:32:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:32:11::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:32:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:32:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:11::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.19:32:11::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-03-28.19:32:13::SCWMssOS::doing bsp build ... 
TRACE::2023-03-28.19:32:13::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-03-28.19:32:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-03-28.19:32:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-03-28.19:32:13::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.19:32:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.19:32:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.19:32:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.19:32:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:32:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:32:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:32:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:32:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:32:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:32:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:32:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:32:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.19:32:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.19:32:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:32:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:32:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:32:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:32:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:32:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:32:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:32:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:32:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:32:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:32:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-03-28.19:32:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-03-28.19:32:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:32:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:32:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:32:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:32:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:32:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:32:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:32:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:32:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-03-28.19:32:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-03-28.19:32:14::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-03-28.19:32:14::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-03-28.19:32:14::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:32:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:32:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:32:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:32:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:32:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:32:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:32:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:32:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:32:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:32:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:32:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:32:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:32:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-03-28.19:32:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-03-28.19:32:16::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-03-28.19:32:16::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-03-28.19:32:16::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-03-28.19:32:16::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-03-28.19:32:16::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-03-28.19:32:16::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-03-28.19:32:16::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-03-28.19:32:16::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-03-28.19:32:16::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-03-28.19:32:16::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-03-28.19:32:16::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-03-28.19:32:16::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-03-28.19:32:16::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-03-28.19:32:16::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:32:16::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-03-28.19:32:16::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-03-28.19:32:16::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-03-28.19:32:16::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-03-28.19:32:16::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-03-28.19:32:16::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-03-28.19:32:16::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-03-28.19:32:16::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-03-28.19:32:16::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-03-28.19:32:16::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-03-28.19:32:16::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-03-28.19:32:16::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-03-28.19:32:16::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-03-28.19:32:16::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-03-28.19:32:16::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:32:16::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:32:16::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-03-28.19:32:16::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-03-28.19:32:16::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-03-28.19:32:16::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-03-28.19:32:16::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-03-28.19:32:16::SCWMssOS::ftest.o

TRACE::2023-03-28.19:32:16::SCWMssOS::'Finished building libraries'

TRACE::2023-03-28.19:32:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.19:32:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.19:32:16::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:32:16::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.19:32:16::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.19:32:16::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.19:32:16::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.19:32:16::SCWSystem::dir created 
TRACE::2023-03-28.19:32:16::SCWSystem::Writing the bif 
TRACE::2023-03-28.19:32:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.19:32:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.19:32:16::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.19:32:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:32:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:32:16::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:32:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:32:16::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:32:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:32:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:32:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:32:16::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:32:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:32:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:32:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:32:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:32:16::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:32:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:32:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:16::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a61",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.19:32:16::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.19:32:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:32:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:32:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:32:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_8
TRACE::2023-03-28.19:32:17::SCWPlatform::Opened existing hwdb toplevel_lab5_8
TRACE::2023-03-28.19:32:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:32:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:32:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:32:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:35::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.19:41:35::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.19:41:35::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.19:41:35::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:35::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:35::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.19:41:35::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.19:41:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:35::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened new HwDB with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.19:41:42::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.19:41:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:41:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:41:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.19:41:42::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:41:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:41:42::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.19:41:42::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:41:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:41:42::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:41:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:41:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWReader::No isolation master present  
TRACE::2023-03-28.19:41:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:41:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:41:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:41:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:41:42::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:41:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:41:42::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:41:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:41:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWReader::No isolation master present  
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:42::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:42::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:42::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:42::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::In reload Mss file.
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:43::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:41:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:41:43::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:41:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:41:43::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::In reload Mss file.
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:43::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:41:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:41:43::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:41:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:41:43::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:41:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:41:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:41:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:41:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:41:43::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
LOG::2023-03-28.19:47:56::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.19:47:56::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.19:47:56::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.19:47:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.19:47:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.19:47:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.19:47:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-28.19:47:56::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:47:56::SCWSystem::Not a boot domain 
LOG::2023-03-28.19:47:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:47:56::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.19:47:56::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.19:47:56::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.19:47:56::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.19:47:56::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.19:47:56::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:56::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:56::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:56::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:47:56::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:47:56::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:47:56::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:47:56::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:47:56::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:47:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:47:56::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.19:47:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-03-28.19:47:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-03-28.19:47:56::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:47:56::SCWMssOS::skipping the bsp build ... 
TRACE::2023-03-28.19:47:56::SCWMssOS::Copying to export directory.
TRACE::2023-03-28.19:47:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.19:47:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.19:47:58::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:47:58::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.19:47:58::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.19:47:58::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.19:47:58::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.19:47:58::SCWSystem::dir created 
TRACE::2023-03-28.19:47:58::SCWSystem::Writing the bif 
TRACE::2023-03-28.19:47:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.19:47:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.19:47:58::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.19:47:58::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:47:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:47:58::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:47:58::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:47:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:47:58::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:47:58::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:47:58::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:47:58::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:47:58::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:47:58::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:47:58::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1f477117b909316c547b40904b6b92a61",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"ba325291c43dbb8c3cefac9557e35558",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.19:47:58::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:47:58::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:47:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:47:58::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:47:58::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:47:58::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:47:58::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:16::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:55:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:22::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::update - Opened existing hwdb toplevel_lab5_10
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Opened existing hwdb toplevel_lab5_9
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:22::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::update - Opened existing hwdb toplevel_lab5_10
TRACE::2023-03-28.19:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:22::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:55:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:55:22::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.19:55:22::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:55:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:55:22::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:55:22::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:55:29::SCWPlatform::Opened new HwDB with name toplevel_lab5_11
TRACE::2023-03-28.19:55:29::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:55:29::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:29::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:55:29::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:29::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:29::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:29::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_11
TRACE::2023-03-28.19:55:29::SCWPlatform::Opened existing hwdb toplevel_lab5_11
TRACE::2023-03-28.19:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:29::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:29::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:29::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:29::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_11
TRACE::2023-03-28.19:55:29::SCWPlatform::Opened existing hwdb toplevel_lab5_11
TRACE::2023-03-28.19:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:29::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:29::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:29::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"15a361d125c94c67ac0e0b6b2edaec581",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1a921cc8448eb774a72aed415e9b74041",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-03-28.19:55:30::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.19:55:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.19:55:30::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.19:55:30::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:30::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:30::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.19:55:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.19:55:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:30::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:30::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened new HwDB with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.19:55:37::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.19:55:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:55:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:55:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.19:55:37::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.19:55:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:55:37::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:37::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:37::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.19:55:37::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:55:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:55:37::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:55:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:37::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWReader::No isolation master present  
TRACE::2023-03-28.19:55:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.19:55:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.19:55:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:37::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:55:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.19:55:37::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:55:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:55:37::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.19:55:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Opened existing hwdb toplevel_lab5_12
TRACE::2023-03-28.19:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:37::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:37::SCWReader::No isolation master present  
LOG::2023-03-28.19:55:44::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.19:55:44::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.19:55:44::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.19:55:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.19:55:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.19:55:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.19:55:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-28.19:55:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:55:44::SCWSystem::Not a boot domain 
LOG::2023-03-28.19:55:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.19:55:44::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.19:55:44::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.19:55:44::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.19:55:44::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.19:55:44::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.19:55:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_12
TRACE::2023-03-28.19:55:44::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-03-28.19:55:44::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-03-28.19:55:44::SCWPlatform::Opened new HwDB with name toplevel_lab5_13
TRACE::2023-03-28.19:55:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:44::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.19:55:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:44::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-03-28.19:55:46::SCWMssOS::doing bsp build ... 
TRACE::2023-03-28.19:55:46::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-03-28.19:55:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-03-28.19:55:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-03-28.19:55:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.19:55:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.19:55:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.19:55:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.19:55:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:55:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:55:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:55:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:55:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:55:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:55:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:55:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:55:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.19:55:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.19:55:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:55:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:55:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:55:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:55:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:55:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:55:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:55:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:55:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.19:55:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.19:55:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-03-28.19:55:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-03-28.19:55:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.19:55:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.19:55:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:55:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:55:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:55:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:55:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:55:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:55:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-03-28.19:55:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-03-28.19:55:46::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.19:55:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-03-28.19:55:46::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-03-28.19:55:46::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.19:55:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.19:55:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:55:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:55:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.19:55:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.19:55:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.19:55:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.19:55:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.19:55:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.19:55:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.19:55:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.19:55:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.19:55:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.19:55:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-03-28.19:55:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-03-28.19:55:48::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-03-28.19:55:48::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-03-28.19:55:48::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-03-28.19:55:48::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-03-28.19:55:48::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-03-28.19:55:48::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-03-28.19:55:48::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-03-28.19:55:48::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-03-28.19:55:48::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-03-28.19:55:48::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-03-28.19:55:48::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-03-28.19:55:48::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-03-28.19:55:48::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-03-28.19:55:48::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:55:48::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-03-28.19:55:48::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-03-28.19:55:48::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-03-28.19:55:48::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-03-28.19:55:48::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-03-28.19:55:48::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-03-28.19:55:48::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-03-28.19:55:48::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-03-28.19:55:48::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-03-28.19:55:48::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-03-28.19:55:48::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-03-28.19:55:48::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-03-28.19:55:48::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-03-28.19:55:48::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-03-28.19:55:48::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:55:48::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-03-28.19:55:48::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-03-28.19:55:48::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-03-28.19:55:48::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-03-28.19:55:48::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-03-28.19:55:48::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-03-28.19:55:48::SCWMssOS::ftest.o

TRACE::2023-03-28.19:55:49::SCWMssOS::'Finished building libraries'

TRACE::2023-03-28.19:55:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.19:55:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.19:55:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.19:55:49::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.19:55:49::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.19:55:49::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.19:55:49::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.19:55:49::SCWSystem::dir created 
TRACE::2023-03-28.19:55:49::SCWSystem::Writing the bif 
TRACE::2023-03-28.19:55:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.19:55:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.19:55:49::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.19:55:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.19:55:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.19:55:49::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.19:55:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Opened existing hwdb toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Opened existing hwdb toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"15a361d125c94c67ac0e0b6b2edaec581",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1a921cc8448eb774a72aed415e9b7404",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.19:55:49::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.19:55:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.19:55:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.19:55:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Opened existing hwdb toplevel_lab5_13
TRACE::2023-03-28.19:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.19:55:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.19:55:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.19:55:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:47::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:47::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:47::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:47::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:47::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened new HwDB with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.22:04:55::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.22:04:55::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.22:04:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.22:04:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.22:04:55::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.22:04:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.22:04:55::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:04:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:04:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.22:04:55::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:04:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:04:55::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:04:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.22:04:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:04:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWReader::No isolation master present  
TRACE::2023-03-28.22:04:55::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.22:04:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.22:04:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:04:55::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.22:04:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.22:04:55::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:04:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:04:55::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:04:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.22:04:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:04:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:04:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:04:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:04:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:04:55::SCWReader::No isolation master present  
TRACE::2023-03-28.22:05:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:11::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.22:05:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:05:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::update - Opened existing hwdb toplevel_lab5_1
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Opened existing hwdb toplevel_lab5_0
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:05:18::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/tempdsa/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::update - Opened existing hwdb toplevel_lab5_1
TRACE::2023-03-28.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:05:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:05:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:05:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-03-28.22:05:18::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:05:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:05:18::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:05:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-03-28.22:05:18::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:18::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:18::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.22:05:24::SCWPlatform::Opened new HwDB with name toplevel_lab5_2
TRACE::2023-03-28.22:05:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.22:05:24::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:05:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.22:05:24::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:05:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:05:24::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:05:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:05:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:05:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:05:24::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:05:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:05:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:05:24::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"15a361d125c94c67ac0e0b6b2edaec581",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1a921cc8448eb774a72aed415e9b74041",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-03-28.22:05:59::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.22:05:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.22:06:00::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.22:06:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.22:06:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.22:06:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.22:06:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-28.22:06:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.22:06:00::SCWSystem::Not a boot domain 
LOG::2023-03-28.22:06:00::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.22:06:00::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.22:06:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.22:06:00::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.22:06:00::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.22:06:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.22:06:00::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:00::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:06:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:06:00::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:06:00::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:06:00::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:00::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:06:00::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:00::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.22:06:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-03-28.22:06:01::SCWMssOS::doing bsp build ... 
TRACE::2023-03-28.22:06:01::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-03-28.22:06:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-03-28.22:06:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-03-28.22:06:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-03-28.22:06:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-03-28.22:06:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-03-28.22:06:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-03-28.22:06:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.22:06:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.22:06:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.22:06:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.22:06:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.22:06:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.22:06:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.22:06:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.22:06:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-03-28.22:06:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-03-28.22:06:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.22:06:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.22:06:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.22:06:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.22:06:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.22:06:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.22:06:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.22:06:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.22:06:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.22:06:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-03-28.22:06:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-03-28.22:06:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-03-28.22:06:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-03-28.22:06:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-03-28.22:06:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-03-28.22:06:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.22:06:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.22:06:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.22:06:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.22:06:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.22:06:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.22:06:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-03-28.22:06:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-03-28.22:06:02::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-03-28.22:06:02::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-03-28.22:06:02::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-03-28.22:06:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-03-28.22:06:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-03-28.22:06:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-03-28.22:06:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.22:06:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.22:06:03::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-03-28.22:06:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-03-28.22:06:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-03-28.22:06:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-03-28.22:06:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-03-28.22:06:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-03-28.22:06:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-03-28.22:06:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-03-28.22:06:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-03-28.22:06:03::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-03-28.22:06:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-03-28.22:06:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-03-28.22:06:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-03-28.22:06:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-03-28.22:06:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-03-28.22:06:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-03-28.22:06:04::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-03-28.22:06:04::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-03-28.22:06:04::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-03-28.22:06:04::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-03-28.22:06:04::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-03-28.22:06:04::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-03-28.22:06:04::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-03-28.22:06:04::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-03-28.22:06:04::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-03-28.22:06:04::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-03-28.22:06:04::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-03-28.22:06:04::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-03-28.22:06:04::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-03-28.22:06:04::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-03-28.22:06:04::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-03-28.22:06:04::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-03-28.22:06:04::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-03-28.22:06:04::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-03-28.22:06:04::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-03-28.22:06:04::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-03-28.22:06:04::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-03-28.22:06:04::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-03-28.22:06:04::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-03-28.22:06:04::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-03-28.22:06:04::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-03-28.22:06:04::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-03-28.22:06:04::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-03-28.22:06:04::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-03-28.22:06:04::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-03-28.22:06:04::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-03-28.22:06:04::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-03-28.22:06:04::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-03-28.22:06:04::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-03-28.22:06:04::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-03-28.22:06:04::SCWMssOS::ftest.o

TRACE::2023-03-28.22:06:04::SCWMssOS::'Finished building libraries'

TRACE::2023-03-28.22:06:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.22:06:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.22:06:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.22:06:04::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.22:06:04::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.22:06:04::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.22:06:04::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.22:06:04::SCWSystem::dir created 
TRACE::2023-03-28.22:06:04::SCWSystem::Writing the bif 
TRACE::2023-03-28.22:06:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.22:06:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.22:06:04::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.22:06:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:06:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:06:04::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:06:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.22:06:04::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:06:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:06:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:06:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:06:04::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:06:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:06:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:06:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:06:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:06:04::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:06:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:06:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:04::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"15a361d125c94c67ac0e0b6b2edaec581",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1a921cc8448eb774a72aed415e9b7404",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.22:06:04::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.22:06:05::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:05::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:05::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:05::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:06:05::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:06:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:06:05::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_2
TRACE::2023-03-28.22:06:05::SCWPlatform::Opened existing hwdb toplevel_lab5_2
TRACE::2023-03-28.22:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:06:05::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:06:05::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:06:05::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:29::SCWPlatform::Clearing the existing platform
TRACE::2023-03-28.22:25:29::SCWSystem::Clearing the existing sysconfig
TRACE::2023-03-28.22:25:29::SCWBDomain::clearing the fsbl build
TRACE::2023-03-28.22:25:29::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:29::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:29::SCWSystem::Clearing the domains completed.
TRACE::2023-03-28.22:25:29::SCWPlatform::Clearing the opened hw db.
TRACE::2023-03-28.22:25:29::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:29::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:29::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:29::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened new HwDB with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWReader::Active system found as  toplevel_lab5
TRACE::2023-03-28.22:25:36::SCWReader::Handling sysconfig toplevel_lab5
TRACE::2023-03-28.22:25:36::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.22:25:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.22:25:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-03-28.22:25:36::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-03-28.22:25:36::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.22:25:36::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-03-28.22:25:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:25:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:25:36::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:25:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.22:25:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWReader::No isolation master present  
TRACE::2023-03-28.22:25:36::SCWDomain::checking for install qemu data   : 
TRACE::2023-03-28.22:25:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-03-28.22:25:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:36::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-03-28.22:25:36::SCWMssOS::updating the scw layer about changes
TRACE::2023-03-28.22:25:36::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:25:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:25:36::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:25:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-03-28.22:25:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:36::SCWReader::No isolation master present  
LOG::2023-03-28.22:25:52::SCWPlatform::Started generating the artifacts platform toplevel_lab5
TRACE::2023-03-28.22:25:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-03-28.22:25:52::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab5
LOG::2023-03-28.22:25:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-03-28.22:25:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-03-28.22:25:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-03-28.22:25:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-03-28.22:25:52::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.22:25:52::SCWSystem::Not a boot domain 
LOG::2023-03-28.22:25:52::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-03-28.22:25:52::SCWDomain::Generating domain artifcats
TRACE::2023-03-28.22:25:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-03-28.22:25:52::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/qemu/
TRACE::2023-03-28.22:25:52::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/sw/toplevel_lab5/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-03-28.22:25:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-03-28.22:25:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-03-28.22:25:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-03-28.22:25:52::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-03-28.22:25:52::SCWMssOS::skipping the bsp build ... 
TRACE::2023-03-28.22:25:52::SCWMssOS::Copying to export directory.
TRACE::2023-03-28.22:25:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-03-28.22:25:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-03-28.22:25:52::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-03-28.22:25:52::SCWSystem::Completed Processing the sysconfig toplevel_lab5
LOG::2023-03-28.22:25:52::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab5
TRACE::2023-03-28.22:25:52::SCWPlatform::Started preparing the platform 
TRACE::2023-03-28.22:25:52::SCWSystem::Writing the bif file for system config toplevel_lab5
TRACE::2023-03-28.22:25:52::SCWSystem::dir created 
TRACE::2023-03-28.22:25:52::SCWSystem::Writing the bif 
TRACE::2023-03-28.22:25:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-03-28.22:25:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-03-28.22:25:52::SCWPlatform::Completed generating the platform
TRACE::2023-03-28.22:25:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:25:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:25:52::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:25:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-03-28.22:25:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-03-28.22:25:52::SCWMssOS::Commit changes completed.
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab5",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab5",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab5",
	"systems":	[{
			"systemName":	"toplevel_lab5",
			"systemDesc":	"toplevel_lab5",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab5",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"15a361d125c94c67ac0e0b6b2edaec581",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab5/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1a921cc8448eb774a72aed415e9b7404",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-03-28.22:25:52::SCWPlatform::updated the xpfm file.
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw
TRACE::2023-03-28.22:25:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/hw/toplevel_lab5.xsa
TRACE::2023-03-28.22:25:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-03-28.22:25:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Opened existing hwdb toplevel_lab5_4
TRACE::2023-03-28.22:25:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-03-28.22:25:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-03-28.22:25:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-03-28.22:25:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
