#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000215fc948da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000215fc966420 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_00000215fc961150 .functor NOT 1, L_00000215fc9bde80, C4<0>, C4<0>, C4<0>;
L_00000215fc961310 .functor XOR 8, L_00000215fc9bed80, L_00000215fc9bee20, C4<00000000>, C4<00000000>;
L_00000215fc961e00 .functor XOR 8, L_00000215fc961310, L_00000215fc9be100, C4<00000000>, C4<00000000>;
v00000215fc9bc230_0 .net *"_ivl_10", 7 0, L_00000215fc9be100;  1 drivers
v00000215fc9bd4f0_0 .net *"_ivl_12", 7 0, L_00000215fc961e00;  1 drivers
v00000215fc9bce10_0 .net *"_ivl_2", 7 0, L_00000215fc9be880;  1 drivers
v00000215fc9bc5f0_0 .net *"_ivl_4", 7 0, L_00000215fc9bed80;  1 drivers
v00000215fc9bc690_0 .net *"_ivl_6", 7 0, L_00000215fc9bee20;  1 drivers
v00000215fc9bc7d0_0 .net *"_ivl_8", 7 0, L_00000215fc961310;  1 drivers
v00000215fc9bd6d0_0 .var "clk", 0 0;
v00000215fc9bd130_0 .net "in", 7 0, v00000215fc9bcd70_0;  1 drivers
v00000215fc9bc2d0_0 .net "out_dut", 7 0, L_00000215fc9bf1e0;  1 drivers
v00000215fc9bc370_0 .net "out_ref", 7 0, L_00000215fc9bd1d0;  1 drivers
v00000215fc9bc870_0 .var/2u "stats1", 159 0;
v00000215fc9bc410_0 .var/2u "strobe", 0 0;
v00000215fc9bc910_0 .net "tb_match", 0 0, L_00000215fc9bde80;  1 drivers
v00000215fc9bcaf0_0 .net "tb_mismatch", 0 0, L_00000215fc961150;  1 drivers
v00000215fc9bceb0_0 .net "wavedrom_enable", 0 0, v00000215fc9bbc90_0;  1 drivers
v00000215fc9bcf50_0 .net "wavedrom_title", 511 0, v00000215fc9bbdd0_0;  1 drivers
L_00000215fc9be880 .concat [ 8 0 0 0], L_00000215fc9bd1d0;
L_00000215fc9bed80 .concat [ 8 0 0 0], L_00000215fc9bd1d0;
L_00000215fc9bee20 .concat [ 8 0 0 0], L_00000215fc9bf1e0;
L_00000215fc9be100 .concat [ 8 0 0 0], L_00000215fc9bd1d0;
L_00000215fc9bde80 .cmp/eeq 8, L_00000215fc9be880, L_00000215fc961e00;
S_00000215fc947670 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_00000215fc966420;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_00000215fc961bd0 .functor BUFZ 8, v00000215fc9bcd70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000215fc94a5a0_0 .net *"_ivl_0", 0 0, L_00000215fc9bd950;  1 drivers
v00000215fc94a140_0 .net *"_ivl_10", 0 0, L_00000215fc9bd630;  1 drivers
v00000215fc94a6e0_0 .net *"_ivl_12", 0 0, L_00000215fc9bd3b0;  1 drivers
v00000215fc94a780_0 .net *"_ivl_14", 0 0, L_00000215fc9bd770;  1 drivers
v00000215fc94a8c0_0 .net *"_ivl_2", 0 0, L_00000215fc9bd450;  1 drivers
v00000215fc9499c0_0 .net *"_ivl_27", 7 0, L_00000215fc961bd0;  1 drivers
v00000215fc9bbd30_0 .net *"_ivl_4", 0 0, L_00000215fc9bd270;  1 drivers
v00000215fc9bcc30_0 .net *"_ivl_6", 0 0, L_00000215fc9bd590;  1 drivers
v00000215fc9bcb90_0 .net *"_ivl_8", 0 0, L_00000215fc9bd310;  1 drivers
v00000215fc9bc9b0_0 .net "in", 7 0, v00000215fc9bcd70_0;  alias, 1 drivers
v00000215fc9bc4b0_0 .net "out", 7 0, L_00000215fc9bd1d0;  alias, 1 drivers
LS_00000215fc9bd1d0_0_0 .concat8 [ 1 1 1 1], L_00000215fc9bd950, L_00000215fc9bd450, L_00000215fc9bd270, L_00000215fc9bd590;
LS_00000215fc9bd1d0_0_4 .concat8 [ 1 1 1 1], L_00000215fc9bd310, L_00000215fc9bd630, L_00000215fc9bd3b0, L_00000215fc9bd770;
L_00000215fc9bd1d0 .concat8 [ 4 4 0 0], LS_00000215fc9bd1d0_0_0, LS_00000215fc9bd1d0_0_4;
L_00000215fc9bd950 .part L_00000215fc961bd0, 7, 1;
L_00000215fc9bd450 .part L_00000215fc961bd0, 6, 1;
L_00000215fc9bd270 .part L_00000215fc961bd0, 5, 1;
L_00000215fc9bd590 .part L_00000215fc961bd0, 4, 1;
L_00000215fc9bd310 .part L_00000215fc961bd0, 3, 1;
L_00000215fc9bd630 .part L_00000215fc961bd0, 2, 1;
L_00000215fc9bd3b0 .part L_00000215fc961bd0, 1, 1;
L_00000215fc9bd770 .part L_00000215fc961bd0, 0, 1;
S_00000215fc947800 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_00000215fc966420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000215fc9bbb50_0 .net "clk", 0 0, v00000215fc9bd6d0_0;  1 drivers
v00000215fc9bcd70_0 .var "in", 7 0;
v00000215fc9bbc90_0 .var "wavedrom_enable", 0 0;
v00000215fc9bbdd0_0 .var "wavedrom_title", 511 0;
E_00000215fc967400/0 .event negedge, v00000215fc9bbb50_0;
E_00000215fc967400/1 .event posedge, v00000215fc9bbb50_0;
E_00000215fc967400 .event/or E_00000215fc967400/0, E_00000215fc967400/1;
E_00000215fc967f80 .event negedge, v00000215fc9bbb50_0;
E_00000215fc967dc0 .event posedge, v00000215fc9bbb50_0;
S_00000215fc9558f0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000215fc947800;
 .timescale -12 -12;
v00000215fc9bc190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000215fc955a80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000215fc947800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000215fc955c10 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_00000215fc966420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v00000215fc9bbe70_0 .net *"_ivl_1", 0 0, L_00000215fc9bd810;  1 drivers
v00000215fc9bccd0_0 .net *"_ivl_11", 0 0, L_00000215fc9bf5a0;  1 drivers
v00000215fc9bcff0_0 .net *"_ivl_13", 0 0, L_00000215fc9bfa00;  1 drivers
v00000215fc9bc0f0_0 .net *"_ivl_14", 6 0, L_00000215fc9bdb60;  1 drivers
L_00000215fc9bfb28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000215fc9bbf10_0 .net *"_ivl_19", 0 0, L_00000215fc9bfb28;  1 drivers
v00000215fc9bbfb0_0 .net *"_ivl_3", 0 0, L_00000215fc9bd8b0;  1 drivers
v00000215fc9bc050_0 .net *"_ivl_5", 0 0, L_00000215fc9bd9f0;  1 drivers
v00000215fc9bc730_0 .net *"_ivl_7", 0 0, L_00000215fc9bbbf0;  1 drivers
v00000215fc9bc550_0 .net *"_ivl_9", 0 0, L_00000215fc9be740;  1 drivers
v00000215fc9bca50_0 .net "in", 7 0, v00000215fc9bcd70_0;  alias, 1 drivers
v00000215fc9bd090_0 .net "out", 7 0, L_00000215fc9bf1e0;  alias, 1 drivers
L_00000215fc9bd810 .part v00000215fc9bcd70_0, 6, 1;
L_00000215fc9bd8b0 .part v00000215fc9bcd70_0, 5, 1;
L_00000215fc9bd9f0 .part v00000215fc9bcd70_0, 4, 1;
L_00000215fc9bbbf0 .part v00000215fc9bcd70_0, 3, 1;
L_00000215fc9be740 .part v00000215fc9bcd70_0, 2, 1;
L_00000215fc9bf5a0 .part v00000215fc9bcd70_0, 1, 1;
L_00000215fc9bfa00 .part v00000215fc9bcd70_0, 0, 1;
LS_00000215fc9bdb60_0_0 .concat [ 1 1 1 1], L_00000215fc9bfa00, L_00000215fc9bf5a0, L_00000215fc9be740, L_00000215fc9bbbf0;
LS_00000215fc9bdb60_0_4 .concat [ 1 1 1 0], L_00000215fc9bd9f0, L_00000215fc9bd8b0, L_00000215fc9bd810;
L_00000215fc9bdb60 .concat [ 4 3 0 0], LS_00000215fc9bdb60_0_0, LS_00000215fc9bdb60_0_4;
L_00000215fc9bf1e0 .concat [ 7 1 0 0], L_00000215fc9bdb60, L_00000215fc9bfb28;
S_00000215fc964f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_00000215fc966420;
 .timescale -12 -12;
E_00000215fc967780 .event edge, v00000215fc9bc410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000215fc9bc410_0;
    %nor/r;
    %assign/vec4 v00000215fc9bc410_0, 0;
    %wait E_00000215fc967780;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000215fc947800;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967f80;
    %wait E_00000215fc967dc0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967dc0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %wait E_00000215fc967f80;
    %fork TD_tb.stim1.wavedrom_stop, S_00000215fc955a80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000215fc967400;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000215fc9bcd70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000215fc966420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215fc9bd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215fc9bc410_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000215fc966420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000215fc9bd6d0_0;
    %inv;
    %store/vec4 v00000215fc9bd6d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000215fc966420;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215fc9bbb50_0, v00000215fc9bcaf0_0, v00000215fc9bd130_0, v00000215fc9bc370_0, v00000215fc9bc2d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000215fc966420;
T_7 ;
    %load/vec4 v00000215fc9bc870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v00000215fc9bc870_0, 64, 32>, &PV<v00000215fc9bc870_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000215fc9bc870_0, 128, 32>, &PV<v00000215fc9bc870_0, 0, 32> {0 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", &PV<v00000215fc9bc870_0, 128, 32>, &PV<v00000215fc9bc870_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000215fc966420;
T_8 ;
    %wait E_00000215fc967400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000215fc9bc870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000215fc9bc870_0, 4, 32;
    %load/vec4 v00000215fc9bc910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000215fc9bc870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000215fc9bc870_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000215fc9bc870_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000215fc9bc870_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000215fc9bc370_0;
    %load/vec4 v00000215fc9bc370_0;
    %load/vec4 v00000215fc9bc2d0_0;
    %xor;
    %load/vec4 v00000215fc9bc370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000215fc9bc870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000215fc9bc870_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000215fc9bc870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000215fc9bc870_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000215fc966420;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 134 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 135 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob006_vectorr_test.sv";
    "dataset_code-complete-iccad2023/Prob006_vectorr_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01.sv";
