# single-cycle
Verilog design of a single cycle processor.
