Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 22 10:24:56 2018
| Host         : DoubleL running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file WIFI_DECRYPT_methodology_drc_routed.rpt -pb WIFI_DECRYPT_methodology_drc_routed.pb -rpx WIFI_DECRYPT_methodology_drc_routed.rpx
| Design       : WIFI_DECRYPT
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 8          |
| TIMING-17 | Warning  | Non-clocked sequential cell                | 14         |
| TIMING-20 | Warning  | Non-clocked latch                          | 1          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/Done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/FSM_sequential_transmit_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/FSM_sequential_transmit_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/FSM_sequential_transmit_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/bitcnt_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/bitcnt_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/bitcnt_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/bitcnt_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin U_UART_TX/tx_tmp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_SD/u_simple_sd/cd_debounce/last_reg_LDC cannot be properly analyzed as its control pin U_SD/u_simple_sd/cd_debounce/last_reg_LDC/G is not reached by a timing clock
Related violations: <none>


