//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_22 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_22
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_22
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_22(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_22_param_5,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_22_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<33>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<41>;
	.loc	1 19 0                          // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:19:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_1];
$L__tmp0:
	.loc	1 21 28                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:21:33
	shl.b32 	%r6, %r1, 7;
	ld.param.u64 	%rd13, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_3];
	.loc	1 22 36                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:22:36
	mov.u32 	%r7, %tid.x;
	and.b32  	%r8, %r7, 127;
	ld.param.u64 	%rd15, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_4];
	.loc	1 22 23                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:22:23
	or.b32  	%r9, %r6, %r8;
	ld.param.u64 	%rd16, [triton_poi_fused__unsafe_index_add_mul_sub_22_param_5];
	.loc	1 24 21                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:24:21
	shr.s32 	%r11, %r9, 31;
	shr.u32 	%r12, %r11, 29;
	add.s32 	%r13, %r9, %r12;
	shr.s32 	%r14, %r13, 3;
	.loc	1 24 26                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:24:26
	shr.u32 	%r15, %r14, 29;
	add.s32 	%r16, %r14, %r15;
	and.b32  	%r17, %r16, -8;
	sub.s32 	%r18, %r14, %r17;
	.loc	1 25 19                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:25:19
	and.b32  	%r19, %r13, -8;
	sub.s32 	%r20, %r9, %r19;
	.loc	1 26 21                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:26:21
	bfe.s32 	%r21, %r1, 24, 1;
	shr.u32 	%r22, %r21, 26;
	add.s32 	%r23, %r9, %r22;
	shr.s32 	%r24, %r23, 6;
	.loc	1 26 27                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:26:27
	shr.u32 	%r25, %r24, 26;
	add.s32 	%r26, %r24, %r25;
	and.b32  	%r27, %r26, -64;
	sub.s32 	%r28, %r24, %r27;
	.loc	1 27 19                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:27:19
	shr.u32 	%r29, %r21, 20;
	add.s32 	%r30, %r9, %r29;
	.loc	1 29 30                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:29:30
	mul.wide.s32 	%rd17, %r18, 8;
	add.s64 	%rd2, %rd11, %rd17;
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:29:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 30 30                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:30:30
	mul.wide.s32 	%rd18, %r20, 8;
	add.s64 	%rd4, %rd12, %rd18;
	.loc	1 30 35                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:30:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 31 31                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:31:31
	add.s64 	%rd6, %rd14, %rd18;
	.loc	1 31 36                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:31:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 32 31                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:32:31
	mul.wide.s32 	%rd19, %r20, 4;
	add.s64 	%rd7, %rd15, %rd19;
	.loc	1 32 36                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:32:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	.loc	1 36 32                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:36:32
	shr.u64 	%rd20, %rd1, 58;
	and.b64  	%rd21, %rd20, 32;
	add.s64 	%rd22, %rd21, %rd1;
	.loc	1 39 32                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:39:32
	shr.u64 	%rd23, %rd3, 58;
	and.b64  	%rd24, %rd23, 32;
	add.s64 	%rd25, %rd24, %rd3;
	.loc	1 40 63                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:40:63
	shl.b32 	%r31, %r30, 4;
	and.b32  	%r32, %r31, -65536;
	.loc	1 40 30                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:40:30
	shl.b64 	%rd26, %rd25, 8;
	add.s64 	%rd27, %rd13, %rd26;
	mul.wide.s32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd27, %rd28;
	shl.b64 	%rd30, %rd22, 13;
	add.s64 	%rd31, %rd29, %rd30;
	mul.wide.s32 	%rd32, %r32, 4;
	add.s64 	%rd8, %rd31, %rd32;
	.loc	1 40 68                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:40:68
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 43 35                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:43:35
	shr.u64 	%rd33, %rd5, 58;
	and.b64  	%rd34, %rd33, 32;
	add.s64 	%rd35, %rd34, %rd5;
	.loc	1 44 31                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:44:31
	shl.b64 	%rd36, %rd35, 8;
	add.s64 	%rd37, %rd13, %rd36;
	add.s64 	%rd38, %rd37, %rd28;
	add.s64 	%rd39, %rd38, %rd30;
	add.s64 	%rd9, %rd39, %rd32;
	.loc	1 44 70                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:44:70
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	.loc	1 45 20                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:45:20
	sub.f32 	%f4, %f3, %f2;
	.loc	1 47 19                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:47:19
	fma.rn.f32 	%f5, %f4, %f1, %f2;
	.loc	1 48 25                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:48:25
	mul.wide.s32 	%rd40, %r9, 4;
	add.s64 	%rd10, %rd16, %rd40;
	.loc	1 48 37                         // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:48:37
	mov.b32 	%r5, %f5;
	// begin inline asm
	@%p1 st.global.b32 [ %rd10 + 0 ], { %r5 };
	// end inline asm
	.loc	1 48 4                          // c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/6l/c6llgv5omedjej4sinimtfxflcym4s6znllxfwfab2irqfql3mse.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 54
.b8 108
.b8 108
.b8 103
.b8 118
.b8 53
.b8 111
.b8 109
.b8 101
.b8 100
.b8 106
.b8 101
.b8 106
.b8 52
.b8 115
.b8 105
.b8 110
.b8 105
.b8 109
.b8 116
.b8 102
.b8 120
.b8 102
.b8 108
.b8 99
.b8 121
.b8 109
.b8 52
.b8 115
.b8 54
.b8 122
.b8 110
.b8 108
.b8 108
.b8 120
.b8 102
.b8 119
.b8 102
.b8 97
.b8 98
.b8 50
.b8 105
.b8 114
.b8 113
.b8 102
.b8 113
.b8 108
.b8 51
.b8 109
.b8 115
.b8 101
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 54
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
