
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor.v
# synth_design -part xc7z020clg484-3 -top dividor -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dividor -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45977 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 252797 ; free virtual = 314124
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dividor' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dividor' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252723 ; free virtual = 314050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252717 ; free virtual = 314044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 252720 ; free virtual = 314047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 252711 ; free virtual = 314038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dividor 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'out_reg[9]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[10]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[11]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[12]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[13]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[14]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[15]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[16]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[17]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[18]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[19]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[20]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[21]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[22]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[23]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[24]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[25]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[26]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[27]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[28]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[29]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_reg[30]' (FDR) to 'out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253436 ; free virtual = 314763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253309 ; free virtual = 314635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253226 ; free virtual = 314551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253128 ; free virtual = 314453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253127 ; free virtual = 314452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253141 ; free virtual = 314467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253142 ; free virtual = 314467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253142 ; free virtual = 314467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253142 ; free virtual = 314467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    35|
|2     |LUT1   |     5|
|3     |LUT2   |    28|
|4     |LUT3   |    88|
|5     |LUT4   |    70|
|6     |LUT5   |    23|
|7     |LUT6   |    34|
|8     |FDRE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   292|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253142 ; free virtual = 314467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253143 ; free virtual = 314468
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.078 ; gain = 238.438 ; free physical = 253146 ; free virtual = 314472
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.234 ; gain = 0.000 ; free physical = 253019 ; free virtual = 314344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.234 ; gain = 374.691 ; free physical = 253055 ; free virtual = 314380
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.891 ; gain = 562.656 ; free physical = 253186 ; free virtual = 314507
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.891 ; gain = 0.000 ; free physical = 253179 ; free virtual = 314501
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.902 ; gain = 0.000 ; free physical = 253184 ; free virtual = 314505
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 252949 ; free virtual = 314273

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15b70ecbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 252945 ; free virtual = 314269

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b70ecbc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254004 ; free virtual = 315327
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bc4a9999

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254004 ; free virtual = 315327
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 125307407

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254002 ; free virtual = 315324
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 125307407

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254002 ; free virtual = 315324
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10988841c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254003 ; free virtual = 315325
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10988841c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253999 ; free virtual = 315321
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254005 ; free virtual = 315327
Ending Logic Optimization Task | Checksum: 10988841c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 254003 ; free virtual = 315326

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10988841c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253994 ; free virtual = 315316

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10988841c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253993 ; free virtual = 315315

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253993 ; free virtual = 315315
Ending Netlist Obfuscation Task | Checksum: 10988841c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253993 ; free virtual = 315315
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.965 ; gain = 0.000 ; free physical = 253993 ; free virtual = 315315
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10988841c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dividor ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.957 ; gain = 0.000 ; free physical = 253988 ; free virtual = 315310
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.957 ; gain = 0.000 ; free physical = 253984 ; free virtual = 315307
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2519.957 ; gain = 0.000 ; free physical = 253965 ; free virtual = 315287
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2717.137 ; gain = 197.180 ; free physical = 253965 ; free virtual = 315287
Power optimization passes: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2717.137 ; gain = 197.180 ; free physical = 253965 ; free virtual = 315287

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253984 ; free virtual = 315306


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dividor ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 9
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10988841c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253983 ; free virtual = 315306
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10988841c
Power optimization: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2717.137 ; gain = 213.172 ; free physical = 253987 ; free virtual = 315309
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28458264 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10988841c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254018 ; free virtual = 315340
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10988841c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254019 ; free virtual = 315341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10988841c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254018 ; free virtual = 315340
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10988841c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254018 ; free virtual = 315340
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10988841c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254017 ; free virtual = 315340

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254017 ; free virtual = 315340
Ending Netlist Obfuscation Task | Checksum: 10988841c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 254017 ; free virtual = 315340
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253809 ; free virtual = 315132
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccb5a119

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253809 ; free virtual = 315132
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253809 ; free virtual = 315132

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db7c535c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253778 ; free virtual = 315100

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19deff82b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253759 ; free virtual = 315081

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19deff82b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253758 ; free virtual = 315081
Phase 1 Placer Initialization | Checksum: 19deff82b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253759 ; free virtual = 315081

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19deff82b

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253760 ; free virtual = 315082
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 193d11097

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253791 ; free virtual = 315113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 193d11097

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253791 ; free virtual = 315113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222f30700

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253791 ; free virtual = 315113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2524f1399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253791 ; free virtual = 315113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2524f1399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253791 ; free virtual = 315113

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 210e27979

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253777 ; free virtual = 315099

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253775 ; free virtual = 315097

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253774 ; free virtual = 315097
Phase 3 Detail Placement | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253775 ; free virtual = 315097

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253773 ; free virtual = 315096

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253773 ; free virtual = 315096

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 28e60fa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253773 ; free virtual = 315096

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253773 ; free virtual = 315096
Phase 4.4 Final Placement Cleanup | Checksum: 29cf4c151

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253773 ; free virtual = 315095
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29cf4c151

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253772 ; free virtual = 315095
Ending Placer Task | Checksum: 19e6cbdd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253775 ; free virtual = 315097
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253758 ; free virtual = 315080

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: da1a183f

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253540 ; free virtual = 314864
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253525 ; free virtual = 314851

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253528 ; free virtual = 314854

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253521 ; free virtual = 314846
Phase 4 Rewire | Checksum: da1a183f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253520 ; free virtual = 314846

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253516 ; free virtual = 314842

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253513 ; free virtual = 314839

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253511 ; free virtual = 314837

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253534 ; free virtual = 314860

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253549 ; free virtual = 314875

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253537 ; free virtual = 314863

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253543 ; free virtual = 314869

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: da1a183f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253543 ; free virtual = 314869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253543 ; free virtual = 314869
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253540 ; free virtual = 314866
Ending Physical Synthesis Task | Checksum: da1a183f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253538 ; free virtual = 314864
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253516 ; free virtual = 314842
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253559 ; free virtual = 314883
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 253522 ; free virtual = 314847
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b45ca350 ConstDB: 0 ShapeSum: c6600da RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17e37d85e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251022 ; free virtual = 312377
Post Restoration Checksum: NetGraph: a65f77fb NumContArr: d7d86063 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17e37d85e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251245 ; free virtual = 312599

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17e37d85e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251454 ; free virtual = 312808

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17e37d85e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251467 ; free virtual = 312821
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d9e07b8d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251859 ; free virtual = 313199
Phase 2 Router Initialization | Checksum: d9e07b8d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251858 ; free virtual = 313199

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 101a0779e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251816 ; free virtual = 313171

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251811 ; free virtual = 313166
Phase 4 Rip-up And Reroute | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251811 ; free virtual = 313166

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251812 ; free virtual = 313168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251811 ; free virtual = 313167
Phase 5 Delay and Skew Optimization | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251812 ; free virtual = 313167

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251810 ; free virtual = 313166
Phase 6.1 Hold Fix Iter | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251810 ; free virtual = 313166
Phase 6 Post Hold Fix | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251809 ; free virtual = 313165

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0151703 %
  Global Horizontal Routing Utilization  = 0.0168188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251824 ; free virtual = 313180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b32c8f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251822 ; free virtual = 313178

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1468bedca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251820 ; free virtual = 313176

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1468bedca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251818 ; free virtual = 313175
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251848 ; free virtual = 313205

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251849 ; free virtual = 313206
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251849 ; free virtual = 313207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251845 ; free virtual = 313202
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.137 ; gain = 0.000 ; free physical = 251855 ; free virtual = 313216
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.625 ; gain = 0.000 ; free physical = 250981 ; free virtual = 312319
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:01:59 2022...
