
---------- Begin Simulation Statistics ----------
final_tick                               1300189424000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703248                       # Number of bytes of host memory used
host_op_rate                                   107076                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13456.15                       # Real time elapsed on the host
host_tick_rate                               96624171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436626736                       # Number of instructions simulated
sim_ops                                    1440830495                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.300189                       # Number of seconds simulated
sim_ticks                                1300189424000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.784381                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183922283                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209515954                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16645860                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        287458582                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21784352                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23350840                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1566488                       # Number of indirect misses.
system.cpu0.branchPred.lookups              361496542                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194607                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100270                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10494541                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546312                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33884849                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      111935167                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552875                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656451                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2425224891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.543725                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284675                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1778503733     73.33%     73.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    379559126     15.65%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100367670      4.14%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93545286      3.86%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23334290      0.96%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7432622      0.31%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4034140      0.17%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4563175      0.19%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33884849      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2425224891                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143448                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924557                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171573                       # Number of loads committed
system.cpu0.commit.membars                    4203733                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203739      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064787     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271835     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184419     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656451                       # Class of committed instruction
system.cpu0.commit.refs                     558456282                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552875                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656451                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.969926                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.969926                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            456100844                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6213763                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180838264                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1461823976                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               986225066                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                987072147                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10508872                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14040997                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6415600                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  361496542                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264633350                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1465087454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4054040                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1504089250                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33320396                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139385                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         964574716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205706635                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579943                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2446322529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1402148276     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               761986797     31.15%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145910966      5.96%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               109881349      4.49%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14030565      0.57%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6950917      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1204257      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4205060      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4342      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2446322529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      147189834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10621211                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340615246                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530844                       # Inst execution rate
system.cpu0.iew.exec_refs                   584957954                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155990360                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              354216440                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            444285552                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4739598                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2923428                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163568444                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1430493439                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            428967594                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10122209                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1376749839                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1828392                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15287512                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10508872                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19360416                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       225121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20362384                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33117                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13884                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4597421                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39113979                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10283735                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13884                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1229970                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9391241                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                582786768                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1365128492                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.899087                       # average fanout of values written-back
system.cpu0.iew.wb_producers                523975802                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.526363                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1365246539                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1691759629                       # number of integer regfile reads
system.cpu0.int_regfile_writes              878441190                       # number of integer regfile writes
system.cpu0.ipc                              0.507633                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507633                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205640      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779241151     56.19%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833571      0.85%     57.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100419      0.15%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           433812103     31.28%     88.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155679114     11.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1386872049                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3170433                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002286                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 557169     17.57%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2148643     67.77%     85.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               464619     14.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1385836789                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5223499644                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1365128441                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1542343428                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1416258134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1386872049                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14235305                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      111836984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           262689                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7925562                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65495083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2446322529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807132                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1435937899     58.70%     58.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          718905155     29.39%     88.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229437383      9.38%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46311091      1.89%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11900035      0.49%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1555941      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1448914      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             523362      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             302749      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2446322529                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534747                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33426006                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4462322                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           444285552                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163568444                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2593512363                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6869438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              387270033                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845199010                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11018326                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1000924117                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25410908                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                46119                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1772125609                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1443615370                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          936668183                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                976597325                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33150861                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10508872                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70866276                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91469168                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1772125565                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155906                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5879                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26430807                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5827                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3821907519                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2882319101                       # The number of ROB writes
system.cpu0.timesIdled                       31114854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.503628                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21241912                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23470785                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2825941                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31373820                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1091791                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1119437                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27646                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36170994                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48452                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2010302                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120870                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4272472                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18872915                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120073861                       # Number of instructions committed
system.cpu1.commit.committedOps             122174044                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    510326041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239404                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.994876                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    461321263     90.40%     90.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24218905      4.75%     95.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8756944      1.72%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6921903      1.36%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1580660      0.31%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       749401      0.15%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2105330      0.41%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       399163      0.08%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4272472      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    510326041                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798199                       # Number of function calls committed.
system.cpu1.commit.int_insts                116611044                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177263                       # Number of loads committed
system.cpu1.commit.membars                    4200129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200129      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76673488     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277261     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023022      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122174044                       # Class of committed instruction
system.cpu1.commit.refs                      41300295                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120073861                       # Number of Instructions Simulated
system.cpu1.committedOps                    122174044                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.284727                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.284727                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            413097564                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               867334                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20168991                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147863696                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27291603                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66305980                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2012231                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2145936                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5352564                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36170994                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23933893                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    485348063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               197213                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154072780                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5655740                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070305                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25884008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22333703                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299471                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         514059942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303804                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.731966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               414686012     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63486864     12.35%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19516485      3.80%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12853228      2.50%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2560189      0.50%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  891493      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64450      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     943      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     278      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           514059942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         423741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2129656                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30911333                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.262953                       # Inst execution rate
system.cpu1.iew.exec_refs                    46143114                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11530841                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              334792843                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35336593                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100634                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1709936                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11944424                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140993408                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34612273                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1985654                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135284910                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1490741                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11776213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2012231                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15769695                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       127492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1119231                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29087                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2592                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        17309                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5159330                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       821392                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2592                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546983                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1582673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76881915                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133649026                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844662                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64939268                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259773                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133729932                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171433838                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90219293                       # number of integer regfile writes
system.cpu1.ipc                              0.233387                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233387                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86350192     62.91%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37222836     27.12%     93.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9497159      6.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137270564                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2891424                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021064                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 624282     21.59%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1839700     63.63%     85.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               427440     14.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135961743                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         791756223                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133649014                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159814764                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134692538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137270564                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300870                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18819363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           263755                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7803311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    514059942                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267032                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.755878                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          431103083     83.86%     83.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51801091     10.08%     93.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19001819      3.70%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5865027      1.14%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3922704      0.76%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             828479      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             923043      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             418283      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             196413      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      514059942                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.266812                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13658651                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1373064                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35336593                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11944424                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       514483683                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2085889999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              368749834                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81694732                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14556347                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30863948                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9372291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                88788                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184008020                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145055784                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97937894                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66290771                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21301192                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2012231                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46112252                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16243162                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184008008                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30906                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30657730                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           592                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   647100359                       # The number of ROB reads
system.cpu1.rob.rob_writes                  285837067                       # The number of ROB writes
system.cpu1.timesIdled                          19332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21061579                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20133525                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43508492                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             566175                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3663767                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21063424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42062048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       490125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81636                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69698937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6362853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139494279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6444489                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17920277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3820382                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17178121                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3141305                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3141301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17920278                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1350                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63123619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63123619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1592445440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1592445440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21063538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21063538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21063538                       # Request fanout histogram
system.membus.respLayer1.occupancy       107900971303                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61399117864                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    572453666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   624782662.248535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      7306500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1278038000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1296754702000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3434722000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228008588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228008588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228008588                       # number of overall hits
system.cpu0.icache.overall_hits::total      228008588                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36624762                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36624762                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36624762                       # number of overall misses
system.cpu0.icache.overall_misses::total     36624762                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 476783099997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 476783099997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 476783099997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 476783099997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264633350                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264633350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264633350                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264633350                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138398                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138398                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138398                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138398                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13018.053196                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13018.053196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13018.053196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13018.053196                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3044                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.416667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34719390                       # number of writebacks
system.cpu0.icache.writebacks::total         34719390                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1905338                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1905338                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1905338                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1905338                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34719424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34719424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34719424                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34719424                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424292798997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424292798997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424292798997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424292798997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131198                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131198                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131198                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131198                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12220.617456                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12220.617456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12220.617456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12220.617456                       # average overall mshr miss latency
system.cpu0.icache.replacements              34719390                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228008588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228008588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36624762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36624762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 476783099997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 476783099997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264633350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264633350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138398                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138398                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13018.053196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13018.053196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1905338                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1905338                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34719424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34719424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424292798997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424292798997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12220.617456                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12220.617456                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          262727754                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34719390                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.567177                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        563986122                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       563986122                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500228395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500228395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500228395                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500228395                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54287321                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54287321                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54287321                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54287321                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1843640817428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1843640817428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1843640817428                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1843640817428                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554515716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554515716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554515716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554515716                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097900                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33960.799381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33960.799381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33960.799381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33960.799381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14869769                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       958412                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           260340                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8118                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.116728                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   118.060113                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32053237                       # number of writebacks
system.cpu0.dcache.writebacks::total         32053237                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23145492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23145492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23145492                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23145492                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31141829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31141829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31141829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31141829                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 640386829907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 640386829907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 640386829907                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 640386829907                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056160                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20563.558740                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20563.558740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20563.558740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20563.558740                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32053237                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359859829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359859829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43475320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43475320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1161039878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1161039878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403335149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403335149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26705.723581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26705.723581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16098871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16098871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27376449                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27376449                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 472064754000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 472064754000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17243.461853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17243.461853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140368566                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140368566                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10812001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10812001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 682600938928                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 682600938928                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63133.636311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63133.636311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7046621                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7046621                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3765380                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3765380                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 168322075907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 168322075907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024907                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024907                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44702.546863                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44702.546863                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1456                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1456                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11225000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11225000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.369919                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.369919                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7709.478022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7709.478022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1438                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1438                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       685500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       685500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4311.320755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4311.320755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       528500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       528500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.040806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3344.936709                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3344.936709                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92301454000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92301454000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101183.991914                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101183.991914                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91389240000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91389240000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100183.991914                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100183.991914                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999444                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533474326                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32053816                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.643083                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1145301436                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1145301436                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34650243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28857631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               29008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              834215                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64371097                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34650243                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28857631                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              29008                       # number of overall hits
system.l2.overall_hits::.cpu1.data             834215                       # number of overall hits
system.l2.overall_hits::total                64371097                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             69180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3194234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2095633                       # number of demand (read+write) misses
system.l2.demand_misses::total                5361539                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            69180                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3194234                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2492                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2095633                       # number of overall misses
system.l2.overall_misses::total               5361539                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6514463463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 357515730169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    258297993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 252505828437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     616794320062                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6514463463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 357515730169                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    258297993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 252505828437                       # number of overall miss cycles
system.l2.overall_miss_latency::total    616794320062                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34719423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32051865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2929848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69732636                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34719423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32051865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2929848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69732636                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.079111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.715270                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076887                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.079111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.715270                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076887                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94166.861275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111925.341152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103650.880016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120491.435493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115040.535947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94166.861275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111925.341152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103650.880016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120491.435493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115040.535947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2453308                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     63117                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.869211                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15356245                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3820382                       # number of writebacks
system.l2.writebacks::total                   3820382                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         331487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         182513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              514132                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        331487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        182513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             514132                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2862747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1913120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4847407                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2862747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1913120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16433694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21281101                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5819262964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 302212257260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    230951993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 216180883576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 524443355793                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5819262964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 302212257260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    230951993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 216180883576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1649436618690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2173879974483                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.077524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.652976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.077524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.652976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305181                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84217.531101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105567.225207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94574.935708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112999.123723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108190.493555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84217.531101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105567.225207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94574.935708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112999.123723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100369.193846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102150.728690                       # average overall mshr miss latency
system.l2.replacements                       27198297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7852763                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7852763                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7852763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7852763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61442687                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61442687                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61442687                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61442687                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16433694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16433694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1649436618690                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1649436618690                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100369.193846                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100369.193846                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.984375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2651.515152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2341.269841                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       662500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       598000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1260500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.970588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.984375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20075.757576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19933.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20007.936508                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2686991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           282247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2969238                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1989547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1403503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3393050                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 217686370205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 161182975335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  378869345540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4676538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1685750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6362288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.832569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109415.042824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114843.342219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111660.407462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       170616                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86753                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1818931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1316750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3135681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 184842642091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 139286047730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 324128689821                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.388948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.781106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101621.579978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105780.176746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103367.877606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34650243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         29008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34679251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        69180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            71672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6514463463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    258297993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6772761456                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34719423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34750923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.079111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94166.861275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103650.880016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94496.615917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5819262964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    230951993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6050214957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.077524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84217.531101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94574.935708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84571.078516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26170640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       551968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26722608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1204687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       692130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1896817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 139829359964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91322853102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231152213066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27375327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1244098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28619425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.556331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116071.112218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131944.653608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121863.212459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       160871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        95760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       256631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1043816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       596370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1640186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117369615169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  76894835846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 194264451015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.479359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112442.820544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 128938.135463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118440.500660                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          156                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          143                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               299                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          951                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          762                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1713                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13811416                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     14651913                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28463329                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          905                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2012                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.859079                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.841989                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.851392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14523.045216                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19228.232283                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16616.070636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          195                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          364                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          756                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          593                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1349                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15458938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12177442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27636380                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.682927                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.655249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.670477                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20448.330688                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20535.315346                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20486.567828                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   154638983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27198959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.685474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.470072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.627226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.698029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.275136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.898732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.357793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1139440479                       # Number of tag accesses
system.l2.tags.data_accesses               1139440479                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4422272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     183530880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        156288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122598016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1037233536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1347940992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4422272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       156288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4578560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244504448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244504448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2867670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1915594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16206774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21061578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3820382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3820382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3401252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        141157032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           120204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94292427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    797755709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1036726624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3401252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       120204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3521456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188052943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188052943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188052943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3401252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       141157032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          120204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94292427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    797755709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1224779567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2768771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1895583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16202344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005795951750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229449                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32260135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3515726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21061579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3820382                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21061579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3820382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123341                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89646                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1225414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1223933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1223900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1360562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2125595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1366397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1285101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1234696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1220988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1341415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1219707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1218882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1219912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1222298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1221838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1227600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233294                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1065254251225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               104691190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1457846213725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50876.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69626.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17122157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1736356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21061579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3820382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2397236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2417304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1802152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1440714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1092795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1070813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1049698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1014042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  943003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  855924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1113498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2655237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1068935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 562247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 484735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 421854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 337190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 184410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 146249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 206987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 213985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  23709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5810423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.720329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.329389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.482706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2302636     39.63%     39.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1837266     31.62%     71.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       252892      4.35%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175645      3.02%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       283078      4.87%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       205225      3.53%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100581      1.73%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52966      0.91%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       600134     10.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5810423                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.253019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.130532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    675.012675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229444    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229449                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202940     88.45%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3505      1.53%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16045      6.99%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4909      2.14%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1404      0.61%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              425      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              146      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1340047232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7893824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238765184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1347941056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244504448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1030.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1036.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1300189412500                       # Total gap between requests
system.mem_ctrls.avgGap                      52254.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4422272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    177201344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       156288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121317312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1036950016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238765184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3401252.093248837162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136288867.398139983416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 120204.023440818259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93307413.335797131062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 797537648.637264966965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183638768.007699161768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2867670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1915594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16206775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3820382                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2949639878                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 183820803123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    128324259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136483123625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1134464322840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31560553604312                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42687.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64101.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52548.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71248.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69999.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8261098.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20290880400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10784843520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70633449600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9780051060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102635660400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     279691144260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     263743354560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       757559383800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.653089                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 682241301833                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43416100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 574532022167                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21195596940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11265711765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         78865569720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9694234260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102635660400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     422233324830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     143707834080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       789597931995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.294535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 368665820650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43416100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 888107503350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11714911949.438202                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59560252817.067101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496370214500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   257562260500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1042627163500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23898812                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23898812                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23898812                       # number of overall hits
system.cpu1.icache.overall_hits::total       23898812                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35081                       # number of overall misses
system.cpu1.icache.overall_misses::total        35081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    706190500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    706190500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    706190500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    706190500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23933893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23933893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23933893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23933893                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001466                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001466                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001466                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001466                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20130.284199                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20130.284199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20130.284199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20130.284199                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31468                       # number of writebacks
system.cpu1.icache.writebacks::total            31468                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3581                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3581                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31500                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31500                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31500                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31500                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    628998500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    628998500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    628998500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    628998500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001316                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001316                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001316                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001316                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19968.206349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19968.206349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19968.206349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19968.206349                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31468                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23898812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23898812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    706190500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    706190500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23933893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23933893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20130.284199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20130.284199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3581                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3581                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31500                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31500                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    628998500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    628998500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19968.206349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19968.206349                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.228783                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23141449                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31468                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           735.396244                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        320565500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.228783                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975899                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975899                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47899286                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47899286                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32469401                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32469401                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32469401                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32469401                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9522518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9522518                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9522518                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9522518                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 925477863672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 925477863672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 925477863672                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 925477863672                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41991919                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41991919                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41991919                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41991919                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226770                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226770                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226770                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226770                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97188.355398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97188.355398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97188.355398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97188.355398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8367189                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       814807                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           137462                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7563                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.869106                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.735951                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2930572                       # number of writebacks
system.cpu1.dcache.writebacks::total          2930572                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7364273                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7364273                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7364273                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7364273                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2158245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2158245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2158245                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2158245                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 191457477025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 191457477025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 191457477025                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 191457477025                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051397                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051397                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051397                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051397                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88709.797555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88709.797555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88709.797555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88709.797555                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2930572                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27593082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27593082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5376259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5376259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 486802646500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 486802646500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32969341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32969341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163068                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163068                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90546.725241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90546.725241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4131839                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4131839                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1244420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1244420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 100440714000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 100440714000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80712.873467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80712.873467                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4876319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4876319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4146259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4146259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 438675217172                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 438675217172                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459543                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459543                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105800.244792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105800.244792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3232434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3232434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       913825                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       913825                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91016763025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91016763025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99599.773507                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99599.773507                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7383500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7383500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44478.915663                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44478.915663                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76711.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76711.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       596000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       596000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5274.336283                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5274.336283                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       485000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       485000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4292.035398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4292.035398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326722                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326722                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77863032000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77863032000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100692.420300                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100692.420300                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77089756000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77089756000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99692.420300                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99692.420300                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.106657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36726551                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2931412                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.528621                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        320577000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.106657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.940833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.940833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91117148                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91117148                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1300189424000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63371176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11673145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61881904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23377915                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28524555                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6363023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6363023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34750923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28620254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2012                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104158235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96160465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8793043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209206211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4444083968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4102726592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4029952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    375067072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8925907584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55724957                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244604992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        125471620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              118583659     94.51%     94.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6757814      5.39%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129046      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1101      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          125471620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139492831847                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48087945778                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52146543404                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4397949851                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47298900                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2459054924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748704                       # Number of bytes of host memory used
host_op_rate                                   143393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17239.64                       # Real time elapsed on the host
host_tick_rate                               67220967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457684350                       # Number of instructions simulated
sim_ops                                    2472051423                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.158866                       # Number of seconds simulated
sim_ticks                                1158865500500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.312221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172504507                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191009041                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19775730                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        233454656                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17383801                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17735777                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          351976                       # Number of indirect misses.
system.cpu0.branchPred.lookups              318958368                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       266266                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25030                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18983288                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131682162                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18378841                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11637902                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      502005165                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534390245                       # Number of instructions committed
system.cpu0.commit.committedOps             540184787                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2228537312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.242394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.965453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1993610182     89.46%     89.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122701260      5.51%     94.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46436818      2.08%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28339648      1.27%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9057169      0.41%     98.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5870424      0.26%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2021367      0.09%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2121603      0.10%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18378841      0.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2228537312                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14695877                       # Number of function calls committed.
system.cpu0.commit.int_insts                512111786                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124467541                       # Number of loads committed
system.cpu0.commit.membars                    8698166                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8699001      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396677988     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124492099     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10209675      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540184787                       # Class of committed instruction
system.cpu0.commit.refs                     134702312                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534390245                       # Number of Instructions Simulated
system.cpu0.committedOps                    540184787                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.330608                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.330608                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1526055830                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               798680                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146016904                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1123155525                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178457982                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                567203433                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18984604                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               640078                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16982437                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  318958368                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                193317465                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2075972020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3071149                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1299565952                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 479                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4281                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39554994                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137825                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211929975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189888308                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561553                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2307684286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.571701                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.957241                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1474947146     63.91%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               491822941     21.31%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               273254100     11.84%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32257901      1.40%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8451592      0.37%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17592546      0.76%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3098723      0.13%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6236473      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22864      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2307684286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2149                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1361                       # number of floating regfile writes
system.cpu0.idleCycles                        6550335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20147768                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207479278                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.385118                       # Inst execution rate
system.cpu0.iew.exec_refs                   224199474                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12036939                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              240099830                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239007881                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5856263                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12026522                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16550162                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1040459390                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212162535                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         18002210                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            891253871                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1800751                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             92976686                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18984604                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             95584459                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2049754                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          173224                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1234                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11335                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114540340                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6315391                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1234                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9056899                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11090869                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                650394587                       # num instructions consuming a value
system.cpu0.iew.wb_count                    863463247                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756866                       # average fanout of values written-back
system.cpu0.iew.wb_producers                492261517                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.373110                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     865945457                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1156564323                       # number of integer regfile reads
system.cpu0.int_regfile_writes              654560482                       # number of integer regfile writes
system.cpu0.ipc                              0.230914                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.230914                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8699878      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            669966055     73.68%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32468      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82765      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 83      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                861      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                37      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218407801     24.02%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12064859      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            526      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             909256080                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2292                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4546                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2238                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2539                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2816988                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003098                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1247668     44.29%     44.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    173      0.01%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1548485     54.97%     99.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                20560      0.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             903370898                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4130641447                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    863461009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1540732527                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1020186757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                909256080                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20272633                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      500274606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1632558                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8634731                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    228362430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2307684286                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.394012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.889158                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1784297107     77.32%     77.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          281253741     12.19%     89.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163127711      7.07%     96.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42831113      1.86%     98.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17790549      0.77%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11113646      0.48%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5139057      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1362086      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             769276      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2307684286                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.392897                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11661003                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1670496                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239007881                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16550162                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3064                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2314234621                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3497838                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              442022787                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399868373                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8976555                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193666031                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              93765470                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2113327                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1432852812                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1082812045                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          814604208                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563699853                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6802758                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18984604                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            116454263                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               414735840                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2346                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1432850466                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     972856748                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6227872                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54918903                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6230440                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3252344133                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2164144054                       # The number of ROB writes
system.cpu0.timesIdled                         332593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  403                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.770822                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155442468                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171247174                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16657717                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        197680547                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14388330                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14427631                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           39301                       # Number of indirect misses.
system.cpu1.branchPred.lookups              273090664                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       241388                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2364                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15777977                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119601071                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20052741                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8740717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      416464791                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486667369                       # Number of instructions committed
system.cpu1.commit.committedOps             491036141                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1687353232                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.089970                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1483962024     87.95%     87.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    105137113      6.23%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38424750      2.28%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23905825      1.42%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8027026      0.48%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4372702      0.26%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1358846      0.08%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2112205      0.13%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20052741      1.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1687353232                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12301428                       # Number of function calls committed.
system.cpu1.commit.int_insts                465185190                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113755175                       # Number of loads committed
system.cpu1.commit.membars                    6553892                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6553892      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362628231     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113757539     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8096303      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491036141                       # Class of committed instruction
system.cpu1.commit.refs                     121853842                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486667369                       # Number of Instructions Simulated
system.cpu1.committedOps                    491036141                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.602565                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.602565                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1060998819                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               885865                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134057170                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             978861805                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148977538                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                513064337                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15778374                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               643738                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13963011                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  273090664                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164526718                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1562645676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2817143                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1115253720                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33316228                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155762                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         173478289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         169830798                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.636106                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1752782079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.645833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.970312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1028239994     58.66%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               425360340     24.27%     82.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               250357787     14.28%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22614498      1.29%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5049585      0.29%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13205983      0.75%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3825193      0.22%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4124568      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1752782079                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         468910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16787220                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185562682                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.454697                       # Inst execution rate
system.cpu1.iew.exec_refs                   199630056                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9558066                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147349935                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            209203470                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4040827                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         11897326                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12884992                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          905865648                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190071990                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15404861                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            797198449                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1416020                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             99195519                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15778374                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            101032856                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1929974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17825                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95448295                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4786325                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           270                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7015437                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9771783                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                571341683                       # num instructions consuming a value
system.cpu1.iew.wb_count                    771788417                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770452                       # average fanout of values written-back
system.cpu1.iew.wb_producers                440191147                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.440204                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     774043539                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1034971220                       # number of integer regfile reads
system.cpu1.int_regfile_writes              585679619                       # number of integer regfile writes
system.cpu1.ipc                              0.277580                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.277580                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6554210      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            600984386     73.96%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 127      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           195483103     24.06%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9581388      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             812603310                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3394720                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004178                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1885726     55.55%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1508929     44.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   65      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             809443820                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3383206298                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    771788417                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1320695248                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 891683906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                812603310                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14181742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      414829507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1822879                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5441025                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    171511086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1752782079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.463608                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.955332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1289003247     73.54%     73.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          245635813     14.01%     87.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148178046      8.45%     96.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37138963      2.12%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15112524      0.86%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10410153      0.59%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5175343      0.30%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1382323      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             745667      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1752782079                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.463484                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9820178                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1569375                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           209203470                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12884992                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    318                       # number of misc regfile reads
system.cpu1.numCycles                      1753250989                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   564266923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              367856105                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365120695                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5938521                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162470384                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              87737269                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1808829                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1245358002                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             943244893                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          711535483                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                509177013                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6791236                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15778374                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            106493572                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               346414788                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1245358002                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     591006631                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4413110                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46340169                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4416653                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2574799733                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1880853888                       # The number of ROB writes
system.cpu1.timesIdled                           4711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         57978017                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20737588                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            82155567                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2368                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4839424                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     78804139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     157228218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1083677                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       427989                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31346590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25442209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62719224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25870198                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           78662510                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5138394                       # Transaction distribution
system.membus.trans_dist::WritebackClean           85                       # Transaction distribution
system.membus.trans_dist::CleanEvict         73290089                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7716                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1945                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127426                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      78662511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    236018121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              236018121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5371416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5371416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1832                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          78799650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                78799650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            78799650                       # Request fanout histogram
system.membus.respLayer1.occupancy       407383000976                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        191310068274                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                154                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22713733.766234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30830538.554968                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       163500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    170373500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1157116543000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1748957500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192870208                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192870208                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192870208                       # number of overall hits
system.cpu0.icache.overall_hits::total      192870208                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447257                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447257                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447257                       # number of overall misses
system.cpu0.icache.overall_misses::total       447257                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9261086000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9261086000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9261086000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9261086000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    193317465                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    193317465                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    193317465                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    193317465                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002314                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002314                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002314                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002314                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20706.408172                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20706.408172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20706.408172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20706.408172                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1857                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.140000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       403148                       # number of writebacks
system.cpu0.icache.writebacks::total           403148                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44109                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44109                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       403148                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       403148                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       403148                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       403148                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8178289500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8178289500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8178289500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8178289500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002085                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002085                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20286.072361                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20286.072361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20286.072361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20286.072361                       # average overall mshr miss latency
system.cpu0.icache.replacements                403148                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192870208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192870208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447257                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447257                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9261086000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9261086000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    193317465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    193317465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20706.408172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20706.408172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       403148                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       403148                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8178289500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8178289500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20286.072361                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20286.072361                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193273612                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           403180                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           479.373015                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        387038078                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       387038078                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171273070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171273070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171273070                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171273070                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35430369                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35430369                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35430369                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35430369                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3035982487370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3035982487370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3035982487370                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3035982487370                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206703439                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206703439                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206703439                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206703439                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171407                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171407                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171407                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171407                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85688.706414                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85688.706414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85688.706414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85688.706414                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    176718669                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       537657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2428118                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8514                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.780099                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.149753                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17766043                       # number of writebacks
system.cpu0.dcache.writebacks::total         17766043                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17665429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17665429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17665429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17665429                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17764940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17764940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17764940                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17764940                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1730255617672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1730255617672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1730255617672                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1730255617672                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085944                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97397.211455                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97397.211455                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97397.211455                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97397.211455                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17766039                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166267580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166267580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33139586                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33139586                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2885859722000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2885859722000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199407166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199407166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87081.948519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87081.948519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15644772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15644772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17494814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17494814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1715047464000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1715047464000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98031.763241                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98031.763241                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5005490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5005490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2290783                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2290783                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 150122765370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 150122765370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.313966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.313966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65533.385471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65533.385471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2020657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2020657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270126                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270126                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15208153672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15208153672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56300.221645                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56300.221645                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2917031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2917031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13841                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13841                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    271616500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    271616500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004722                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004722                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19624.051730                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19624.051730                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6628                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6628                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7213                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7213                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    188708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    188708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26162.207126                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26162.207126                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2912409                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2912409                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1058                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1058                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19390000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19390000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2913467                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2913467                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000363                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000363                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18327.032136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18327.032136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1040                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1040                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000357                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17644.230769                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17644.230769                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    105029998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    105029998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27661.311035                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27661.311035                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    101232998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    101232998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26661.311035                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26661.311035                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996180                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194917887                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17771692                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.967886                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996180                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999881                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442917276                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442917276                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2890981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1981076                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5239462                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366363                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2890981                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1042                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1981076                       # number of overall hits
system.l2.overall_hits::total                 5239462                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36786                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14871325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11153365                       # number of demand (read+write) misses
system.l2.demand_misses::total               26065760                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36786                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14871325                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4284                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11153365                       # number of overall misses
system.l2.overall_misses::total              26065760                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3163023498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1663853777379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    393530992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1296949441432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2964359773301                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3163023498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1663853777379                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    393530992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1296949441432                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2964359773301                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          403149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17762306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13134441                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31305222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         403149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17762306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13134441                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31305222                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.091247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.837241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.804356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832633                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.091247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.837241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.804356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832633                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85984.436960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111883.357897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91860.642390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116283.242002                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113726.197636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85984.436960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111883.357897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91860.642390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116283.242002                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113726.197636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7327345                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    238279                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.751115                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  51352956                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5138383                       # number of writebacks
system.l2.writebacks::total                   5138383                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         161825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         135077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              297184                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        161825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        135077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             297184                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14709500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11018288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25768576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14709500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11018288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     53272681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         79041257                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2783754002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1505963656633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    347474492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1177606084202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2686700969329                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2783754002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1505963656633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    347474492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1177606084202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4974442540993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7661143510322                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.090746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.828130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.789335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.823140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.090746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.828130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.789335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.524859                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76092.116827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102380.343087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82653.304472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106877.410012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104262.686822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76092.116827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102380.343087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82653.304472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106877.410012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93376.988873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96925.881509                       # average overall mshr miss latency
system.l2.replacements                      103982107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5531077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5531077                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           11                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             11                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5531088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5531088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24737448                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24737448                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           85                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             85                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24737533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24737533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           85                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           85                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     53272681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       53272681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4974442540993                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4974442540993                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93376.988873                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93376.988873                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             808                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             873                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1681                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3054                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3824                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6878                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16102500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     16567500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     32670000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8559                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.790782                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.814137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.803599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5272.593320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4332.505230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4749.927304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          100                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          130                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             230                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2954                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3694                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6648                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     63388999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     81316998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    144705997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.764889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.786459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.776726                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21458.699729                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22013.264212                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21766.846721                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                154                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          485                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          515                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1000                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2622000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2037499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4659499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          592                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.862989                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.869932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866551                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5406.185567                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3956.308738                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4659.499000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          471                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          501                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          972                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9933000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10456999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     20389999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.838078                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846284                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.842288                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21089.171975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20872.253493                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20977.365226                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           125151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                217092                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         130431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13370194497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12384883498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25755077995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.538171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.586544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91677.771357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94953.527137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93224.302295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        76395                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149105                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        69444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        57721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127165                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7399969999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6693544498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14093514497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.256260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.259570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106560.249971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 115963.765319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110828.565226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3163023498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    393530992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3556554490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       403149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         408475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.091247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.804356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.100545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85984.436960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91860.642390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86597.382274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           282                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2783754002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    347474492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3131228494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.090746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.789335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.099854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76092.116827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82653.304472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76768.375355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2765830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1889135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4654965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14725486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11022934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25748420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1650483582882                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1284564557934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2935048140816                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17491316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12912069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30403385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.841874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.853692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112083.470989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116535.629981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113989.446374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85430                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        62367                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       147797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14640056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     10960567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25600623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1498563686634                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1170912539704                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2669476226338                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.836990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.848862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102360.516014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106829.559064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104273.877489                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           89                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                89                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             142                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3497000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3497000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          231                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           231                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.614719                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.614719                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24626.760563                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24626.760563                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       987497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       987497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.212121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.212121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20153                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20153                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999994                       # Cycle average of tags in use
system.l2.tags.total_refs                   114389914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103982350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.052349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.072118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.742765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.671652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.459643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.282068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.072995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.522807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 596653422                       # Number of tag accesses
system.l2.tags.data_accesses                596653422                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2341312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     941480256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     705221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3393241856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5042553792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2341312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2610368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328857216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328857216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14710629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11019083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     53019404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            78789903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5138394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5138394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2020348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        812415466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        608544574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2928072200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4351284761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2020348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2252520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      283775137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            283775137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      283775137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2020348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       812415466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       608544574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2928072200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4635059898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5117626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14620177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  10969697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  52922330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000350805750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           112404745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4832584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    78789904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5138479                       # Number of write requests accepted
system.mem_ctrls.readBursts                  78789904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5138479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 236912                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4712414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4729513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4676437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4650844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4708270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5340797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5619010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5411512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5024306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5192373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4884906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4625989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4827955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4778819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4713301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4656546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318269                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3448184501175                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               392764960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4921053101175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43896.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62646.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 58554935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3510591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              78789904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5138479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7054753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8228976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7007448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6950394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6247939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6027165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5545577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5107306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4433034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3885534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3673423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5494313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3552031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1809700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1380535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1025633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 679980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 371320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  63407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  14524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  52876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 206352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 272413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 297909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 316507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 325434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 341975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 321834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 320334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 319007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 318846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21605103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.854478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.677109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.806195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2819865     13.05%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12242022     56.66%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1888144      8.74%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1267191      5.87%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1490614      6.90%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       403955      1.87%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       218741      1.01%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       223232      1.03%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1051339      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21605103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     252.400225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    163.714213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    264.484172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        132957     42.72%     42.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        77742     24.98%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        42821     13.76%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        20538      6.60%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11136      3.58%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         7497      2.41%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         5541      1.78%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3994      1.28%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2928      0.94%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         2384      0.77%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1598      0.51%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1056      0.34%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          610      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          272      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          111      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           33      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.443515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.415176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           250692     80.55%     80.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11129      3.58%     84.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30555      9.82%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12876      4.14%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4096      1.32%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1168      0.38%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              399      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              151      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5027391488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15162368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327528512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5042553856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328862656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4338.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4351.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1158865488500                       # Total gap between requests
system.mem_ctrls.avgGap                      13807.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2341376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    935691328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    702060608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3387029120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327528512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2020403.574866797309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 807420125.628289103508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232171.895602996257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 605817161.436846137047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2922711150.291940212250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282628581.020563423634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14710629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11019083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     53019404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5138479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1271057078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 895793444290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    172011038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 720117908117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3303698680652                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28507461758625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34743.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60894.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40916.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65351.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62311.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5547840.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76114663380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40455910605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        276347952300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13170425400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      91479944400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     522252328350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5212917600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1025034142035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        884.515193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9212441525                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38697100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1110955958975                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          78145743480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          41535455280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        284520396300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13543618860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      91479944400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     523792875330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3915614880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1036933648530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        894.783431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5810192836                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38697100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1114358207664                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                386                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          194                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1454845889.175258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3239205313.432942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          194    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11049080000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            194                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   876625398000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 282240102500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164521022                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164521022                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164521022                       # number of overall hits
system.cpu1.icache.overall_hits::total      164521022                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5696                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5696                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5696                       # number of overall misses
system.cpu1.icache.overall_misses::total         5696                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    440342000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    440342000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    440342000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    440342000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164526718                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164526718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164526718                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164526718                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77307.233146                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77307.233146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77307.233146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77307.233146                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5326                       # number of writebacks
system.cpu1.icache.writebacks::total             5326                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          370                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5326                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5326                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5326                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5326                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    413799500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    413799500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    413799500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    413799500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77694.235824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77694.235824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77694.235824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77694.235824                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5326                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164521022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164521022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    440342000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    440342000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164526718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164526718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77307.233146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77307.233146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5326                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5326                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    413799500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    413799500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77694.235824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77694.235824                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          165315211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5358                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30853.902762                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        329058762                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       329058762                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    152393148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       152393148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    152393148                       # number of overall hits
system.cpu1.dcache.overall_hits::total      152393148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31839191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31839191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31839191                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31839191                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2773052938437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2773052938437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2773052938437                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2773052938437                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184232339                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184232339                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184232339                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184232339                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172821                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87095.584132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87095.584132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87095.584132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87095.584132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    163176317                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       661159                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2170608                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9893                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.175396                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.830992                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13137150                       # number of writebacks
system.cpu1.dcache.writebacks::total         13137150                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18700423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18700423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18700423                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18700423                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13138768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13138768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13138768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13138768                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1345104373618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1345104373618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1345104373618                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1345104373618                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071316                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071316                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071316                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102376.750516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102376.750516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102376.750516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102376.750516                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13137148                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148637010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148637010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29683169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29683169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2626672736500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2626672736500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    178320179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    178320179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88490.306965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88490.306965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16768387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16768387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12914782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12914782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1331334974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1331334974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072425                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072425                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103086.136026                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103086.136026                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3756138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3756138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2156022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2156022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 146380201937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 146380201937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.364676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.364676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67893.649479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67893.649479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1932036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1932036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13769399618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13769399618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61474.376157                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61474.376157                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2176456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2176456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7937                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7937                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    204898500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    204898500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2184393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2184393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25815.610432                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25815.610432                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1049                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1049                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    178118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    178118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25859.247967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25859.247967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1097                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1097                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     20037500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20037500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000502                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000502                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18265.724704                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18265.724704                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1077                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1077                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18971500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18971500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17615.134633                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17615.134633                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       346500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       346500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     74103000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     74103000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2364                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2364                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.790609                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.790609                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 39648.475120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 39648.475120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     72234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     72234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.790609                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.790609                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 38648.475120                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 38648.475120                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992147                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169919387                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13142538                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.928963                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992147                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        390348948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       390348948                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1158865500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30828671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10669471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25780573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        98843743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87683052                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9406                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11512                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           493733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          493733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        408475                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30420197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          231                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1209445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53310042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39425528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93960993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51602944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273814336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       681728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1681381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4007480960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       191684179                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329957440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        223049658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.333977                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              196092155     87.91%     87.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26529514     11.89%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 427989      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          223049658                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62706923057                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26668924029                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         604886670                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19725505624                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8032912                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
