// Seed: 3115156274
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2
);
  tri id_4;
  assign id_5 = 1;
  assign module_1.id_10 = 0;
  tri0 id_6;
  tri0 id_7 = 1;
  assign id_6 = -1;
  wor id_8, id_9;
  assign id_8 = id_0;
  parameter id_10 = id_4;
  assign id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    input tri1 id_2,
    id_10,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output logic id_6,
    input tri0 id_7,
    input wire id_8
);
  id_11 :
  assert property (@(-1'b0) id_11) id_10.id_1 <= -1;
  wire id_12, id_13;
  assign id_0 = id_5;
  always_latch id_6 <= -1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_7
  );
endmodule
