#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x136705700 .scope module, "top" "top" 2 3;
 .timescale -9 -12;
v0x13672c3c0_0 .net "A0", 0 0, L_0x13672cc00;  1 drivers
v0x13672c450_0 .net "A1", 0 0, L_0x13672ccf0;  1 drivers
v0x13672c4e0_0 .var "clk_50M", 0 0;
v0x13672c570_0 .net "mosi", 0 0, L_0x13672bbb0;  1 drivers
v0x13672c640_0 .var "ps_A0", 0 0;
v0x13672c710_0 .var "ps_A1", 0 0;
v0x13672c7a0_0 .var "rst", 0 0;
v0x13672c830_0 .net "sclk", 0 0, L_0x13672cde0;  1 drivers
v0x13672c900_0 .var "spi_cpha", 0 0;
v0x13672ca10_0 .var "spi_cpol", 0 0;
v0x13672cae0_0 .var "spi_data", 31 0;
v0x13672cb70_0 .net "status", 0 0, L_0x13672cf00;  1 drivers
S_0x136705870 .scope module, "spi4adc" "SPI4ADC" 2 22, 3 3 0, S_0x136705700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "spi_data";
    .port_info 3 /INPUT 1 "spi_cpol";
    .port_info 4 /INPUT 1 "spi_cpha";
    .port_info 5 /INPUT 1 "ps_A0";
    .port_info 6 /INPUT 1 "ps_A1";
    .port_info 7 /OUTPUT 1 "A0";
    .port_info 8 /OUTPUT 1 "A1";
    .port_info 9 /OUTPUT 1 "sclk";
    .port_info 10 /OUTPUT 1 "mosi";
    .port_info 11 /OUTPUT 1 "status";
P_0x136709e40 .param/l "SPI_FINISHED" 0 3 37, C4<0011>;
P_0x136709e80 .param/l "SPI_IDLE" 0 3 34, C4<0000>;
P_0x136709ec0 .param/l "SPI_RESET" 0 3 35, C4<0001>;
P_0x136709f00 .param/l "SPI_SEND" 0 3 36, C4<0010>;
P_0x136709f40 .param/l "clk_div" 0 3 31, +C4<00000000000000000000000000000101>;
L_0x13672cc00 .functor BUFZ 1, v0x13672c640_0, C4<0>, C4<0>, C4<0>;
L_0x13672ccf0 .functor BUFZ 1, v0x13672c710_0, C4<0>, C4<0>, C4<0>;
L_0x13672cf00 .functor BUFZ 1, v0x13672c210_0, C4<0>, C4<0>, C4<0>;
v0x13672b680_0 .net "A0", 0 0, L_0x13672cc00;  alias, 1 drivers
v0x13672b710_0 .net "A1", 0 0, L_0x13672ccf0;  alias, 1 drivers
v0x13672b7a0_0 .net "clk", 0 0, v0x13672c4e0_0;  1 drivers
v0x13672b830_0 .var "en_r", 0 0;
v0x13672b8c0_0 .net "finished", 0 0, L_0x13672ce50;  1 drivers
v0x13672b950_0 .net "mosi", 0 0, L_0x13672bbb0;  alias, 1 drivers
v0x13672ba00_0 .net "ps_A0", 0 0, v0x13672c640_0;  1 drivers
v0x13672ba90_0 .net "ps_A1", 0 0, v0x13672c710_0;  1 drivers
v0x13672bb20_0 .var "reset_cnt", 7 0;
v0x13672bc30_0 .var "reset_r", 0 0;
v0x13672bce0_0 .net "rst", 0 0, v0x13672c7a0_0;  1 drivers
v0x13672bd70_0 .net "sclk", 0 0, L_0x13672cde0;  alias, 1 drivers
v0x13672be00_0 .net "spi_cpha", 0 0, v0x13672c900_0;  1 drivers
v0x13672be90_0 .net "spi_cpol", 0 0, v0x13672ca10_0;  1 drivers
v0x13672bf40_0 .net "spi_data", 31 0, v0x13672cae0_0;  1 drivers
v0x13672bff0_0 .var "state", 3 0;
v0x13672c080_0 .net "status", 0 0, L_0x13672cf00;  alias, 1 drivers
v0x13672c210_0 .var "status_r", 0 0;
E_0x136707430 .event posedge, v0x13672bce0_0, v0x13672ab00_0;
S_0x136713ac0 .scope module, "spi" "SPI_BASE" 3 44, 4 14 0, S_0x136705870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "CPOL";
    .port_info 5 /INPUT 1 "CPHA";
    .port_info 6 /OUTPUT 1 "sclk";
    .port_info 7 /OUTPUT 1 "dout";
    .port_info 8 /OUTPUT 1 "finished";
P_0x136713c30 .param/l "CLKDIV" 0 4 17, +C4<00000000000000000000000000000101>;
P_0x136713c70 .param/l "DATAWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
P_0x136713cb0 .param/l "DAT_CNT_MAX" 1 4 51, +C4<00000000000000000000000000000000000000000000000000000000000001001>;
L_0x13672bbb0 .functor BUFZ 1, v0x13672aff0_0, C4<0>, C4<0>, C4<0>;
L_0x13672cde0 .functor BUFZ 1, v0x13672b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x13672ce50 .functor BUFZ 1, v0x13672b1c0_0, C4<0>, C4<0>, C4<0>;
v0x13670aec0_0 .net "CPHA", 0 0, v0x13672c900_0;  alias, 1 drivers
v0x13672aa60_0 .net "CPOL", 0 0, v0x13672ca10_0;  alias, 1 drivers
v0x13672ab00_0 .net "clk", 0 0, v0x13672c4e0_0;  alias, 1 drivers
v0x13672ab90_0 .var "clk_cnt", 7 0;
v0x13672ac20_0 .var "d_cnt", 7 0;
v0x13672acd0_0 .var "dat_cnt", 7 0;
v0x13672ad80_0 .var "delay_cnt", 7 0;
v0x13672ae30_0 .net "din", 31 0, v0x13672cae0_0;  alias, 1 drivers
v0x13672aee0_0 .net "dout", 0 0, L_0x13672bbb0;  alias, 1 drivers
v0x13672aff0_0 .var "dout_r", 0 0;
v0x13672b080_0 .net "en", 0 0, v0x13672b830_0;  1 drivers
v0x13672b120_0 .net "finished", 0 0, L_0x13672ce50;  alias, 1 drivers
v0x13672b1c0_0 .var "finished_r", 0 0;
v0x13672b260_0 .net "rst", 0 0, v0x13672bc30_0;  1 drivers
v0x13672b300_0 .net "sclk", 0 0, L_0x13672cde0;  alias, 1 drivers
v0x13672b3a0_0 .var "sclk_r", 0 0;
v0x13672b440_0 .var "sclk_rdy", 0 0;
E_0x13671be20 .event posedge, v0x13672b260_0, v0x13672ab00_0;
    .scope S_0x136713ac0;
T_0 ;
    %wait E_0x13671be20;
    %load/vec4 v0x13672b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x13672acd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x13672acd0_0, 0;
T_0.4 ;
T_0.3 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x13672ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13672b080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x13672acd0_0;
    %pad/u 65;
    %cmpi/e 9, 0, 65;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672acd0_0, 0;
    %load/vec4 v0x13672ae30_0;
    %load/vec4 v0x13672ac20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x13672aff0_0, 0;
    %load/vec4 v0x13672ac20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13672ac20_0, 0;
    %load/vec4 v0x13672ac20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672b1c0_0, 0;
T_0.10 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x13672acd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13672acd0_0, 0;
T_0.9 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x136713ac0;
T_1 ;
    %wait E_0x13671be20;
    %load/vec4 v0x13672b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b440_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x13672ad80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672b440_0, 0;
T_1.4 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13672b080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x13672ad80_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672b440_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x13672ad80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13672ad80_0, 0;
T_1.9 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136713ac0;
T_2 ;
    %wait E_0x13671be20;
    %load/vec4 v0x13672b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x13672aa60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b3a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13672aa60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672b3a0_0, 0;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x13672ab90_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x13670aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672ab90_0, 0;
T_2.8 ;
T_2.7 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13672b080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x13672b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x13672ab90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x13672b3a0_0;
    %inv;
    %assign/vec4 v0x13672b3a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672ab90_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x13672ab90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13672ab90_0, 0;
T_2.15 ;
T_2.12 ;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136705870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c210_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x136705870;
T_4 ;
    %wait E_0x136707430;
    %load/vec4 v0x13672bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672bc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672c210_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13672bff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x13672c210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672bc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13672bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672c210_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x13672bb20_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672bc30_0, 0;
    %load/vec4 v0x13672bb20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13672bb20_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x13672bb20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672bc30_0, 0;
    %load/vec4 v0x13672bb20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13672bb20_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x13672bb20_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672bc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672b830_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
T_4.14 ;
T_4.13 ;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x13672b8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13672b830_0, 0;
T_4.16 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13672bff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13672c210_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136705700;
T_5 ;
    %vpi_call 2 38 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x136705700 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x136705700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13672c710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672ca10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13672c900_0, 0, 1;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x13672cae0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x13672c7a0_0;
    %inv;
    %store/vec4 v0x13672c7a0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x13672c7a0_0;
    %inv;
    %store/vec4 v0x13672c7a0_0, 0, 1;
    %delay 7000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13672c640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672ca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c900_0, 0, 1;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x13672cae0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x13672c7a0_0;
    %inv;
    %store/vec4 v0x13672c7a0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x13672c7a0_0;
    %inv;
    %store/vec4 v0x13672c7a0_0, 0, 1;
    %delay 7000000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x136705700;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13672c4e0_0, 0, 1;
T_7.0 ;
    %delay 10000, 0;
    %load/vec4 v0x13672c4e0_0;
    %inv;
    %store/vec4 v0x13672c4e0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top.v";
    "spi4adc.v";
    "spi_base.v";
