#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May  8 23:21:49 2024
# Process ID: 22500
# Current directory: C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15412 C:\Users\kaush\Documents\ECE383_Dan\Final_Project\Code\v1\final_project_v1.xpr
# Log file: C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/vivado.log
# Journal file: C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 908.871 ; gain = 175.320
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:user:my_graphics_ip:1.0 - my_graphics_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.480 ; gain = 101.812
ipx::edit_ip_in_project -upgrade true -name my_graphics_ip_v1_0_project -directory C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kaush/documents/ece383_dan/final_project/code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.066 ; gain = 35.043
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name my_graphics_ip_v1_0_project -directory C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kaush/documents/ece383_dan/final_project/code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kaush/Documents/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.098 ; gain = 4.297
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  9 08:46:30 2024...
