static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 V_5 ;\r\nT_6 type , V_6 ;\r\nT_3 * V_7 ;\r\nT_7 * V_8 ;\r\nT_5 V_9 ;\r\nV_9 = F_2 ( V_1 ) ;\r\nF_3 ( V_2 -> V_10 , V_11 , L_1 ) ;\r\nif ( V_3 )\r\n{\r\nV_8 =\r\nF_4 ( V_3 , V_12 , V_1 , 0 ,\r\n- 1 , L_2 ) ;\r\nV_7 = F_5 ( V_8 , V_13 ) ;\r\nF_6 ( V_7 , V_14 , V_1 , 0 , 2 , V_15 ) ;\r\nV_5 = 2 ;\r\nwhile ( V_5 < V_9 )\r\n{\r\ntype = F_7 ( V_1 , V_5 ++ ) ;\r\nV_6 = F_7 ( V_1 , V_5 ++ ) ;\r\nswitch ( type )\r\n{\r\ncase V_16 :\r\nif ( V_6 == 1 )\r\n{\r\nF_6 ( V_7 , V_17 , V_1 ,\r\nV_5 , V_6 , V_15 ) ;\r\n}\r\nelse\r\n{\r\nF_8 ( V_18 ) ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nif ( V_6 == 20 )\r\n{\r\nF_6 ( V_7 , V_20 , V_1 ,\r\nV_5 , V_6 , V_21 ) ;\r\n}\r\nelse\r\n{\r\nF_8 ( V_18 ) ;\r\n}\r\nbreak;\r\n}\r\nV_5 = V_5 + V_6 ;\r\n}\r\n}\r\nreturn F_9 ( V_1 ) ;\r\n}\r\nvoid\r\nF_10 ( void )\r\n{\r\nstatic T_8 V_22 [] = {\r\n{ & V_14 ,\r\n{\r\nL_3 ,\r\nL_4 ,\r\nV_23 , V_24 , NULL , 0x0 ,\r\nNULL ,\r\nV_25\r\n}\r\n} ,\r\n{ & V_17 ,\r\n{\r\nL_5 ,\r\nL_6 ,\r\nV_26 , V_24 , NULL , 0x0 ,\r\nNULL ,\r\nV_25\r\n}\r\n} ,\r\n{ & V_20 ,\r\n{\r\nL_7 ,\r\nL_8 ,\r\nV_27 , V_28 , NULL , 0x0 ,\r\nNULL ,\r\nV_25\r\n}\r\n} ,\r\n} ;\r\nstatic T_9 * V_29 [] = {\r\n& V_13 ,\r\n} ;\r\nV_12 =\r\nF_11 ( L_9 ,\r\nL_10 , L_11 ) ;\r\nF_12 ( V_12 , V_22 , F_13 ( V_22 ) ) ;\r\nF_14 ( V_29 , F_13 ( V_29 ) ) ;\r\nF_15 ( L_11 , F_1 , V_12 ) ;\r\n}\r\nvoid\r\nF_16 ( void )\r\n{\r\nT_10 V_30 ;\r\nV_30 = F_17 ( L_11 ) ;\r\nF_18 ( L_12 , 0x19 , V_30 ) ;\r\n}
