
---------- Begin Simulation Statistics ----------
final_tick                               576009024500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264723                       # Simulator instruction rate (inst/s)
host_mem_usage                                 821400                       # Number of bytes of host memory used
host_op_rate                                   483588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2304.29                       # Real time elapsed on the host
host_tick_rate                              177112882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   610000004                       # Number of instructions simulated
sim_ops                                    1114327964                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.408120                       # Number of seconds simulated
sim_ticks                                408119702500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4046818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8093633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        78622                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62224846                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     35676599                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     35728355                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        51756                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      79941262                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8821882                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        10974                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       386115590                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      261660755                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        78765                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         78178083                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     92299452                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           19                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     11959536                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    943521549                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    814629297                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.158222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.633714                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    646921892     79.41%     79.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     30575729      3.75%     83.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9536434      1.17%     84.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     14827749      1.82%     86.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7531947      0.92%     87.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2825187      0.35%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4035983      0.50%     87.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6074924      0.75%     88.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     92299452     11.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    814629297                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        206718488                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      8681100                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       802686027                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           155048978                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        53833      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    619265392     65.63%     65.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      7277595      0.77%     66.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           15      0.00%     66.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     25949053      2.75%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           16      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          558      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      6942074      0.74%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        17618      0.00%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      8796890      0.93%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift          265      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     31332428      3.32%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            2      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      5366760      0.57%     74.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1728000      0.18%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     27922114      2.96%     77.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt        45685      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    110075833     11.67%     89.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     41603997      4.41%     93.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     44973145      4.77%     98.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     12170276      1.29%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    943521549                       # Class of committed instruction
system.switch_cpus_1.commit.refs            208823251                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           943521549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.632479                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.632479                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    671478795                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    957452451                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        9492571                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       118505474                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       129566                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     16561276                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         156949855                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               10356                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          54450076                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              418433                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          79941262                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        58437636                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           815911223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            508970741                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1707                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        259132                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.097938                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       124779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     44498481                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.623556                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    816167697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.177378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.642606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      661795360     81.09%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6565356      0.80%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12009107      1.47%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11681433      1.43%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9225106      1.13%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       10554460      1.29%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9045424      1.11%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10966566      1.34%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       84324885     10.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    816167697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       312114800                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      181283767                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 71708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       107586                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       79272076                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.169431                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          211402148                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         54450054                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      38269470                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    157083671                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         1358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     54748678                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    955915172                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    156952094                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       180697                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    954535668                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        25270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    199734594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       129566                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    200194201                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         3714                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17561751                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2034688                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       974401                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        25620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        81966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1267784998                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           954206355                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.593806                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       752818859                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.169028                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            954453057                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1170949005                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     641475746                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.612565                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.612565                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        60016      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    627446154     65.72%     65.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      7313659      0.77%     66.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           17      0.00%     66.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     26202400      2.74%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          184      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          817      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      6966314      0.73%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        18662      0.00%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      8814291      0.92%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          508      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     31356383      3.28%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            2      0.00%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      5366760      0.56%     74.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1731376      0.18%     74.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     27936237      2.93%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt        45685      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    111725290     11.70%     89.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     42115712      4.41%     93.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     45274868      4.74%     98.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12341030      1.29%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    954716365                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     208500408                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    416096264                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    207369342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    209002514                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25718257                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.026938                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14660190     57.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         2897      0.01%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt           12      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc         2056      0.01%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            2      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7136605     27.75%     84.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3031313     11.79%     96.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       644138      2.50%     99.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       241043      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    771874198                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2335286762                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    746837013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    759306637                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        955914919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       954716365                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     12393583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        64342                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4824252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    816167697                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.169755                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.448427                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    643214077     78.81%     78.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      9903856      1.21%     80.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      8494935      1.04%     81.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     13611272      1.67%     82.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20046995      2.46%     85.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21254568      2.60%     87.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     31536422      3.86%     91.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     33535105      4.11%     95.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     34570467      4.24%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    816167697                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.169652                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          58437850                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 311                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1753557                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1102719                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    157083671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     54748678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     392558452                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            9                       # number of misc regfile writes
system.switch_cpus_1.numCycles              816239405                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     284499784                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1071869321                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8937521                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       15998721                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        31533                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       213178                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2267213417                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    956476554                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1086570548                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       128094791                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    371863575                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       129566                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    387444446                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       14701170                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    312641372                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1174068934                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          374                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           60                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        79510558                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1677155262                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1912502744                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4079997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        54820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8159996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          54820                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4050593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8101183                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1295                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             637462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3416020                       # Transaction distribution
system.membus.trans_dist::CleanEvict           630797                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3409354                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3409354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        637462                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     12140449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12140449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12140449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    477621504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    477621504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477621504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4046816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4046816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4046816                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22343931000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21562586750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 576009024500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            670610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6821973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1657                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1357317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3409388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3409387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1657                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       668954                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12235022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12239993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    479363072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              479575168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4100950                       # Total snoops (count)
system.tol2bus.snoopTraffic                 218256960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8180949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006701                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8126127     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54822      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8180949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7493363000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6117510499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2485999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          700                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        28706                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29406                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          700                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        28706                       # number of overall hits
system.l2.overall_hits::total                   29406                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          957                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4049636                       # number of demand (read+write) misses
system.l2.demand_misses::total                4050593                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          957                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4049636                       # number of overall misses
system.l2.overall_misses::total               4050593                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    107015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 381788646000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381895661000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    107015000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 381788646000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381895661000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         1657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4078342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4079999                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4078342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4079999                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.577550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.992961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992793                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.577550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.992961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992793                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 111823.406479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94277.274797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94281.420276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 111823.406479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94277.274797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94281.420276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3410265                       # number of writebacks
system.l2.writebacks::total                   3410265                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4049636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4050593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4049636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4050593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    102230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 361540476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 361642706000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    102230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 361540476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 361642706000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.577550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.992961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.577550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.992961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992793                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106823.406479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89277.277266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89281.422745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106823.406479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89277.277266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89281.422745                       # average overall mshr miss latency
system.l2.replacements                        4099655                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3411708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3411708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3411708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3411708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1657                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1657                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1657                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4484                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4484                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data           33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      3409355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3409355                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 321657310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  321657310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      3409388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3409388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94345.502302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94345.502302                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      3409355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3409355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 304610540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 304610540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89345.503768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89345.503768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    107015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.577550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 111823.406479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111823.406479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    102230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.577550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106823.406479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106823.406479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        28673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       640281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          640281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  60131336000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60131336000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       668954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        668954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.957138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 93913.978394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93913.978394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       640281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       640281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  56929936000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56929936000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.957138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 88913.986203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88913.986203                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     8162202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4103751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.988961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.724214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.278560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.219499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4044.777728                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.987495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69379607                       # Number of tag accesses
system.l2.tags.data_accesses                 69379607                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   8155508                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           4099655                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        8159994                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         3773                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3775                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         3773                       # number of overall hits
system.l3.overall_hits::total                    3775                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          955                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4045861                       # number of demand (read+write) misses
system.l3.demand_misses::total                4046816                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          955                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4045861                       # number of overall misses
system.l3.overall_misses::total               4046816                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     96451000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 337202958500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     337299409500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     96451000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 337202958500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    337299409500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          957                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4049634                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4050591                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          957                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4049634                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4050591                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.997910                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.999068                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999068                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.997910                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.999068                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999068                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 100995.811518                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83345.166455                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83349.331796                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 100995.811518                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83345.166455                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83349.331796                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3416020                       # number of writebacks
system.l3.writebacks::total                   3416020                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          955                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4045861                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4046816                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          955                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4045861                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4046816                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     86901000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 296744348500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 296831249500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     86901000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 296744348500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 296831249500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.997910                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.999068                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999068                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.997910                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.999068                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999068                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90995.811518                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73345.166455                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73349.331796                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90995.811518                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73345.166455                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73349.331796                       # average overall mshr miss latency
system.l3.replacements                        4046830                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      3410265                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3410265                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      3410265                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3410265                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1282                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1282                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_misses::.switch_cpus_1.data      3409354                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3409354                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 284154361500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  284154361500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      3409354                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           3409354                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83345.513989                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83345.513989                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      3409354                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        3409354                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 250060821500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 250060821500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73345.513989                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73345.513989                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst            2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data         3773                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3775                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          955                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       636507                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          637462                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     96451000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  53048597000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  53145048000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          957                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       640280                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        641237                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.997910                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.994107                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.994113                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 100995.811518                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 83343.304944                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 83369.750667                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          955                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       636507                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       637462                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     86901000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  46683527000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  46770428000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.997910                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.994107                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.994113                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90995.811518                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73343.304944                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 73369.750667                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8161341                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   4079598                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.000526                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       0.123061                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   150.593367                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     8.761157                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32608.522415                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004596                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000267                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.995133                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1810                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13762                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        16988                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 133665758                       # Number of tag accesses
system.l3.tags.data_accesses                133665758                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   8099901                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           4046830                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        8101183                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            641237                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6826285                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1271137                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          3409354                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         3409354                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       641237                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12151774                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    477494784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         4046830                       # Total snoops (count)
system.tol3bus.snoopTraffic                 218625280                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          8097421                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000160                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012645                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8096126     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1295      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            8097421                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7460856500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        6075886500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    258935104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          258996224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        61120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    218625280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       218625280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4045861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4046816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3416020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3416020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       149760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    634458720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634608480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       149760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           149760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      535689109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            535689109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      535689109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       149760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    634458720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1170297589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3416020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4045861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000324876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212556                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212556                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11335636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3207519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4046816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3416020                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4046816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3416020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            275515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            230576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            275181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            230933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            230513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            274902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            231005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            274719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            231456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           274659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           231835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           274311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           230850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           274910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           230494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            214070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            213115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            213992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            213060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            213913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            213024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           213917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           213980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           213202                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55030367250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20234080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            130908167250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13598.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32348.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3177974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2809026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4046816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3416020                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3628480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  414272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 206077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 212230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 212896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 212588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1475802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.633225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.832516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.620596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       277114     18.78%     18.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       378119     25.62%     44.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       181663     12.31%     56.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       193337     13.10%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       316944     21.48%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36887      2.50%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7563      0.51%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8908      0.60%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75267      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1475802                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.038380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.543211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.483295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         210121     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1185      0.56%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          921      0.43%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          166      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           93      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           31      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212556                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.384110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           205353     96.61%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.04%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6353      2.99%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              757      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212556                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              258996224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218623232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               258996224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            218625280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       634.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       535.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    535.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  408127863000                       # Total gap between requests
system.mem_ctrls.avgGap                      54688.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    258935104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218623232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 149759.983714581875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 634458719.865405201912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 535684091.360426247120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4045861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3416020                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     47538500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 130860628750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10079818548500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     49778.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32344.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2950749.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5201247240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2764524675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14445890760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8914721220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32216355600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     158563730310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23190613920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       245297083725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.042004                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58259640750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13627900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 336232161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5335993320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2836143915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14448375480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8916736140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32216355600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     158246820570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23457485280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       245457910305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.436071                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  58626002000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13627900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 335865800500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    129567094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     12953056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     58435624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        200955774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    129567094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12953056                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     58435624                       # number of overall hits
system.cpu.icache.overall_hits::total       200955774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        22263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         2011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        22263                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         2011                       # number of overall misses
system.cpu.icache.overall_misses::total         24274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    143870998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143870998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    143870998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143870998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    129589357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     12953056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     58437635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    200980048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    129589357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12953056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     58437635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    200980048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 71542.017902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5926.958804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 71542.017902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5926.958804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1448                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23408                       # number of writebacks
system.cpu.icache.writebacks::total             23408                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1657                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1657                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1657                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1657                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    112641499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112641499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    112641499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112641499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 67979.178636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67979.178636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 67979.178636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67979.178636                       # average overall mshr miss latency
system.cpu.icache.replacements                  23408                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    129567094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12953056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     58435624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       200955774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        22263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         2011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    143870998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143870998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    129589357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12953056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     58437635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    200980048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 71542.017902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5926.958804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1657                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1657                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    112641499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112641499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 67979.178636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67979.178636                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.960366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           200979694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             23920                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8402.161120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   218.680234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   293.280133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.427110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.572813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         803944112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        803944112                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse         200979694                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims        23920                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan              200980048                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     31552535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3114078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    187040929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        221707542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31553848                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3114078                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    187040929                       # number of overall hits
system.cpu.dcache.overall_hits::total       221708855                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6095750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6120814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12871580                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6095765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       655016                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6120814                       # number of overall misses
system.cpu.dcache.overall_misses::total      12871595                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  67274888500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 455226326995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 522501215495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  67274888500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 455226326995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 522501215495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37648285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3769094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    193161743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    234579122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37649613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3769094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    193161743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    234580450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.161913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.173786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.031688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.161908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.173786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.031688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 102707.244556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 74373.494603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40593.401548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 102707.244556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 74373.494603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40593.354242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       134324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3744                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.877137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10156436                       # number of writebacks
system.cpu.dcache.writebacks::total          10156436                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2042472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2042472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2042472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2042472                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       655016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4078342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4733358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       655016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4078342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4733358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  66947380500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 388553116995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 455500497495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  66947380500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 388553116995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 455500497495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.021114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.021114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 102207.244556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 95272.323163                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96231.997980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 102207.244556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 95272.323163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96231.997980                       # average overall mshr miss latency
system.cpu.dcache.replacements               10828609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30612527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3114078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    136676065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       170402670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2711418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2726572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 125933041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 125933041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30627681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3114078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    139387483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    173129242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.019452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 46445.454556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46187.315611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2042464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2042464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       668954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       668954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  60964926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60964926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 91134.705824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91134.705824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       940008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     50364864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51304872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6080596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       655016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      3409396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10145008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  67274888500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 329293285495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 396568173995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7020604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       655016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     53774260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61449880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.866107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.063402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 102707.244556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 96584.053450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39089.981397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       655016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      3409388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4064404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  66947380500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 327588190995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 394535571495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.063402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 102207.244556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 96084.162611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97070.953452                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011295                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011295                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           232537976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10829121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.473393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    82.641186                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    66.687870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   362.655236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.161409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.130250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.708311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         949150921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        949150921                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         232537976                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     10829121                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              234580450                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576009024500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  92572652000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 483436372500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
