#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x62a765823820 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 1;
 .timescale 0 0;
v0x62a76584c130_0 .var "clk", 0 0;
v0x62a76584c1f0_0 .var "readAddr1", 3 0;
v0x62a76584c290_0 .var "readAddr2", 3 0;
v0x62a76584c360_0 .net "readData1", 15 0, v0x62a76584bae0_0;  1 drivers
v0x62a76584c430_0 .net "readData2", 15 0, v0x62a76584bbc0_0;  1 drivers
v0x62a76584c4d0_0 .var "writeAddr", 3 0;
v0x62a76584c5a0_0 .var "writeData", 15 0;
v0x62a76584c670_0 .var "writeEnable", 0 0;
S_0x62a7657fa0d0 .scope module, "dut" "RegisterFile" 2 10, 3 1 0, S_0x62a765823820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "readAddr1";
    .port_info 2 /INPUT 4 "readAddr2";
    .port_info 3 /INPUT 4 "writeAddr";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 16 "writeData";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
v0x62a765821100_0 .net "clk", 0 0, v0x62a76584c130_0;  1 drivers
v0x62a76584b940_0 .net "readAddr1", 3 0, v0x62a76584c1f0_0;  1 drivers
v0x62a76584ba20_0 .net "readAddr2", 3 0, v0x62a76584c290_0;  1 drivers
v0x62a76584bae0_0 .var "readData1", 15 0;
v0x62a76584bbc0_0 .var "readData2", 15 0;
v0x62a76584bcf0 .array "registers", 0 7, 15 0;
v0x62a76584bdb0_0 .net "writeAddr", 3 0, v0x62a76584c4d0_0;  1 drivers
v0x62a76584be90_0 .net "writeData", 15 0, v0x62a76584c5a0_0;  1 drivers
v0x62a76584bf70_0 .net "writeEnable", 0 0, v0x62a76584c670_0;  1 drivers
E_0x62a765824fc0 .event posedge, v0x62a765821100_0;
    .scope S_0x62a7657fa0d0;
T_0 ;
    %wait E_0x62a765824fc0;
    %load/vec4 v0x62a76584b940_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x62a76584bcf0, 4;
    %assign/vec4 v0x62a76584bae0_0, 0;
    %load/vec4 v0x62a76584ba20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x62a76584bcf0, 4;
    %assign/vec4 v0x62a76584bbc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62a7657fa0d0;
T_1 ;
    %wait E_0x62a765824fc0;
    %load/vec4 v0x62a76584bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x62a76584be90_0;
    %load/vec4 v0x62a76584bdb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62a76584bcf0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62a765823820;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x62a76584c130_0;
    %inv;
    %store/vec4 v0x62a76584c130_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62a765823820;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a76584c130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a76584c1f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62a76584c290_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a76584c4d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a76584c670_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62a76584c5a0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a76584c670_0, 0, 1;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x62a76584c5a0_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a76584c4d0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a76584c670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62a76584c670_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x62a76584c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a76584c4d0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a76584c670_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62a76584c1f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62a76584c290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 48 "$display", "Read data from port 1: %h, port 2: %h", v0x62a76584c360_0, v0x62a76584c430_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "./RegisterFile.v";
