============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Dec 10 2018  02:09:58 am
  Module:                 sorter
  Technology libraries:   PwcV162T125_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin            Type       Fanout  Load  Slew Delay Arrival   
                                       (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)       launch                                      0 R 
                  latency                          +350     350 R 
odd_even_inst
  q_s_reg/CLK                                   0           350 R 
  q_s_reg/Q       DFFR_K           20  339.7  452  +696    1046 R 
odd_even_inst/q 
g1380/A                                              +0    1046   
g1380/Z           INVERT_M         85 1371.1  756  +492    1538 F 
g1416/SD                                             +0    1538   
g1416/Z           MUX21_I           2   32.3  134  +328    1867 F 
comp_inst_0/A[1] 
  g969/A                                             +0    1867   
  g969/Z          INVERTBAL_E       2   31.5  143  +109    1976 R 
  g965/A                                             +0    1976   
  g965/Z          OR2_I             1   12.3   82  +137    2113 R 
  g958/A1                                            +0    2113   
  g958/Z          AO222_E           1   18.4  179  +221    2334 R 
  g957/B1                                            +0    2334   
  g957/Z          AO222_E           1   18.4  179  +199    2533 R 
  g956/B1                                            +0    2533   
  g956/Z          AO222_E           1   18.4  179  +199    2732 R 
  g955/B1                                            +0    2732   
  g955/Z          AO222_E           1   18.4  179  +199    2931 R 
  g954/B1                                            +0    2931   
  g954/Z          AO222_E           1   18.4  179  +199    3130 R 
  g953/B1                                            +0    3130   
  g953/Z          AO222_E           2   34.1  261  +240    3370 R 
  g951/A                                             +0    3370   
  g951/Z          NAND2_F           1   17.1  123   +80    3450 F 
  g950/A1                                            +0    3450   
  g950/Z          AOI22_C           1   17.3  212  +127    3577 R 
  g949/B                                             +0    3577   
  g949/Z          OAI21_C           2   30.5  328  +168    3745 F 
  g947/A1                                            +0    3745   
  g947/Z          AOI21_C           1   21.5  321  +216    3961 R 
  g946/B                                             +0    3961   
  g946/Z          AO21_I           20  314.2  646  +552    4513 R 
comp_inst_0/AltB 
g10650/A                                             +0    4513   
g10650/Z          INVERT_F          2   29.3  183   +79    4592 F 
g10607/A1                                            +0    4592   
g10607/Z          AO21_I           16  223.7  355  +370    4962 F 
g10534/B1                                            +0    4962   
g10534/Z          AO222_E           2   64.2  344  +314    5276 F 
g10404/D0                                            +0    5276   
g10404/Z          MUX21_D           1   13.5  162  +277    5554 F 
reg_inst[9].input_register/d[15] 
  reg_inst[15].ffd_inst/d 
    q_s_reg/D     DFF_E                              +0    5554   
    q_s_reg/CLK   setup                         0  +278    5831 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                  8929 R 
                  latency                          +350    9279 R 
                  uncertainty                      -250    9029 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3197ps 
Start-point  : odd_even_inst/q_s_reg/CLK
End-point    : reg_inst[9].input_register/reg_inst[15].ffd_inst/q_s_reg/D
