part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=Slicer.cpp
syn.file=Slicer.hpp
tb.file=Slicer.cpp
tb.file=Slicer.hpp
tb.file=Slicer_test.cpp
clock=100MHz
syn.top=matrixSlicer
csim.clean=1