Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Dec 24 17:25:54 2024
| Host         : sofanserver running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file custom_inst_cva6_with_reg_timing_summary_routed.rpt -pb custom_inst_cva6_with_reg_timing_summary_routed.pb -rpx custom_inst_cva6_with_reg_timing_summary_routed.rpx -warn_on_violation
| Design       : custom_inst_cva6_with_reg
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48378)
5. checking no_input_delay (332)
6. checking no_output_delay (230)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16782)
----------------------------
 There are 16782 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48378)
----------------------------------------------------
 There are 48378 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (332)
--------------------------------
 There are 332 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (230)
---------------------------------
 There are 230 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                48608          inf        0.000                      0                48608           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         48608 Endpoints
Min Delay         48608 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.583ns  (logic 2.075ns (6.368%)  route 30.508ns (93.632%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.963    25.112    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I0_O)        0.043    25.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          2.735    27.889    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X71Y186        LUT5 (Prop_lut5_I1_O)        0.043    27.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_1/O
                         net (fo=64, routed)          4.651    32.583    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X54Y156        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.554ns  (logic 2.075ns (6.374%)  route 30.479ns (93.626%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.963    25.112    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I0_O)        0.043    25.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          2.735    27.889    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X71Y186        LUT5 (Prop_lut5_I1_O)        0.043    27.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_1/O
                         net (fo=64, routed)          4.622    32.554    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X54Y150        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.444ns  (logic 2.075ns (6.396%)  route 30.369ns (93.604%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.963    25.112    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I0_O)        0.043    25.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          2.735    27.889    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X71Y186        LUT5 (Prop_lut5_I1_O)        0.043    27.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_1/O
                         net (fo=64, routed)          4.512    32.444    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X55Y150        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.444ns  (logic 2.075ns (6.396%)  route 30.369ns (93.604%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.880    25.029    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I2_O)        0.043    25.072 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          4.300    29.372    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[4][sbe][result][0][0]
    SLICE_X74Y186        LUT5 (Prop_lut5_I1_O)        0.043    29.415 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_1/O
                         net (fo=64, routed)          3.029    32.444    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][0]_0[0]
    SLICE_X46Y149        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.368ns  (logic 2.075ns (6.411%)  route 30.293ns (93.589%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.880    25.029    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I2_O)        0.043    25.072 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          4.300    29.372    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[4][sbe][result][0][0]
    SLICE_X74Y186        LUT5 (Prop_lut5_I1_O)        0.043    29.415 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_1/O
                         net (fo=64, routed)          2.953    32.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][0]_0[0]
    SLICE_X42Y151        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.368ns  (logic 2.075ns (6.411%)  route 30.293ns (93.589%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.880    25.029    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I2_O)        0.043    25.072 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          4.300    29.372    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[4][sbe][result][0][0]
    SLICE_X74Y186        LUT5 (Prop_lut5_I1_O)        0.043    29.415 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_1/O
                         net (fo=64, routed)          2.953    32.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][0]_0[0]
    SLICE_X42Y151        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.362ns  (logic 2.075ns (6.412%)  route 30.287ns (93.588%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.963    25.112    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I0_O)        0.043    25.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          2.735    27.889    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X71Y186        LUT5 (Prop_lut5_I1_O)        0.043    27.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_1/O
                         net (fo=64, routed)          4.430    32.362    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X55Y151        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.360ns  (logic 2.075ns (6.412%)  route 30.285ns (93.588%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.880    25.029    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I2_O)        0.043    25.072 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          4.300    29.372    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[4][sbe][result][0][0]
    SLICE_X74Y186        LUT5 (Prop_lut5_I1_O)        0.043    29.415 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_1/O
                         net (fo=64, routed)          2.945    32.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][0]_0[0]
    SLICE_X56Y159        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.343ns  (logic 2.075ns (6.416%)  route 30.268ns (93.584%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.880    25.029    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I2_O)        0.043    25.072 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          4.300    29.372    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q_reg[4][sbe][result][0][0]
    SLICE_X74Y186        LUT5 (Prop_lut5_I1_O)        0.043    29.415 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_1/O
                         net (fo=64, routed)          2.928    32.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][0]_0[0]
    SLICE_X48Y150        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.321ns  (logic 2.075ns (6.420%)  route 30.246ns (93.580%))
  Logic Levels:           30  (FDCE=1 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDCE                         0.000     0.000 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/C
    SLICE_X88Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q
                         net (fo=102, routed)         1.074     1.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2_n_3
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.043     1.340 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8/O
                         net (fo=1, routed)           0.000     1.340    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q[63]_i_8_n_3
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I1_O)      0.122     1.462 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mcause_q_reg[63]_i_4/O
                         net (fo=116, routed)         0.386     1.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X87Y155        LUT3 (Prop_lut3_I1_O)        0.122     1.969 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=90, routed)          1.002     2.971    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_3
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.043     3.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_12/O
                         net (fo=6, routed)           0.440     3.454    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X87Y147        LUT2 (Prop_lut2_I0_O)        0.051     3.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13/O
                         net (fo=1, routed)           0.300     3.805    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_13_n_3
    SLICE_X86Y146        LUT6 (Prop_lut6_I3_O)        0.136     3.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_6/O
                         net (fo=2, routed)           0.959     4.900    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_4_0
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[spie]_i_3/O
                         net (fo=124, routed)         1.519     6.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]
    SLICE_X87Y147        LUT3 (Prop_lut3_I0_O)        0.043     6.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O
                         net (fo=82, routed)          1.970     8.476    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_we16_out
    SLICE_X105Y155       LUT6 (Prop_lut6_I0_O)        0.043     8.519 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10/O
                         net (fo=1, routed)           0.236     8.754    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_10_n_3
    SLICE_X105Y155       LUT6 (Prop_lut6_I5_O)        0.043     8.797 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4/O
                         net (fo=91, routed)          0.367     9.164    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X100Y153       LUT4 (Prop_lut4_I3_O)        0.043     9.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mpp][1]_i_2/O
                         net (fo=143, routed)         1.910    11.117    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/ex_commit[valid]
    SLICE_X85Y154        LUT2 (Prop_lut2_I1_O)        0.043    11.160 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_12/O
                         net (fo=1, routed)           0.443    11.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.043    11.646 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5/O
                         net (fo=2, routed)           0.641    12.287    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_5_n_3
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.043    12.330 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q[1][2]_i_2/O
                         net (fo=82, routed)          2.744    15.075    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X39Y184        LUT5 (Prop_lut5_I2_O)        0.054    15.129 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][63]_i_16/O
                         net (fo=68, routed)          1.767    16.896    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X48Y175        LUT5 (Prop_lut5_I3_O)        0.137    17.033 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_10/O
                         net (fo=58, routed)          2.604    19.637    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.043    19.680 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477/O
                         net (fo=1, routed)           0.000    19.680    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[63]_i_477_n_3
    SLICE_X79Y150        MUXF7 (Prop_muxf7_I1_O)      0.108    19.788 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_273/O
                         net (fo=3, routed)           0.454    20.242    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_92_0
    SLICE_X79Y152        LUT4 (Prop_lut4_I1_O)        0.124    20.366 f  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_99/O
                         net (fo=1, routed)           0.437    20.803    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_78_0
    SLICE_X78Y152        LUT5 (Prop_lut5_I4_O)        0.047    20.850 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[63]_i_92/O
                         net (fo=1, routed)           0.178    21.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_0
    SLICE_X77Y152        LUT6 (Prop_lut6_I5_O)        0.134    21.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_78/O
                         net (fo=1, routed)           0.343    21.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[3]
    SLICE_X74Y152        LUT3 (Prop_lut3_I2_O)        0.043    21.548 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47/O
                         net (fo=65, routed)          0.412    21.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_47_n_3
    SLICE_X73Y151        LUT5 (Prop_lut5_I0_O)        0.043    22.003 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[63]_i_17/O
                         net (fo=65, routed)          0.293    22.295    i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_4
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.043    22.338 r  i_ariane/i_cva6/id_stage_i/operand_b_q[63]_i_10/O
                         net (fo=3, routed)           0.769    23.107    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X93Y148        LUT5 (Prop_lut5_I0_O)        0.043    23.150 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4/O
                         net (fo=1, routed)           0.542    23.693    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_4_n_3
    SLICE_X85Y149        LUT6 (Prop_lut6_I0_O)        0.043    23.736 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_2/O
                         net (fo=63, routed)          0.370    24.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X83Y148        LUT4 (Prop_lut4_I2_O)        0.043    24.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2/O
                         net (fo=34, routed)          0.963    25.112    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_2_n_3
    SLICE_X80Y143        LUT4 (Prop_lut4_I0_O)        0.043    25.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][pc][63]_i_1/O
                         net (fo=80, routed)          2.735    27.889    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X71Y186        LUT5 (Prop_lut5_I1_O)        0.043    27.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_1/O
                         net (fo=64, routed)          4.388    32.321    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][63]_0[0]
    SLICE_X51Y154        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y225        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[45]/C
    SLICE_X65Y225        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[45]/Q
                         net (fo=1, routed)           0.054     0.145    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_fu_69_p4[45]
    SLICE_X64Y225        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y225        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[4]/C
    SLICE_X65Y225        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[4]/Q
                         net (fo=1, routed)           0.055     0.146    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_fu_69_p4[4]
    SLICE_X64Y225        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y225        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[5]/C
    SLICE_X65Y225        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_reg_112_reg[5]/Q
                         net (fo=1, routed)           0.057     0.148    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_fu_69_p4[5]
    SLICE_X64Y225        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE                         0.000     0.000 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[0]/C
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q[0]
    SLICE_X43Y118        FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE                         0.000     0.000 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[1]/C
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q_reg[1]/Q
                         net (fo=1, routed)           0.055     0.155    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q[1]
    SLICE_X31Y116        FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_1_reg_117_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[106]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.100ns (63.895%)  route 0.057ns (36.105%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y220        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_1_reg_117_reg[42]/C
    SLICE_X69Y220        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUVin_read_1_reg_117_reg[42]/Q
                         net (fo=1, routed)           0.057     0.157    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_fu_69_p4[106]
    SLICE_X68Y220        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/cag444torgb888/YUV192_reg_122_reg[106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[154]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/p_0_reg_160_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.100ns (61.994%)  route 0.061ns (38.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y211        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[154]/C
    SLICE_X56Y211        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[154]/Q
                         net (fo=2, routed)           0.061     0.161    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73_YUVout192_out[154]
    SLICE_X57Y211        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/p_0_reg_160_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/regslice_forward_Yin_U/regslice_obuf_inst/odata_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/Yin128_reg_140_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.678%)  route 0.062ns (38.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y220        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/regslice_forward_Yin_U/regslice_obuf_inst/odata_reg[39]/C
    SLICE_X91Y220        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/regslice_forward_Yin_U/regslice_obuf_inst/odata_reg[39]/Q
                         net (fo=2, routed)           0.062     0.162    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/Yin128_fu_80_p3[103]
    SLICE_X90Y220        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/Yin128_reg_140_reg[103]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/lfsr_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/lfsr_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.100ns (59.006%)  route 0.069ns (40.994%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDPE                         0.000     0.000 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/lfsr_q_reg[0]/C
    SLICE_X97Y116        FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/lfsr_q_reg[0]/Q
                         net (fo=10, routed)          0.069     0.169    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/rnd_way[0]
    SLICE_X97Y116        FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_lfsr/lfsr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[178]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/p_0_reg_160_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.118ns (65.900%)  route 0.061ns (34.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y207        FDRE                         0.000     0.000 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[178]/C
    SLICE_X70Y207        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73/YUVout192_fu_68_reg[178]/Q
                         net (fo=2, routed)           0.061     0.179    i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/grp_t64_nv12toCAG444_k8_Pipeline_VITIS_LOOP_17_1_fu_73_YUVout192_out[178]
    SLICE_X71Y207        FDRE                                         r  i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/blackbox/nv12tocag444/p_0_reg_160_reg[50]/D
  -------------------------------------------------------------------    -------------------





