# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/EqualTo1bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/EqualTo2bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/EqualTo6bit.v" \
"../../../../Assignment1.srcs/sources_1/Adder/FullAdder1bit.v" \
"../../../../Assignment1.srcs/sources_1/Adder/FullAdder6bit.v" \
"../../../../Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/GreaterThan1bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/GreaterThan2bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/GreaterThan5bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/GreaterThan6bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/GreaterThanOrEqualTo6bit.v" \
"../../../../Assignment1.srcs/sources_1/Comparator/LessThan6bit.v" \
"../../../../Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v" \
"../../../../Assignment1.srcs/sources_1/XNOR/XNOR1bit.v" \
"../../../../Assignment1.srcs/sources_1/XNOR/XNOR6bit.v" \
"../../../../Assignment1.srcs/sim_1/ALU.v/ALU6bitTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
