Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Apr 18 01:25:47 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.551       -4.313                      9                  874        0.127        0.000                      0                  874        4.500        0.000                       0                   459  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.551       -4.313                      9                  874        0.127        0.000                      0                  874        4.500        0.000                       0                   459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.551ns,  Total Violation       -4.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.462ns  (logic 5.042ns (48.194%)  route 5.420ns (51.806%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.429    15.604    game/regs/D[0]
    SLICE_X12Y18         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)       -0.016    15.053    game/regs/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 5.042ns (48.347%)  route 5.387ns (51.653%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.396    15.571    game/regs/D[0]
    SLICE_X15Y17         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)       -0.043    15.028    game/regs/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.421ns  (logic 5.042ns (48.382%)  route 5.379ns (51.618%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.388    15.564    game/regs/D[0]
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439    14.844    game/regs/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)       -0.043    15.025    game/regs/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 5.042ns (48.347%)  route 5.387ns (51.653%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.396    15.571    game/regs/D[0]
    SLICE_X14Y17         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)       -0.036    15.035    game/regs/M_st_turn_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.421ns  (logic 5.042ns (48.382%)  route 5.379ns (51.618%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.388    15.564    game/regs/D[0]
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439    14.844    game/regs/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)       -0.028    15.040    game/regs/M_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_currdice_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.403ns  (logic 5.042ns (48.465%)  route 5.361ns (51.535%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.370    15.546    game/regs/D[0]
    SLICE_X15Y18         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)       -0.040    15.029    game/regs/M_st_currdice_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 5.042ns (48.347%)  route 5.387ns (51.653%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.396    15.571    game/regs/D[0]
    SLICE_X14Y17         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)       -0.013    15.058    game/regs/M_st_turn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 5.042ns (48.423%)  route 5.370ns (51.577%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[4]
                         net (fo=2, routed)           0.618    13.531    game/gamealu/adder/P[4]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.655 f  game/gamealu/adder/M_st_p1acc_q[0]_i_15/O
                         net (fo=1, routed)           0.971    14.626    game/gamealu/adder/M_st_p1acc_q[0]_i_15_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.750 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.302    15.051    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.175 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.379    15.555    game/regs/D[0]
    SLICE_X12Y17         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)       -0.013    15.058    game/regs/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 5.042ns (49.915%)  route 5.059ns (50.085%))
  Logic Levels:           8  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[3])
                                                      3.656    12.913 f  game/gamealu/adder/s0/P[3]
                         net (fo=2, routed)           0.648    13.561    game/cu/P[3]
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124    13.685 f  game/cu/M_st_p1acc_q[0]_i_9/O
                         net (fo=1, routed)           0.718    14.403    game/cu/M_st_p1acc_q[0]_i_9_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.527 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.593    15.120    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.244 r  game/cu/M_st_win_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.244    game/regs/M_st_win_q_reg[0]_1
    SLICE_X14Y18         FDRE                                         r  game/regs/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  game/regs/M_st_win_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.081    15.150    game/regs/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -15.244    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2curr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 4.794ns (50.013%)  route 4.791ns (49.987%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/cu/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  game/cu/FSM_onehot_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  game/cu/FSM_onehot_M_game_q_reg[0]/Q
                         net (fo=25, routed)          0.849     6.509    game/cu/Q[0]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  game/cu/s0_i_87/O
                         net (fo=3, routed)           0.434     7.067    game/cu/s0_i_87_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.191 r  game/cu/s0_i_33/O
                         net (fo=31, routed)          0.613     7.804    game/regs/s0_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  game/regs/s0_i_56/O
                         net (fo=1, routed)           0.597     8.524    game/cu/s0_31
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.648 r  game/cu/s0_i_11/O
                         net (fo=2, routed)           0.608     9.257    game/gamealu/adder/B[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.656    12.913 r  game/gamealu/adder/s0/P[9]
                         net (fo=2, routed)           0.775    13.688    game/cu/P[9]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124    13.812 r  game/cu/M_st_p1acc_q[9]_i_1/O
                         net (fo=7, routed)           0.916    14.728    game/regs/D[9]
    SLICE_X11Y14         FDRE                                         r  game/regs/M_st_p2curr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.446    14.851    game/regs/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  game/regs/M_st_p2curr_q_reg[9]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)       -0.067    15.021    game/regs/M_st_p2curr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.728    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.589     1.533    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game/diceroll/random_number/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.075     1.749    game/diceroll/random_number/M_x_q[17]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  game/diceroll/random_number/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.794    game/diceroll/random_number/M_w_q[9]_i_1_n_0
    SLICE_X2Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X2Y17          FDSE (Hold_fdse_C_D)         0.121     1.667    game/diceroll/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.589     1.533    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game/diceroll/random_number/M_x_q_reg[28]/Q
                         net (fo=2, routed)           0.064     1.738    game/diceroll/random_number/M_x_q[28]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  game/diceroll/random_number/M_w_q[28]_i_2/O
                         net (fo=1, routed)           0.000     1.783    game/diceroll/random_number/M_w_q[28]_i_2_n_0
    SLICE_X1Y17          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.092     1.638    game/diceroll/random_number/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.589     1.533    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game/diceroll/random_number/M_x_q_reg[28]/Q
                         net (fo=2, routed)           0.065     1.739    game/diceroll/random_number/M_x_q[28]
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.784 r  game/diceroll/random_number/M_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.784    game/diceroll/random_number/M_w_q[20]_i_1_n_0
    SLICE_X1Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X1Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[20]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X1Y17          FDSE (Hold_fdse_C_D)         0.091     1.637    game/diceroll/random_number/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.589     1.533    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X7Y13          FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game/diceroll/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.110     1.784    game/diceroll/random_number/M_x_q[16]
    SLICE_X6Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  game/diceroll/random_number/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.829    game/diceroll/random_number/M_w_q[16]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.859     2.049    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.120     1.666    game/diceroll/random_number/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.535    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game/diceroll/random_number/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.061     1.760    game/diceroll/random_number/M_x_q[26]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.805 r  game/diceroll/random_number/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game/diceroll/random_number/M_w_q[26]_i_1_n_0
    SLICE_X3Y15          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.860     2.050    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y15          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X3Y15          FDSE (Hold_fdse_C_D)         0.092     1.640    game/diceroll/random_number/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.591     1.535    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game/diceroll/random_number/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.061     1.760    game/diceroll/random_number/M_x_q[3]
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  game/diceroll/random_number/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game/diceroll/random_number/M_w_q[3]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.861     2.051    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[3]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.092     1.640    game/diceroll/random_number/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.589     1.533    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X7Y13          FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game/diceroll/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.114     1.788    game/diceroll/random_number/M_x_q[16]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  game/diceroll/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.833    game/diceroll/random_number/M_w_q[8]_i_1_n_0
    SLICE_X6Y13          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.859     2.049    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X6Y13          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X6Y13          FDSE (Hold_fdse_C_D)         0.121     1.667    game/diceroll/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.587     1.531    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y17          FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  game/diceroll/random_number/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.138     1.810    game/diceroll/random_number/M_x_q[6]
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  game/diceroll/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.855    game/diceroll/random_number/M_w_q[17]_i_1_n_0
    SLICE_X2Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y17          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X2Y17          FDSE (Hold_fdse_C_D)         0.120     1.688    game/diceroll/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_z_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_y_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.587     1.531    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/diceroll/random_number/M_z_q_reg[18]/Q
                         net (fo=1, routed)           0.112     1.784    game/diceroll/random_number/M_z_q[18]
    SLICE_X5Y18          FDRE                                         r  game/diceroll/random_number/M_y_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.855     2.045    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  game/diceroll/random_number/M_y_q_reg[18]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.072     1.616    game/diceroll/random_number/M_y_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.324%)  route 0.072ns (25.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.590     1.534    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  game/diceroll/random_number/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.072     1.770    game/diceroll/random_number/M_x_q[9]
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  game/diceroll/random_number/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.815    game/diceroll/random_number/M_w_q[12]_i_1_n_0
    SLICE_X3Y16          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.859     2.049    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y16          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X3Y16          FDSE (Hold_fdse_C_D)         0.092     1.639    game/diceroll/random_number/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   con_p1hold/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   con_p1hold/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   con_p1hold/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   con_p1hold/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.614ns  (logic 4.666ns (34.273%)  route 8.948ns (65.727%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  game/regs/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2curr_q_reg[1]/Q
                         net (fo=5, routed)           1.649     7.310    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.434 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665     8.099    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X15Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.223 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.222     9.445    game/regs/display_p2curr_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.150     9.595 r  game/regs/display_p2curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.411    15.006    display_p2curr_seg_OBUF[2]
    B5                   OBUF (Prop_obuf_I_O)         3.750    18.756 r  display_p2curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.756    display_p2curr_seg[2]
    B5                                                                r  display_p2curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.239ns  (logic 4.436ns (33.505%)  route 8.803ns (66.495%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  game/regs/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2curr_q_reg[1]/Q
                         net (fo=5, routed)           1.649     7.310    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.434 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665     8.099    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X15Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.223 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.222     9.445    game/regs/display_p2curr_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.569 r  game/regs/display_p2curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.266    14.835    display_p2curr_seg_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    18.381 r  display_p2curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.381    display_p2curr_seg[0]
    B6                                                                r  display_p2curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.101ns  (logic 4.612ns (35.206%)  route 8.489ns (64.794%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  game/regs/M_st_p2curr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2curr_q_reg[5]/Q
                         net (fo=9, routed)           1.559     7.158    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[5]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.282 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.974     8.255    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_4
    SLICE_X14Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.379 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.826     9.205    game/regs/display_p2curr_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.153     9.358 r  game/regs/display_p2curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.130    14.488    display_p2curr_seg_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.755    18.243 r  display_p2curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.243    display_p2curr_seg[4]
    A3                                                                r  display_p2curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.976ns  (logic 4.441ns (34.224%)  route 8.535ns (65.776%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  game/regs/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2curr_q_reg[1]/Q
                         net (fo=5, routed)           1.649     7.310    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.434 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665     8.099    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X15Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.223 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.219     9.442    game/regs/display_p2curr_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.566 r  game/regs/display_p2curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.001    14.567    display_p2curr_seg_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.551    18.118 r  display_p2curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.118    display_p2curr_seg[1]
    A5                                                                r  display_p2curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.894ns  (logic 4.844ns (37.565%)  route 8.050ns (62.435%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game/regs/M_st_p2acc_q_reg[2]/Q
                         net (fo=8, routed)           1.263     6.864    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.150     7.014 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.949     7.963    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_0
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.328     8.291 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.891     9.181    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.152     9.333 r  game/regs/display_p2acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.948    14.281    display_p2acc_seg_OBUF[3]
    B2                   OBUF (Prop_obuf_I_O)         3.758    18.039 r  display_p2acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.039    display_p2acc_seg[3]
    B2                                                                r  display_p2acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.888ns  (logic 4.843ns (37.581%)  route 8.045ns (62.419%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game/regs/M_st_p2acc_q_reg[2]/Q
                         net (fo=8, routed)           1.263     6.864    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.150     7.014 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.949     7.963    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_0
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.328     8.291 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     9.179    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I2_O)        0.152     9.331 r  game/regs/display_p2acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.944    14.275    display_p2acc_seg_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.757    18.032 r  display_p2acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.032    display_p2acc_seg[4]
    C2                                                                r  display_p2acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 4.689ns (37.367%)  route 7.860ns (62.633%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  game/regs/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2curr_q_reg[1]/Q
                         net (fo=5, routed)           1.649     7.310    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.434 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665     8.099    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X15Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.223 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.219     9.442    game/regs/display_p2curr_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.150     9.592 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.326    13.918    display_p2curr_seg_OBUF[6]
    E1                   OBUF (Prop_obuf_I_O)         3.773    17.691 r  display_p2curr_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.691    display_p2curr_seg[6]
    E1                                                                r  display_p2curr_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.507ns  (logic 4.620ns (36.937%)  route 7.887ns (63.063%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/regs/M_st_p2acc_q_reg[2]/Q
                         net (fo=8, routed)           1.263     6.864    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.988 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.689     7.677    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_6
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.801 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.150     8.951    game/regs/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.154     9.105 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.785    13.890    display_p2acc_seg_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         3.762    17.651 r  display_p2acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.651    display_p2acc_seg[6]
    A2                                                                r  display_p2acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.476ns  (logic 4.607ns (36.927%)  route 7.869ns (63.073%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game/regs/M_st_p2acc_q_reg[2]/Q
                         net (fo=8, routed)           1.263     6.864    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.150     7.014 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.949     7.963    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_0
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.328     8.291 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.891     9.181    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.305 r  game/regs/display_p2acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.766    14.071    display_p2acc_seg_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.549    17.620 r  display_p2acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.620    display_p2acc_seg[1]
    C1                                                                r  display_p2acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 4.605ns (37.060%)  route 7.821ns (62.940%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game/regs/M_st_p2acc_q_reg[2]/Q
                         net (fo=8, routed)           1.263     6.864    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.150     7.014 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.949     7.963    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_0
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.328     8.291 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     9.179    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.303 r  game/regs/display_p2acc_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.720    14.023    display_p2acc_seg_OBUF[0]
    E3                   OBUF (Prop_obuf_I_O)         3.547    17.570 r  display_p2acc_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.570    display_p2acc_seg[0]
    E3                                                                r  display_p2acc_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.515ns (73.197%)  route 0.555ns (26.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.586     1.530    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     1.658 f  display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.175     1.833    display_p1curr/seg_display/ctr/Q[1]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.098     1.931 r  display_p1curr/seg_display/ctr/display_p1curr_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.311    display_p1curr_sel_OBUF[0]
    P10                  OBUF (Prop_obuf_I_O)         1.289     3.600 r  display_p1curr_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.600    display_p1curr_sel[0]
    P10                                                               r  display_p1curr_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.465ns (63.663%)  route 0.836ns (36.337%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.500     2.169    game/regs/M_game_p1curr[7]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     2.214 r  game/regs/display_p1curr_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.550    display_p1curr_seg_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         1.256     3.805 r  display_p1curr_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.805    display_p1curr_seg[3]
    T13                                                               r  display_p1curr_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.564ns (67.734%)  route 0.745ns (32.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.583     1.527    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.655 f  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.289     1.943    display_p1acc/seg_display/ctr/Q[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.098     2.041 r  display_p1acc/seg_display/ctr/display_p1acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.456     2.498    display_p1acc_sel_OBUF[0]
    T7                   OBUF (Prop_obuf_I_O)         1.338     3.836 r  display_p1acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.836    display_p1acc_sel[0]
    T7                                                                r  display_p1acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.493ns (63.956%)  route 0.842ns (36.044%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.499     2.168    game/regs/M_game_p1curr[7]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.213 r  game/regs/display_p1curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.555    display_p1curr_seg_OBUF[0]
    P11                  OBUF (Prop_obuf_I_O)         1.284     3.839 r  display_p1curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.839    display_p1curr_seg[0]
    P11                                                               r  display_p1curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.530ns (64.651%)  route 0.836ns (35.349%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.500     2.169    game/regs/M_game_p1curr[7]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.042     2.211 r  game/regs/display_p1curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.547    display_p1curr_seg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         1.324     3.871 r  display_p1curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.871    display_p1curr_seg[4]
    R13                                                               r  display_p1curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.494ns (63.243%)  route 0.868ns (36.757%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.583     1.527    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.655 f  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.289     1.943    display_p1acc/seg_display/ctr/Q[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.099     2.042 r  display_p1acc/seg_display/ctr/display_p1acc_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.622    display_p1acc_sel_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.889 r  display_p1acc_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.889    display_p1acc_sel[1]
    T10                                                               r  display_p1acc_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.482ns (61.832%)  route 0.915ns (38.168%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.500     2.169    game/regs/M_game_p1curr[7]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.214 r  game/regs/display_p1curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.628    display_p1curr_seg_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         1.273     3.901 r  display_p1curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    display_p1curr_seg[1]
    N12                                                               r  display_p1curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.452ns (59.461%)  route 0.990ns (40.539%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.556     1.500    game/regs/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  game/regs/M_st_p1acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game/regs/M_st_p1acc_q_reg[7]/Q
                         net (fo=9, routed)           0.559     2.199    game/regs/M_game_p1acc[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.045     2.244 r  game/regs/display_p1acc_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.676    display_p1acc_seg_OBUF[0]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.942 r  display_p1acc_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.942    display_p1acc_seg[0]
    N9                                                                r  display_p1acc_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.480ns (60.345%)  route 0.973ns (39.655%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.628     2.297    game/regs/M_game_p1curr[7]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.342 r  game/regs/display_p1curr_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.687    display_p1curr_seg_OBUF[5]
    R12                  OBUF (Prop_obuf_I_O)         1.271     3.958 r  display_p1curr_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.958    display_p1curr_seg[5]
    R12                                                               r  display_p1curr_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.515ns (60.285%)  route 0.998ns (39.715%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.556     1.500    game/regs/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  game/regs/M_st_p1acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game/regs/M_st_p1acc_q_reg[7]/Q
                         net (fo=9, routed)           0.559     2.199    game/regs/M_game_p1acc[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.046     2.245 r  game/regs/display_p1acc_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.685    display_p1acc_seg_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         1.328     4.013 r  display_p1acc_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.013    display_p1acc_seg[2]
    P9                                                                r  display_p1acc_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2acc_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2acc_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2acc_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  game/regs/M_st_p2acc_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_temp_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_temp_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_temp_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[4]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_temp_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.516ns (23.000%)  route 5.077ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         5.077     6.593    game/regs/resetbutton_IBUF
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.439     4.844    game/regs/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  game/regs/M_temp_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/cu/FSM_onehot_M_game_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.516ns (24.025%)  route 4.795ns (75.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         4.795     6.312    game/cu/resetbutton_IBUF
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440     4.845    game/cu/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[1]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/cu/FSM_onehot_M_game_q_reg[6]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.516ns (24.025%)  route 4.795ns (75.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         4.795     6.312    game/cu/resetbutton_IBUF
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440     4.845    game/cu/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/cu/FSM_onehot_M_game_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.516ns (24.025%)  route 4.795ns (75.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         4.795     6.312    game/cu/resetbutton_IBUF
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         1.440     4.845    game/cu/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.284ns (36.571%)  route 0.492ns (63.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.492     0.776    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.851     2.041    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.284ns (36.571%)  route 0.492ns (63.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.492     0.776    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.851     2.041    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.284ns (36.571%)  route 0.492ns (63.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.492     0.776    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.851     2.041    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.284ns (36.571%)  route 0.492ns (63.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.492     0.776    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.851     2.041    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 p2holdbutton
                            (input port)
  Destination:            con_p2hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.286ns (36.678%)  route 0.494ns (63.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  p2holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p2holdbutton
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.494     0.780    con_p2hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X0Y28          FDRE                                         r  con_p2hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.854     2.044    con_p2hold/sync/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  con_p2hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.284ns (33.833%)  route 0.555ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.555     0.839    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.853     2.043    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.284ns (33.833%)  route 0.555ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.555     0.839    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.853     2.043    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.284ns (33.833%)  route 0.555ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.555     0.839    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.853     2.043    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.284ns (33.833%)  route 0.555ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.555     0.839    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.853     2.043    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.284ns (33.833%)  route 0.555ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=362, routed)         0.555     0.839    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=458, routed)         0.853     2.043    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[6]/C





