{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd " "Source file: C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1507634299406 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1507634299406 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd " "Source file: C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1507634299451 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1507634299451 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd " "Source file: C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1507634299495 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1507634299495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 1 -1 1507634305663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507634305685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 08:18:25 2017 " "Processing started: Tue Oct 10 08:18:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507634305685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507634305685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quanta -c quanta " "Command: quartus_map --read_settings_files=on --write_settings_files=off quanta -c quanta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 1 -1 1507634305685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 1 -1 1507634306387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "src/vhdl/Processor.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309769 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/vhdl/Processor.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/component/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/component/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/component/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/component/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309780 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309780 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/vhdl/component/Multiplexer.vhd " "Entity \"mux\" obtained from \"src/vhdl/component/Multiplexer.vhd\" instead of from Quartus II megafunction library" {  } { { "src/vhdl/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Multiplexer.vhd" 17 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 1 0 "Quartus II" 1 -1 1507634309786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/component/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/component/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Found design unit 1: mux-behavioral" {  } { { "src/vhdl/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Multiplexer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309786 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/vhdl/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Multiplexer.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/component/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/component/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behavioral " "Found design unit 1: shifter-behavioral" {  } { { "src/vhdl/component/Shifter.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Shifter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309791 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "src/vhdl/component/Shifter.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Shifter.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/lib/controllerconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/vhdl/lib/controllerconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_constants " "Found design unit 1: controller_constants" {  } { { "src/vhdl/lib/ControllerConstants.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/lib/ControllerConstants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/lib/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/vhdl/lib/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_types " "Found design unit 1: ram_types" {  } { { "src/vhdl/lib/Types.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/lib/Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_types " "Found design unit 2: mux_types" {  } { { "src/vhdl/lib/Types.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/lib/Types.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/memory/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/memory/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavioral " "Found design unit 1: ram-behavioral" {  } { { "src/vhdl/memory/Ram.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/memory/Ram.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/vhdl/memory/Ram.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/memory/Ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/memory/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/memory/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_register-behavioral " "Found design unit 1: parallel_register-behavioral" {  } { { "src/vhdl/memory/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/memory/Register.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309807 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_register " "Found entity 1: parallel_register" {  } { { "src/vhdl/memory/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/memory/Register.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/util/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/util/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Found design unit 1: adder-behavioral" {  } { { "src/vhdl/util/Adder.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/Adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309812 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/vhdl/util/Adder.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/Adder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/util/hexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/util/hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-behavioral " "Found design unit 1: hex_display-behavioral" {  } { { "src/vhdl/util/HexDisplay.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/HexDisplay.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309816 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "src/vhdl/util/HexDisplay.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/HexDisplay.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/util/range.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/vhdl/util/range.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 range_util " "Found design unit 1: range_util" {  } { { "src/vhdl/util/Range.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/Range.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309820 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 range_util-body " "Found design unit 2: range_util-body" {  } { { "src/vhdl/util/Range.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/util/Range.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quanta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quanta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quanta " "Found entity 1: quanta" {  } { { "quanta.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/quanta.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/controllers/io/matrixkeyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/controllers/io/matrixkeyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_keyboard_decoder-behavioral " "Found design unit 1: matrix_keyboard_decoder-behavioral" {  } { { "src/vhdl/controllers/io/MatrixKeyboard.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/MatrixKeyboard.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309859 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_keyboard_decoder " "Found entity 1: matrix_keyboard_decoder" {  } { { "src/vhdl/controllers/io/MatrixKeyboard.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/MatrixKeyboard.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmp/backup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tmp/backup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backup " "Found entity 1: backup" {  } { { "tmp/backup.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/tmp/backup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/controllers/io/lcdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/controllers/io/lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "src/vhdl/controllers/io/LCDController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/LCDController.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309880 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "src/vhdl/controllers/io/LCDController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/LCDController.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/lib/lcdconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/vhdl/lib/lcdconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_constants " "Found design unit 1: lcd_constants" {  } { { "src/vhdl/lib/LCDConstants.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/lib/LCDConstants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/controllers/io/buscontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/controllers/io/buscontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_controller-behavioral " "Found design unit 1: bus_controller-behavioral" {  } { { "src/vhdl/controllers/io/BusController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/BusController.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309889 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_controller " "Found entity 1: bus_controller" {  } { { "src/vhdl/controllers/io/BusController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/BusController.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/controllers/io/iobuscontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/controllers/io/iobuscontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_controller-behavioral " "Found design unit 1: io_controller-behavioral" {  } { { "src/vhdl/controllers/io/IoBusController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/IoBusController.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309894 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_controller " "Found entity 1: io_controller" {  } { { "src/vhdl/controllers/io/IoBusController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/IoBusController.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634309894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmp/display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tmp/display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "tmp/display.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/tmp/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507634309898 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/LcdController.vhd C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/LCDController.vhd " "File \"C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/LcdController.vhd\" is a duplicate of already analyzed file \"C:/Vinicius/quanta/Hardware/quanta/src/vhdl/controllers/io/LCDController.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1507634309902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/component/lcdcontroller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/vhdl/component/lcdcontroller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507634309903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmp/old.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tmp/old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 old " "Found entity 1: old" {  } { { "tmp/old.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/tmp/old.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507634309906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/pll/pll128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/pll/pll128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll128-SYN " "Found design unit 1: pll128-SYN" {  } { { "src/vhdl/pll/pll128.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/pll/pll128.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309911 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll128 " "Found entity 1: pll128" {  } { { "src/vhdl/pll/pll128.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/pll/pll128.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634309911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507634309911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quanta " "Elaborating entity \"quanta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 1 -1 1507634310890 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "hex_display inst3 " "Block or symbol \"hex_display\" of instance \"inst3\" overlaps another block or symbol" {  } { { "quanta.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/quanta.bdf" { { 272 984 1200 352 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1507634311002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:inst1 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:inst1\"" {  } { { "quanta.bdf" "inst1" { Schematic "C:/Vinicius/quanta/Hardware/quanta/quanta.bdf" { { 136 984 1200 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst " "Elaborating entity \"processor\" for hierarchy \"processor:inst\"" {  } { { "quanta.bdf" "inst" { Schematic "C:/Vinicius/quanta/Hardware/quanta/quanta.bdf" { { 288 488 680 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311095 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "in_i 96 256 Processor.vhd(163) " "VHDL Incomplete Partial Association warning at Processor.vhd(163): port or argument \"in_i\" has 96/256 unassociated elements" {  } { { "src/vhdl/Processor.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 163 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1507634311173 "|quanta|processor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux processor:inst\|mux:main_mux A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|mux:main_mux\"" {  } { { "src/vhdl/Processor.vhd" "main_mux" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controller processor:inst\|controller:controller A:behavioral " "Elaborating entity \"controller\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|controller:controller\"" {  } { { "src/vhdl/Processor.vhd" "controller" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 180 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_register processor:inst\|parallel_register:program_counter A:behavioral " "Elaborating entity \"parallel_register\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|parallel_register:program_counter\"" {  } { { "src/vhdl/Processor.vhd" "program_counter" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 193 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder processor:inst\|adder:pc_incrementer A:behavioral " "Elaborating entity \"adder\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|adder:pc_incrementer\"" {  } { { "src/vhdl/Processor.vhd" "pc_incrementer" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 203 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux processor:inst\|mux:pc_incrementer_mux A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|mux:pc_incrementer_mux\"" {  } { { "src/vhdl/Processor.vhd" "pc_incrementer_mux" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 214 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bus_controller processor:inst\|bus_controller:io_memory_bus A:behavioral " "Elaborating entity \"bus_controller\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|bus_controller:io_memory_bus\"" {  } { { "src/vhdl/Processor.vhd" "io_memory_bus" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 258 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "io_controller processor:inst\|io_controller:io_data_controller A:behavioral " "Elaborating entity \"io_controller\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|io_controller:io_data_controller\"" {  } { { "src/vhdl/Processor.vhd" "io_data_controller" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 274 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram processor:inst\|ram:ram A:behavioral " "Elaborating entity \"ram\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|ram:ram\"" {  } { { "src/vhdl/Processor.vhd" "ram" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 289 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shifter processor:inst\|shifter:shifter A:behavioral " "Elaborating entity \"shifter\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|shifter:shifter\"" {  } { { "src/vhdl/Processor.vhd" "shifter" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 327 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu processor:inst\|alu:alu A:behavioral " "Elaborating entity \"alu\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|alu:alu\"" {  } { { "src/vhdl/Processor.vhd" "alu" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 337 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634311570 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_status Alu.vhd(90) " "VHDL Process Statement warning at Alu.vhd(90): inferring latch(es) for signal or variable \"s_status\", which holds its previous value in one or more paths through the process" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1507634311639 "|quanta|processor:inst|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_status\[0\] Alu.vhd(90) " "Inferred latch for \"s_status\[0\]\" at Alu.vhd(90)" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507634311653 "|quanta|processor:inst|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_status\[1\] Alu.vhd(90) " "Inferred latch for \"s_status\[1\]\" at Alu.vhd(90)" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507634311654 "|quanta|processor:inst|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_status\[2\] Alu.vhd(90) " "Inferred latch for \"s_status\[2\]\" at Alu.vhd(90)" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507634311654 "|quanta|processor:inst|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_status\[3\] Alu.vhd(90) " "Inferred latch for \"s_status\[3\]\" at Alu.vhd(90)" {  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507634311654 "|quanta|processor:inst|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_register processor:inst\|parallel_register:status_register " "Elaborating entity \"parallel_register\" for hierarchy \"processor:inst\|parallel_register:status_register\"" {  } { { "src/vhdl/Processor.vhd" "status_register" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634312041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux processor:inst\|mux:m1 A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"processor:inst\|mux:m1\"" {  } { { "src/vhdl/Processor.vhd" "m1" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/Processor.vhd" 662 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634312126 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "949 1024 0 1 1 " "949 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "75 1023 " "Addresses ranging from 75 to 1023 are not initialized" {  } { { "C:/Vinicius/quanta/Hardware/quanta/quanta.mif" "" { Text "C:/Vinicius/quanta/Hardware/quanta/quanta.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1507634314574 ""}  } { { "C:/Vinicius/quanta/Hardware/quanta/quanta.mif" "" { Text "C:/Vinicius/quanta/Hardware/quanta/quanta.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1507634314574 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor:inst\|ram:ram\|s_memory_rtl_0 " "Inferred RAM node \"processor:inst\|ram:ram\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1507634314579 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:inst\|ram:ram\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:inst\|ram:ram\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE quanta.mif " "Parameter INIT_FILE set to quanta.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1507634317173 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1507634317173 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 1 -1 1507634317173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|ram:ram\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"processor:inst\|ram:ram\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507634318033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|ram:ram\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"processor:inst\|ram:ram\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE quanta.mif " "Parameter \"INIT_FILE\" = \"quanta.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507634318034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1507634318034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmk1 " "Found entity 1: altsyncram_pmk1" {  } { { "db/altsyncram_pmk1.tdf" "" { Text "C:/Vinicius/quanta/Hardware/quanta/db/altsyncram_pmk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507634318397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 1 -1 1507634318397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:inst\|alu:alu\|s_status\[0\] " "Latch processor:inst\|alu:alu\|s_status\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|controller:controller\|out_fun\[3\] " "Ports D and ENA on the latch are fed by the same signal processor:inst\|controller:controller\|out_fun\[3\]" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507634319450 ""}  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507634319450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:inst\|alu:alu\|s_status\[2\] " "Latch processor:inst\|alu:alu\|s_status\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|controller:controller\|out_fun\[3\] " "Ports D and ENA on the latch are fed by the same signal processor:inst\|controller:controller\|out_fun\[3\]" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507634319450 ""}  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507634319450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 1 -1 1507634321407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.map.smsg " "Generated suppressed messages file C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507634337822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507634338466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 1 -1 1507634338466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3720 " "Implemented 3720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507634339024 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507634339024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3609 " "Implemented 3609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507634339024 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1507634339024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507634339024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507634339083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 08:18:59 2017 " "Processing ended: Tue Oct 10 08:18:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507634339083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507634339083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507634339083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507634339083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 1 -1 1507634341905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507634341923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 08:19:01 2017 " "Processing started: Tue Oct 10 08:19:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507634341923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507634341923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quanta -c quanta " "Command: quartus_fit --read_settings_files=off --write_settings_files=off quanta -c quanta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507634341924 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1507634342065 ""}
{ "Info" "0" "" "Project  = quanta" {  } {  } 0 0 "Project  = quanta" 0 0 "Fitter" 0 0 1507634342065 ""}
{ "Info" "0" "" "Revision = quanta" {  } {  } 0 0 "Revision = quanta" 0 0 "Fitter" 0 0 1507634342065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 1 -1 1507634342193 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "quanta EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"quanta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507634342226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507634342311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507634342312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507634342312 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1507634343317 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507634343332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507634343453 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507634343453 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5431 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507634343464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5433 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507634343464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5435 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507634343464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5437 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507634343464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5439 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507634343464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507634343464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507634343467 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1507634343505 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1507634345330 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quanta.sdc " "Synopsys Design Constraints File file not found: 'quanta.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1507634345335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507634345336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1507634345381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1507634345381 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1507634345429 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1507634345429 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1507634345429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1507634345429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 processor:inst\|controller:controller\|out_fun\[0\] " "   1.000 processor:inst\|controller:controller\|out_fun\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1507634345429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    sys_clock " "   1.000    sys_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1507634345429 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1507634345429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507634345647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controller:controller\|out_fun\[1\] " "Destination node processor:inst\|controller:controller\|out_fun\[1\]" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 46 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:inst|controller:controller|out_fun[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507634345647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controller:controller\|out_fun\[2\] " "Destination node processor:inst\|controller:controller\|out_fun\[2\]" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 46 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:inst|controller:controller|out_fun[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 503 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507634345647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controller:controller\|out_fun\[3\] " "Destination node processor:inst\|controller:controller\|out_fun\[3\]" {  } { { "src/vhdl/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd" 46 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:inst|controller:controller|out_fun[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 504 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507634345647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1507634345647 ""}  } { { "quanta.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta/quanta.bdf" { { 168 -64 104 184 "sys_clock" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 5404 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507634345647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|alu:alu\|Mux35~0  " "Automatically promoted node processor:inst\|alu:alu\|Mux35~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507634345648 ""}  } { { "src/vhdl/component/Alu.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd" 92 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:inst|alu:alu|Mux35~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 0 { 0 ""} 0 4482 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507634345648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507634346521 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507634346526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507634346527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507634346534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507634346543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1507634346554 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1507634346554 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507634346560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507634346563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1507634346568 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507634346568 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507634346722 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1507634346734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507634355763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507634358754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507634358848 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507634384817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507634384817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507634386191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Vinicius/quanta/Hardware/quanta/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 11 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1507634401793 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507634401793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:45 " "Fitter routing operations ending: elapsed time is 00:02:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507634556564 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.14 " "Total time spent on timing analysis during the Fitter is 10.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1507634556693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507634556815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507634558117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507634558207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507634559456 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507634560666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.fit.smsg " "Generated suppressed messages file C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507634561875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507634563232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 08:22:43 2017 " "Processing ended: Tue Oct 10 08:22:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507634563232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:42 " "Elapsed time: 00:03:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507634563232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507634563232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507634563232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 1 -1 1507634566102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507634566125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 08:22:45 2017 " "Processing started: Tue Oct 10 08:22:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507634566125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1507634566125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off quanta -c quanta " "Command: quartus_asm --read_settings_files=off --write_settings_files=off quanta -c quanta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1507634566126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1507634571231 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1507634571421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507634573418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 08:22:53 2017 " "Processing ended: Tue Oct 10 08:22:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507634573418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507634573418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507634573418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1507634573418 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1507634574067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 1 -1 1507634576145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507634576164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 08:22:55 2017 " "Processing started: Tue Oct 10 08:22:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507634576164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507634576164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quanta -c quanta " "Command: quartus_sta quanta -c quanta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507634576164 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1507634576314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 1 -1 1507634576648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1507634576649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1507634576739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1507634576739 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1507634577213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quanta.sdc " "Synopsys Design Constraints File file not found: 'quanta.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1507634577320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1507634577321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clock sys_clock " "create_clock -period 1.000 -name sys_clock sys_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507634577334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:inst\|controller:controller\|out_fun\[0\] processor:inst\|controller:controller\|out_fun\[0\] " "create_clock -period 1.000 -name processor:inst\|controller:controller\|out_fun\[0\] processor:inst\|controller:controller\|out_fun\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507634577334 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507634577334 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1507634578187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507634578188 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1507634578190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1507634578210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507634579042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507634579042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.270 " "Worst-case setup slack is -18.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.270          -16149.501 sys_clock  " "  -18.270          -16149.501 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.653             -31.164 processor:inst\|controller:controller\|out_fun\[0\]  " "  -15.653             -31.164 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634579050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.343 processor:inst\|controller:controller\|out_fun\[0\]  " "   -0.343              -0.343 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_clock  " "    0.382               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634579104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634579112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634579121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1920.903 sys_clock  " "   -3.000           -1920.903 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 processor:inst\|controller:controller\|out_fun\[0\]  " "    0.429               0.000 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634579169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634579169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1507634579756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1507634579798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1507634581454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507634581804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507634581931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507634581931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.764 " "Worst-case setup slack is -16.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634581941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634581941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.764          -14752.383 sys_clock  " "  -16.764          -14752.383 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634581941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.220             -28.413 processor:inst\|controller:controller\|out_fun\[0\]  " "  -14.220             -28.413 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634581941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634581941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.316 " "Worst-case hold slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -0.316 processor:inst\|controller:controller\|out_fun\[0\]  " "   -0.316              -0.316 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 sys_clock  " "    0.353               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634582012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634582037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634582047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1920.199 sys_clock  " "   -3.000           -1920.199 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 processor:inst\|controller:controller\|out_fun\[0\]  " "    0.416               0.000 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634582121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634582121 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1507634582694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507634583089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507634583089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.491 " "Worst-case setup slack is -8.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.491           -7474.731 sys_clock  " "   -8.491           -7474.731 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.152             -14.241 processor:inst\|controller:controller\|out_fun\[0\]  " "   -7.152             -14.241 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634583108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.329 " "Worst-case hold slack is -0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329              -0.329 processor:inst\|controller:controller\|out_fun\[0\]  " "   -0.329              -0.329 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 sys_clock  " "    0.018               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634583169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634583233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507634583254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1594.411 sys_clock  " "   -3.000           -1594.411 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 processor:inst\|controller:controller\|out_fun\[0\]  " "    0.288               0.000 processor:inst\|controller:controller\|out_fun\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507634583275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507634583275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1507634584518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1507634584518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.sta.smsg " "Generated suppressed messages file C:/Vinicius/quanta/Hardware/quanta/output_files/quanta.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507634584639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507634584816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 08:23:04 2017 " "Processing ended: Tue Oct 10 08:23:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507634584816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507634584816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507634584816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507634584816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 1 -1 1507634587585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507634587605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 08:23:07 2017 " "Processing started: Tue Oct 10 08:23:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507634587605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507634587605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off quanta -c quanta " "Command: quartus_eda --read_settings_files=off --write_settings_files=off quanta -c quanta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507634587605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "quanta.vo C:/Vinicius/quanta/Hardware/quanta/simulation/qsim// simulation " "Generated file quanta.vo in folder \"C:/Vinicius/quanta/Hardware/quanta/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1507634588982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507634589173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 08:23:09 2017 " "Processing ended: Tue Oct 10 08:23:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507634589173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507634589173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507634589173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507634589173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507634589827 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd " "Source file: C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Alu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1507635476211 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd " "Source file: C:/Vinicius/quanta/Hardware/quanta/src/vhdl/component/Controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1507635476211 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1507635476211 ""}
