<chapter display_name="Schematic Design Of Pass Transistor Logic &amp; Multiplexer">
  <sequential url_name="05050f04f66846939a6430c42ac52df7"/>
  <sequential url_name="9518de745df44715bfd96a5d697494bc"/>
  <sequential url_name="7a176a71c87249db85706fb95183cfe7"/>
  <sequential url_name="7af172437db9487e8a58ee7980994587"/>
  <sequential url_name="64466779769c4e27aefebe3cdcb47210"/>
  <sequential url_name="d6049b868db24c618ccc3f703899617a"/>
  <sequential url_name="13186efa7e434c6e90d31f7dd4b80ff1"/>
  <sequential url_name="863d69fdce6e4410be06312c9ae585c1"/>
  <sequential url_name="54f9eaf4882a4d65bfb19d03df9ecdc5"/>
</chapter>
