                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            clk                                   5.480 (182.482 MHz)  

Setup Slack Path Summary

               Data                                                                                                          Data
       Setup   Path   Source  Dest.                                                                                          End 
Index  Slack   Delay  Clock   Clock                Data Start Pin                               Data End Pin                 Edge
-----  ------  -----  ------  -----  ------------------------------------------  ------------------------------------------  ----
  1    -1.480  4.722  clk     clk    u_kirsch/modgen_counter_o_row/reg_q(7)/clk  u_kirsch/modgen_counter_o_row/reg_q(7)/ena  Rise
  2    -1.457  4.699  clk     clk    u_kirsch/modgen_counter_o_row/reg_q(6)/clk  u_kirsch/modgen_counter_o_row/reg_q(7)/ena  Rise
  3    -1.377  4.619  clk     clk    u_kirsch/modgen_counter_x/reg_q(1)/clk      u_kirsch/modgen_counter_o_row/reg_q(7)/ena  Rise
  4    -1.354  4.596  clk     clk    u_kirsch/modgen_counter_x/reg_q(0)/clk      u_kirsch/modgen_counter_o_row/reg_q(7)/ena  Rise
  5    -1.336  4.578  clk     clk    u_kirsch/modgen_counter_o_row/reg_q(3)/clk  u_kirsch/modgen_counter_o_row/reg_q(7)/ena  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
