#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n8800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9991.in[1] (.names)                                             1.014    14.818
n9991.out[0] (.names)                                            0.261    15.079
n9992.in[2] (.names)                                             1.014    16.093
n9992.out[0] (.names)                                            0.261    16.354
n9995.in[0] (.names)                                             1.014    17.367
n9995.out[0] (.names)                                            0.261    17.628
n10000.in[0] (.names)                                            1.014    18.642
n10000.out[0] (.names)                                           0.261    18.903
n10001.in[0] (.names)                                            1.014    19.917
n10001.out[0] (.names)                                           0.261    20.178
n10002.in[1] (.names)                                            1.014    21.192
n10002.out[0] (.names)                                           0.261    21.453
n10004.in[0] (.names)                                            1.014    22.467
n10004.out[0] (.names)                                           0.261    22.728
n10005.in[0] (.names)                                            1.014    23.742
n10005.out[0] (.names)                                           0.261    24.003
n10006.in[0] (.names)                                            1.014    25.016
n10006.out[0] (.names)                                           0.261    25.277
n9997.in[0] (.names)                                             1.014    26.291
n9997.out[0] (.names)                                            0.261    26.552
n9998.in[0] (.names)                                             1.014    27.566
n9998.out[0] (.names)                                            0.261    27.827
n10007.in[2] (.names)                                            1.014    28.841
n10007.out[0] (.names)                                           0.261    29.102
n10008.in[0] (.names)                                            1.014    30.116
n10008.out[0] (.names)                                           0.261    30.377
n10009.in[1] (.names)                                            1.014    31.390
n10009.out[0] (.names)                                           0.261    31.651
n10010.in[1] (.names)                                            1.014    32.665
n10010.out[0] (.names)                                           0.261    32.926
n9960.in[0] (.names)                                             1.014    33.940
n9960.out[0] (.names)                                            0.261    34.201
n9962.in[1] (.names)                                             1.014    35.215
n9962.out[0] (.names)                                            0.261    35.476
n9971.in[1] (.names)                                             1.014    36.490
n9971.out[0] (.names)                                            0.261    36.751
n9972.in[2] (.names)                                             1.014    37.765
n9972.out[0] (.names)                                            0.261    38.026
n9974.in[0] (.names)                                             1.014    39.039
n9974.out[0] (.names)                                            0.261    39.300
n9976.in[0] (.names)                                             1.014    40.314
n9976.out[0] (.names)                                            0.261    40.575
n9977.in[0] (.names)                                             1.014    41.589
n9977.out[0] (.names)                                            0.261    41.850
n9978.in[0] (.names)                                             1.014    42.864
n9978.out[0] (.names)                                            0.261    43.125
n9979.in[0] (.names)                                             1.014    44.139
n9979.out[0] (.names)                                            0.261    44.400
n9981.in[2] (.names)                                             1.014    45.413
n9981.out[0] (.names)                                            0.261    45.674
n9982.in[0] (.names)                                             1.014    46.688
n9982.out[0] (.names)                                            0.261    46.949
n9423.in[0] (.names)                                             1.014    47.963
n9423.out[0] (.names)                                            0.261    48.224
n9985.in[0] (.names)                                             1.014    49.238
n9985.out[0] (.names)                                            0.261    49.499
n9427.in[1] (.names)                                             1.014    50.513
n9427.out[0] (.names)                                            0.261    50.774
n8799.in[0] (.names)                                             1.014    51.787
n8799.out[0] (.names)                                            0.261    52.048
n8800.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n8790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9884.in[0] (.names)                                             1.014    14.818
n9884.out[0] (.names)                                            0.261    15.079
n9913.in[1] (.names)                                             1.014    16.093
n9913.out[0] (.names)                                            0.261    16.354
n9915.in[0] (.names)                                             1.014    17.367
n9915.out[0] (.names)                                            0.261    17.628
n9916.in[0] (.names)                                             1.014    18.642
n9916.out[0] (.names)                                            0.261    18.903
n9918.in[0] (.names)                                             1.014    19.917
n9918.out[0] (.names)                                            0.261    20.178
n9907.in[1] (.names)                                             1.014    21.192
n9907.out[0] (.names)                                            0.261    21.453
n9908.in[0] (.names)                                             1.014    22.467
n9908.out[0] (.names)                                            0.261    22.728
n9928.in[1] (.names)                                             1.014    23.742
n9928.out[0] (.names)                                            0.261    24.003
n9904.in[0] (.names)                                             1.014    25.016
n9904.out[0] (.names)                                            0.261    25.277
n9872.in[0] (.names)                                             1.014    26.291
n9872.out[0] (.names)                                            0.261    26.552
n10038.in[0] (.names)                                            1.014    27.566
n10038.out[0] (.names)                                           0.261    27.827
n10045.in[0] (.names)                                            1.014    28.841
n10045.out[0] (.names)                                           0.261    29.102
n10040.in[1] (.names)                                            1.014    30.116
n10040.out[0] (.names)                                           0.261    30.377
n10046.in[0] (.names)                                            1.014    31.390
n10046.out[0] (.names)                                           0.261    31.651
n10047.in[0] (.names)                                            1.014    32.665
n10047.out[0] (.names)                                           0.261    32.926
n10041.in[0] (.names)                                            1.014    33.940
n10041.out[0] (.names)                                           0.261    34.201
n10048.in[1] (.names)                                            1.014    35.215
n10048.out[0] (.names)                                           0.261    35.476
n10049.in[0] (.names)                                            1.014    36.490
n10049.out[0] (.names)                                           0.261    36.751
n10042.in[0] (.names)                                            1.014    37.765
n10042.out[0] (.names)                                           0.261    38.026
n8809.in[0] (.names)                                             1.014    39.039
n8809.out[0] (.names)                                            0.261    39.300
n10029.in[0] (.names)                                            1.014    40.314
n10029.out[0] (.names)                                           0.261    40.575
n10050.in[0] (.names)                                            1.014    41.589
n10050.out[0] (.names)                                           0.261    41.850
n10051.in[0] (.names)                                            1.014    42.864
n10051.out[0] (.names)                                           0.261    43.125
n9403.in[0] (.names)                                             1.014    44.139
n9403.out[0] (.names)                                            0.261    44.400
n10052.in[0] (.names)                                            1.014    45.413
n10052.out[0] (.names)                                           0.261    45.674
n10053.in[0] (.names)                                            1.014    46.688
n10053.out[0] (.names)                                           0.261    46.949
n10054.in[0] (.names)                                            1.014    47.963
n10054.out[0] (.names)                                           0.261    48.224
n10055.in[0] (.names)                                            1.014    49.238
n10055.out[0] (.names)                                           0.261    49.499
n9411.in[0] (.names)                                             1.014    50.513
n9411.out[0] (.names)                                            0.261    50.774
n8789.in[1] (.names)                                             1.014    51.787
n8789.out[0] (.names)                                            0.261    52.048
n8790.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8790.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n9096.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8265.in[0] (.names)                                             1.014     4.619
n8265.out[0] (.names)                                            0.261     4.880
n8269.in[2] (.names)                                             1.014     5.894
n8269.out[0] (.names)                                            0.261     6.155
n8273.in[0] (.names)                                             1.014     7.169
n8273.out[0] (.names)                                            0.261     7.430
n8274.in[0] (.names)                                             1.014     8.444
n8274.out[0] (.names)                                            0.261     8.705
n8275.in[0] (.names)                                             1.014     9.719
n8275.out[0] (.names)                                            0.261     9.980
n8271.in[0] (.names)                                             1.014    10.993
n8271.out[0] (.names)                                            0.261    11.254
n8277.in[0] (.names)                                             1.014    12.268
n8277.out[0] (.names)                                            0.261    12.529
n8278.in[0] (.names)                                             1.014    13.543
n8278.out[0] (.names)                                            0.261    13.804
n8279.in[1] (.names)                                             1.014    14.818
n8279.out[0] (.names)                                            0.261    15.079
n8282.in[2] (.names)                                             1.014    16.093
n8282.out[0] (.names)                                            0.261    16.354
n8308.in[0] (.names)                                             1.014    17.367
n8308.out[0] (.names)                                            0.261    17.628
n8309.in[1] (.names)                                             1.014    18.642
n8309.out[0] (.names)                                            0.261    18.903
n8311.in[1] (.names)                                             1.014    19.917
n8311.out[0] (.names)                                            0.261    20.178
n8313.in[0] (.names)                                             1.014    21.192
n8313.out[0] (.names)                                            0.261    21.453
n8321.in[0] (.names)                                             1.014    22.467
n8321.out[0] (.names)                                            0.261    22.728
n8315.in[0] (.names)                                             1.014    23.742
n8315.out[0] (.names)                                            0.261    24.003
n8284.in[0] (.names)                                             1.014    25.016
n8284.out[0] (.names)                                            0.261    25.277
n8339.in[0] (.names)                                             1.014    26.291
n8339.out[0] (.names)                                            0.261    26.552
n8342.in[1] (.names)                                             1.014    27.566
n8342.out[0] (.names)                                            0.261    27.827
n8343.in[0] (.names)                                             1.014    28.841
n8343.out[0] (.names)                                            0.261    29.102
n8345.in[1] (.names)                                             1.014    30.116
n8345.out[0] (.names)                                            0.261    30.377
n8347.in[0] (.names)                                             1.014    31.390
n8347.out[0] (.names)                                            0.261    31.651
n9078.in[0] (.names)                                             1.014    32.665
n9078.out[0] (.names)                                            0.261    32.926
n9079.in[0] (.names)                                             1.014    33.940
n9079.out[0] (.names)                                            0.261    34.201
n9082.in[0] (.names)                                             1.014    35.215
n9082.out[0] (.names)                                            0.261    35.476
n9075.in[0] (.names)                                             1.014    36.490
n9075.out[0] (.names)                                            0.261    36.751
n9080.in[0] (.names)                                             1.014    37.765
n9080.out[0] (.names)                                            0.261    38.026
n9081.in[0] (.names)                                             1.014    39.039
n9081.out[0] (.names)                                            0.261    39.300
n9038.in[3] (.names)                                             1.014    40.314
n9038.out[0] (.names)                                            0.261    40.575
n9085.in[3] (.names)                                             1.014    41.589
n9085.out[0] (.names)                                            0.261    41.850
n9087.in[0] (.names)                                             1.014    42.864
n9087.out[0] (.names)                                            0.261    43.125
n8970.in[1] (.names)                                             1.014    44.139
n8970.out[0] (.names)                                            0.261    44.400
n9097.in[0] (.names)                                             1.014    45.413
n9097.out[0] (.names)                                            0.261    45.674
n9095.in[0] (.names)                                             1.014    46.688
n9095.out[0] (.names)                                            0.261    46.949
n9093.in[0] (.names)                                             1.014    47.963
n9093.out[0] (.names)                                            0.261    48.224
n9094.in[0] (.names)                                             1.014    49.238
n9094.out[0] (.names)                                            0.261    49.499
n111.in[2] (.names)                                              1.014    50.513
n111.out[0] (.names)                                             0.261    50.774
n8803.in[1] (.names)                                             1.014    51.787
n8803.out[0] (.names)                                            0.261    52.048
n9096.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9096.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8804.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8265.in[0] (.names)                                             1.014     4.619
n8265.out[0] (.names)                                            0.261     4.880
n8269.in[2] (.names)                                             1.014     5.894
n8269.out[0] (.names)                                            0.261     6.155
n8273.in[0] (.names)                                             1.014     7.169
n8273.out[0] (.names)                                            0.261     7.430
n8274.in[0] (.names)                                             1.014     8.444
n8274.out[0] (.names)                                            0.261     8.705
n8275.in[0] (.names)                                             1.014     9.719
n8275.out[0] (.names)                                            0.261     9.980
n8271.in[0] (.names)                                             1.014    10.993
n8271.out[0] (.names)                                            0.261    11.254
n8277.in[0] (.names)                                             1.014    12.268
n8277.out[0] (.names)                                            0.261    12.529
n8278.in[0] (.names)                                             1.014    13.543
n8278.out[0] (.names)                                            0.261    13.804
n8279.in[1] (.names)                                             1.014    14.818
n8279.out[0] (.names)                                            0.261    15.079
n8282.in[2] (.names)                                             1.014    16.093
n8282.out[0] (.names)                                            0.261    16.354
n8308.in[0] (.names)                                             1.014    17.367
n8308.out[0] (.names)                                            0.261    17.628
n8309.in[1] (.names)                                             1.014    18.642
n8309.out[0] (.names)                                            0.261    18.903
n8311.in[1] (.names)                                             1.014    19.917
n8311.out[0] (.names)                                            0.261    20.178
n8313.in[0] (.names)                                             1.014    21.192
n8313.out[0] (.names)                                            0.261    21.453
n8321.in[0] (.names)                                             1.014    22.467
n8321.out[0] (.names)                                            0.261    22.728
n8315.in[0] (.names)                                             1.014    23.742
n8315.out[0] (.names)                                            0.261    24.003
n8284.in[0] (.names)                                             1.014    25.016
n8284.out[0] (.names)                                            0.261    25.277
n8339.in[0] (.names)                                             1.014    26.291
n8339.out[0] (.names)                                            0.261    26.552
n8342.in[1] (.names)                                             1.014    27.566
n8342.out[0] (.names)                                            0.261    27.827
n8343.in[0] (.names)                                             1.014    28.841
n8343.out[0] (.names)                                            0.261    29.102
n8345.in[1] (.names)                                             1.014    30.116
n8345.out[0] (.names)                                            0.261    30.377
n8347.in[0] (.names)                                             1.014    31.390
n8347.out[0] (.names)                                            0.261    31.651
n9078.in[0] (.names)                                             1.014    32.665
n9078.out[0] (.names)                                            0.261    32.926
n9079.in[0] (.names)                                             1.014    33.940
n9079.out[0] (.names)                                            0.261    34.201
n9082.in[0] (.names)                                             1.014    35.215
n9082.out[0] (.names)                                            0.261    35.476
n9075.in[0] (.names)                                             1.014    36.490
n9075.out[0] (.names)                                            0.261    36.751
n9080.in[0] (.names)                                             1.014    37.765
n9080.out[0] (.names)                                            0.261    38.026
n9081.in[0] (.names)                                             1.014    39.039
n9081.out[0] (.names)                                            0.261    39.300
n9038.in[3] (.names)                                             1.014    40.314
n9038.out[0] (.names)                                            0.261    40.575
n9085.in[3] (.names)                                             1.014    41.589
n9085.out[0] (.names)                                            0.261    41.850
n9087.in[0] (.names)                                             1.014    42.864
n9087.out[0] (.names)                                            0.261    43.125
n8970.in[1] (.names)                                             1.014    44.139
n8970.out[0] (.names)                                            0.261    44.400
n9097.in[0] (.names)                                             1.014    45.413
n9097.out[0] (.names)                                            0.261    45.674
n9095.in[0] (.names)                                             1.014    46.688
n9095.out[0] (.names)                                            0.261    46.949
n9093.in[0] (.names)                                             1.014    47.963
n9093.out[0] (.names)                                            0.261    48.224
n9094.in[0] (.names)                                             1.014    49.238
n9094.out[0] (.names)                                            0.261    49.499
n111.in[2] (.names)                                              1.014    50.513
n111.out[0] (.names)                                             0.261    50.774
n8803.in[1] (.names)                                             1.014    51.787
n8803.out[0] (.names)                                            0.261    52.048
n8804.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8804.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n191.Q[0] (.latch clocked by pclk)
Endpoint  : n1611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n191.clk[0] (.latch)                                             1.014     1.014
n191.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2279.in[0] (.names)                                             1.014     2.070
n2279.out[0] (.names)                                            0.261     2.331
n2282.in[1] (.names)                                             1.014     3.344
n2282.out[0] (.names)                                            0.261     3.605
n2280.in[0] (.names)                                             1.014     4.619
n2280.out[0] (.names)                                            0.261     4.880
n2284.in[0] (.names)                                             1.014     5.894
n2284.out[0] (.names)                                            0.261     6.155
n2197.in[0] (.names)                                             1.014     7.169
n2197.out[0] (.names)                                            0.261     7.430
n2198.in[0] (.names)                                             1.014     8.444
n2198.out[0] (.names)                                            0.261     8.705
n2183.in[3] (.names)                                             1.014     9.719
n2183.out[0] (.names)                                            0.261     9.980
n2174.in[1] (.names)                                             1.014    10.993
n2174.out[0] (.names)                                            0.261    11.254
n2275.in[0] (.names)                                             1.014    12.268
n2275.out[0] (.names)                                            0.261    12.529
n2261.in[1] (.names)                                             1.014    13.543
n2261.out[0] (.names)                                            0.261    13.804
n2228.in[2] (.names)                                             1.014    14.818
n2228.out[0] (.names)                                            0.261    15.079
n2217.in[2] (.names)                                             1.014    16.093
n2217.out[0] (.names)                                            0.261    16.354
n2218.in[3] (.names)                                             1.014    17.367
n2218.out[0] (.names)                                            0.261    17.628
n2220.in[0] (.names)                                             1.014    18.642
n2220.out[0] (.names)                                            0.261    18.903
n2222.in[1] (.names)                                             1.014    19.917
n2222.out[0] (.names)                                            0.261    20.178
n2224.in[0] (.names)                                             1.014    21.192
n2224.out[0] (.names)                                            0.261    21.453
n2225.in[0] (.names)                                             1.014    22.467
n2225.out[0] (.names)                                            0.261    22.728
n2226.in[0] (.names)                                             1.014    23.742
n2226.out[0] (.names)                                            0.261    24.003
n2227.in[0] (.names)                                             1.014    25.016
n2227.out[0] (.names)                                            0.261    25.277
n2238.in[1] (.names)                                             1.014    26.291
n2238.out[0] (.names)                                            0.261    26.552
n2239.in[0] (.names)                                             1.014    27.566
n2239.out[0] (.names)                                            0.261    27.827
n2240.in[0] (.names)                                             1.014    28.841
n2240.out[0] (.names)                                            0.261    29.102
n2241.in[1] (.names)                                             1.014    30.116
n2241.out[0] (.names)                                            0.261    30.377
n2242.in[2] (.names)                                             1.014    31.390
n2242.out[0] (.names)                                            0.261    31.651
n2243.in[2] (.names)                                             1.014    32.665
n2243.out[0] (.names)                                            0.261    32.926
n2244.in[1] (.names)                                             1.014    33.940
n2244.out[0] (.names)                                            0.261    34.201
n2245.in[0] (.names)                                             1.014    35.215
n2245.out[0] (.names)                                            0.261    35.476
n2246.in[0] (.names)                                             1.014    36.490
n2246.out[0] (.names)                                            0.261    36.751
n2252.in[0] (.names)                                             1.014    37.765
n2252.out[0] (.names)                                            0.261    38.026
n1615.in[1] (.names)                                             1.014    39.039
n1615.out[0] (.names)                                            0.261    39.300
n2254.in[1] (.names)                                             1.014    40.314
n2254.out[0] (.names)                                            0.261    40.575
n2255.in[0] (.names)                                             1.014    41.589
n2255.out[0] (.names)                                            0.261    41.850
n2256.in[0] (.names)                                             1.014    42.864
n2256.out[0] (.names)                                            0.261    43.125
n2257.in[1] (.names)                                             1.014    44.139
n2257.out[0] (.names)                                            0.261    44.400
n2259.in[1] (.names)                                             1.014    45.413
n2259.out[0] (.names)                                            0.261    45.674
n211.in[1] (.names)                                              1.014    46.688
n211.out[0] (.names)                                             0.261    46.949
n2303.in[0] (.names)                                             1.014    47.963
n2303.out[0] (.names)                                            0.261    48.224
n2304.in[0] (.names)                                             1.014    49.238
n2304.out[0] (.names)                                            0.261    49.499
n2300.in[0] (.names)                                             1.014    50.513
n2300.out[0] (.names)                                            0.261    50.774
n1610.in[0] (.names)                                             1.014    51.787
n1610.out[0] (.names)                                            0.261    52.048
n1611.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1611.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n736.Q[0] (.latch clocked by pclk)
Endpoint  : n260.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n736.clk[0] (.latch)                                             1.014     1.014
n736.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n737.in[0] (.names)                                              1.014     2.070
n737.out[0] (.names)                                             0.261     2.331
n738.in[0] (.names)                                              1.014     3.344
n738.out[0] (.names)                                             0.261     3.605
n734.in[1] (.names)                                              1.014     4.619
n734.out[0] (.names)                                             0.261     4.880
n739.in[0] (.names)                                              1.014     5.894
n739.out[0] (.names)                                             0.261     6.155
n703.in[0] (.names)                                              1.014     7.169
n703.out[0] (.names)                                             0.261     7.430
n659.in[0] (.names)                                              1.014     8.444
n659.out[0] (.names)                                             0.261     8.705
n694.in[1] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n695.in[0] (.names)                                              1.014    10.993
n695.out[0] (.names)                                             0.261    11.254
n697.in[0] (.names)                                              1.014    12.268
n697.out[0] (.names)                                             0.261    12.529
n698.in[1] (.names)                                              1.014    13.543
n698.out[0] (.names)                                             0.261    13.804
n699.in[0] (.names)                                              1.014    14.818
n699.out[0] (.names)                                             0.261    15.079
n700.in[0] (.names)                                              1.014    16.093
n700.out[0] (.names)                                             0.261    16.354
n701.in[0] (.names)                                              1.014    17.367
n701.out[0] (.names)                                             0.261    17.628
n707.in[1] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n711.in[1] (.names)                                              1.014    19.917
n711.out[0] (.names)                                             0.261    20.178
n712.in[0] (.names)                                              1.014    21.192
n712.out[0] (.names)                                             0.261    21.453
n713.in[0] (.names)                                              1.014    22.467
n713.out[0] (.names)                                             0.261    22.728
n708.in[0] (.names)                                              1.014    23.742
n708.out[0] (.names)                                             0.261    24.003
n709.in[0] (.names)                                              1.014    25.016
n709.out[0] (.names)                                             0.261    25.277
n710.in[1] (.names)                                              1.014    26.291
n710.out[0] (.names)                                             0.261    26.552
n715.in[2] (.names)                                              1.014    27.566
n715.out[0] (.names)                                             0.261    27.827
n716.in[0] (.names)                                              1.014    28.841
n716.out[0] (.names)                                             0.261    29.102
n717.in[0] (.names)                                              1.014    30.116
n717.out[0] (.names)                                             0.261    30.377
n718.in[2] (.names)                                              1.014    31.390
n718.out[0] (.names)                                             0.261    31.651
n720.in[1] (.names)                                              1.014    32.665
n720.out[0] (.names)                                             0.261    32.926
n721.in[1] (.names)                                              1.014    33.940
n721.out[0] (.names)                                             0.261    34.201
n723.in[0] (.names)                                              1.014    35.215
n723.out[0] (.names)                                             0.261    35.476
n1187.in[2] (.names)                                             1.014    36.490
n1187.out[0] (.names)                                            0.261    36.751
n1188.in[2] (.names)                                             1.014    37.765
n1188.out[0] (.names)                                            0.261    38.026
n1189.in[0] (.names)                                             1.014    39.039
n1189.out[0] (.names)                                            0.261    39.300
n1190.in[2] (.names)                                             1.014    40.314
n1190.out[0] (.names)                                            0.261    40.575
n1191.in[0] (.names)                                             1.014    41.589
n1191.out[0] (.names)                                            0.261    41.850
n1192.in[0] (.names)                                             1.014    42.864
n1192.out[0] (.names)                                            0.261    43.125
n1194.in[3] (.names)                                             1.014    44.139
n1194.out[0] (.names)                                            0.261    44.400
n1197.in[1] (.names)                                             1.014    45.413
n1197.out[0] (.names)                                            0.261    45.674
n257.in[0] (.names)                                              1.014    46.688
n257.out[0] (.names)                                             0.261    46.949
n1198.in[2] (.names)                                             1.014    47.963
n1198.out[0] (.names)                                            0.261    48.224
n1199.in[0] (.names)                                             1.014    49.238
n1199.out[0] (.names)                                            0.261    49.499
n232.in[1] (.names)                                              1.014    50.513
n232.out[0] (.names)                                             0.261    50.774
n259.in[0] (.names)                                              1.014    51.787
n259.out[0] (.names)                                             0.261    52.048
n260.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n260.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : out:n111.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8265.in[0] (.names)                                             1.014     4.619
n8265.out[0] (.names)                                            0.261     4.880
n8269.in[2] (.names)                                             1.014     5.894
n8269.out[0] (.names)                                            0.261     6.155
n8273.in[0] (.names)                                             1.014     7.169
n8273.out[0] (.names)                                            0.261     7.430
n8274.in[0] (.names)                                             1.014     8.444
n8274.out[0] (.names)                                            0.261     8.705
n8275.in[0] (.names)                                             1.014     9.719
n8275.out[0] (.names)                                            0.261     9.980
n8271.in[0] (.names)                                             1.014    10.993
n8271.out[0] (.names)                                            0.261    11.254
n8277.in[0] (.names)                                             1.014    12.268
n8277.out[0] (.names)                                            0.261    12.529
n8278.in[0] (.names)                                             1.014    13.543
n8278.out[0] (.names)                                            0.261    13.804
n8279.in[1] (.names)                                             1.014    14.818
n8279.out[0] (.names)                                            0.261    15.079
n8282.in[2] (.names)                                             1.014    16.093
n8282.out[0] (.names)                                            0.261    16.354
n8308.in[0] (.names)                                             1.014    17.367
n8308.out[0] (.names)                                            0.261    17.628
n8309.in[1] (.names)                                             1.014    18.642
n8309.out[0] (.names)                                            0.261    18.903
n8311.in[1] (.names)                                             1.014    19.917
n8311.out[0] (.names)                                            0.261    20.178
n8313.in[0] (.names)                                             1.014    21.192
n8313.out[0] (.names)                                            0.261    21.453
n8321.in[0] (.names)                                             1.014    22.467
n8321.out[0] (.names)                                            0.261    22.728
n8315.in[0] (.names)                                             1.014    23.742
n8315.out[0] (.names)                                            0.261    24.003
n8284.in[0] (.names)                                             1.014    25.016
n8284.out[0] (.names)                                            0.261    25.277
n8339.in[0] (.names)                                             1.014    26.291
n8339.out[0] (.names)                                            0.261    26.552
n8342.in[1] (.names)                                             1.014    27.566
n8342.out[0] (.names)                                            0.261    27.827
n8343.in[0] (.names)                                             1.014    28.841
n8343.out[0] (.names)                                            0.261    29.102
n8345.in[1] (.names)                                             1.014    30.116
n8345.out[0] (.names)                                            0.261    30.377
n8347.in[0] (.names)                                             1.014    31.390
n8347.out[0] (.names)                                            0.261    31.651
n9078.in[0] (.names)                                             1.014    32.665
n9078.out[0] (.names)                                            0.261    32.926
n9079.in[0] (.names)                                             1.014    33.940
n9079.out[0] (.names)                                            0.261    34.201
n9082.in[0] (.names)                                             1.014    35.215
n9082.out[0] (.names)                                            0.261    35.476
n9075.in[0] (.names)                                             1.014    36.490
n9075.out[0] (.names)                                            0.261    36.751
n9080.in[0] (.names)                                             1.014    37.765
n9080.out[0] (.names)                                            0.261    38.026
n9081.in[0] (.names)                                             1.014    39.039
n9081.out[0] (.names)                                            0.261    39.300
n9038.in[3] (.names)                                             1.014    40.314
n9038.out[0] (.names)                                            0.261    40.575
n9085.in[3] (.names)                                             1.014    41.589
n9085.out[0] (.names)                                            0.261    41.850
n9087.in[0] (.names)                                             1.014    42.864
n9087.out[0] (.names)                                            0.261    43.125
n8970.in[1] (.names)                                             1.014    44.139
n8970.out[0] (.names)                                            0.261    44.400
n9097.in[0] (.names)                                             1.014    45.413
n9097.out[0] (.names)                                            0.261    45.674
n9095.in[0] (.names)                                             1.014    46.688
n9095.out[0] (.names)                                            0.261    46.949
n9093.in[0] (.names)                                             1.014    47.963
n9093.out[0] (.names)                                            0.261    48.224
n9094.in[0] (.names)                                             1.014    49.238
n9094.out[0] (.names)                                            0.261    49.499
n111.in[2] (.names)                                              1.014    50.513
n111.out[0] (.names)                                             0.261    50.774
out:n111.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 8
Startpoint: n3967.Q[0] (.latch clocked by pclk)
Endpoint  : n3403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3967.clk[0] (.latch)                                            1.014     1.014
n3967.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3974.in[0] (.names)                                             1.014     2.070
n3974.out[0] (.names)                                            0.261     2.331
n3975.in[0] (.names)                                             1.014     3.344
n3975.out[0] (.names)                                            0.261     3.605
n3978.in[0] (.names)                                             1.014     4.619
n3978.out[0] (.names)                                            0.261     4.880
n3979.in[0] (.names)                                             1.014     5.894
n3979.out[0] (.names)                                            0.261     6.155
n3980.in[1] (.names)                                             1.014     7.169
n3980.out[0] (.names)                                            0.261     7.430
n3981.in[1] (.names)                                             1.014     8.444
n3981.out[0] (.names)                                            0.261     8.705
n3982.in[0] (.names)                                             1.014     9.719
n3982.out[0] (.names)                                            0.261     9.980
n3983.in[0] (.names)                                             1.014    10.993
n3983.out[0] (.names)                                            0.261    11.254
n3984.in[1] (.names)                                             1.014    12.268
n3984.out[0] (.names)                                            0.261    12.529
n4551.in[0] (.names)                                             1.014    13.543
n4551.out[0] (.names)                                            0.261    13.804
n4552.in[1] (.names)                                             1.014    14.818
n4552.out[0] (.names)                                            0.261    15.079
n4554.in[0] (.names)                                             1.014    16.093
n4554.out[0] (.names)                                            0.261    16.354
n4555.in[0] (.names)                                             1.014    17.367
n4555.out[0] (.names)                                            0.261    17.628
n4556.in[1] (.names)                                             1.014    18.642
n4556.out[0] (.names)                                            0.261    18.903
n4557.in[0] (.names)                                             1.014    19.917
n4557.out[0] (.names)                                            0.261    20.178
n4558.in[0] (.names)                                             1.014    21.192
n4558.out[0] (.names)                                            0.261    21.453
n4559.in[0] (.names)                                             1.014    22.467
n4559.out[0] (.names)                                            0.261    22.728
n4507.in[1] (.names)                                             1.014    23.742
n4507.out[0] (.names)                                            0.261    24.003
n4510.in[3] (.names)                                             1.014    25.016
n4510.out[0] (.names)                                            0.261    25.277
n4506.in[0] (.names)                                             1.014    26.291
n4506.out[0] (.names)                                            0.261    26.552
n4509.in[0] (.names)                                             1.014    27.566
n4509.out[0] (.names)                                            0.261    27.827
n4516.in[0] (.names)                                             1.014    28.841
n4516.out[0] (.names)                                            0.261    29.102
n4517.in[0] (.names)                                             1.014    30.116
n4517.out[0] (.names)                                            0.261    30.377
n4518.in[2] (.names)                                             1.014    31.390
n4518.out[0] (.names)                                            0.261    31.651
n4520.in[0] (.names)                                             1.014    32.665
n4520.out[0] (.names)                                            0.261    32.926
n4521.in[0] (.names)                                             1.014    33.940
n4521.out[0] (.names)                                            0.261    34.201
n4522.in[0] (.names)                                             1.014    35.215
n4522.out[0] (.names)                                            0.261    35.476
n4523.in[0] (.names)                                             1.014    36.490
n4523.out[0] (.names)                                            0.261    36.751
n4526.in[0] (.names)                                             1.014    37.765
n4526.out[0] (.names)                                            0.261    38.026
n4524.in[0] (.names)                                             1.014    39.039
n4524.out[0] (.names)                                            0.261    39.300
n4525.in[0] (.names)                                             1.014    40.314
n4525.out[0] (.names)                                            0.261    40.575
n3394.in[0] (.names)                                             1.014    41.589
n3394.out[0] (.names)                                            0.261    41.850
n4528.in[1] (.names)                                             1.014    42.864
n4528.out[0] (.names)                                            0.261    43.125
n4538.in[1] (.names)                                             1.014    44.139
n4538.out[0] (.names)                                            0.261    44.400
n4541.in[0] (.names)                                             1.014    45.413
n4541.out[0] (.names)                                            0.261    45.674
n4542.in[1] (.names)                                             1.014    46.688
n4542.out[0] (.names)                                            0.261    46.949
n4543.in[0] (.names)                                             1.014    47.963
n4543.out[0] (.names)                                            0.261    48.224
n4544.in[0] (.names)                                             1.014    49.238
n4544.out[0] (.names)                                            0.261    49.499
n3402.in[1] (.names)                                             1.014    50.513
n3402.out[0] (.names)                                            0.261    50.774
n3403.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n2381.Q[0] (.latch clocked by pclk)
Endpoint  : n2395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2381.clk[0] (.latch)                                            1.014     1.014
n2381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2402.in[0] (.names)                                             1.014     2.070
n2402.out[0] (.names)                                            0.261     2.331
n2403.in[1] (.names)                                             1.014     3.344
n2403.out[0] (.names)                                            0.261     3.605
n2405.in[2] (.names)                                             1.014     4.619
n2405.out[0] (.names)                                            0.261     4.880
n2406.in[1] (.names)                                             1.014     5.894
n2406.out[0] (.names)                                            0.261     6.155
n2408.in[1] (.names)                                             1.014     7.169
n2408.out[0] (.names)                                            0.261     7.430
n2409.in[0] (.names)                                             1.014     8.444
n2409.out[0] (.names)                                            0.261     8.705
n2411.in[2] (.names)                                             1.014     9.719
n2411.out[0] (.names)                                            0.261     9.980
n2412.in[0] (.names)                                             1.014    10.993
n2412.out[0] (.names)                                            0.261    11.254
n2417.in[2] (.names)                                             1.014    12.268
n2417.out[0] (.names)                                            0.261    12.529
n2418.in[0] (.names)                                             1.014    13.543
n2418.out[0] (.names)                                            0.261    13.804
n2419.in[0] (.names)                                             1.014    14.818
n2419.out[0] (.names)                                            0.261    15.079
n2420.in[0] (.names)                                             1.014    16.093
n2420.out[0] (.names)                                            0.261    16.354
n2422.in[0] (.names)                                             1.014    17.367
n2422.out[0] (.names)                                            0.261    17.628
n2624.in[0] (.names)                                             1.014    18.642
n2624.out[0] (.names)                                            0.261    18.903
n2637.in[0] (.names)                                             1.014    19.917
n2637.out[0] (.names)                                            0.261    20.178
n2634.in[0] (.names)                                             1.014    21.192
n2634.out[0] (.names)                                            0.261    21.453
n2635.in[0] (.names)                                             1.014    22.467
n2635.out[0] (.names)                                            0.261    22.728
n2640.in[0] (.names)                                             1.014    23.742
n2640.out[0] (.names)                                            0.261    24.003
n2641.in[0] (.names)                                             1.014    25.016
n2641.out[0] (.names)                                            0.261    25.277
n2643.in[0] (.names)                                             1.014    26.291
n2643.out[0] (.names)                                            0.261    26.552
n2657.in[1] (.names)                                             1.014    27.566
n2657.out[0] (.names)                                            0.261    27.827
n2660.in[1] (.names)                                             1.014    28.841
n2660.out[0] (.names)                                            0.261    29.102
n2661.in[0] (.names)                                             1.014    30.116
n2661.out[0] (.names)                                            0.261    30.377
n2663.in[0] (.names)                                             1.014    31.390
n2663.out[0] (.names)                                            0.261    31.651
n2664.in[0] (.names)                                             1.014    32.665
n2664.out[0] (.names)                                            0.261    32.926
n2695.in[2] (.names)                                             1.014    33.940
n2695.out[0] (.names)                                            0.261    34.201
n2770.in[1] (.names)                                             1.014    35.215
n2770.out[0] (.names)                                            0.261    35.476
n2771.in[2] (.names)                                             1.014    36.490
n2771.out[0] (.names)                                            0.261    36.751
n2772.in[1] (.names)                                             1.014    37.765
n2772.out[0] (.names)                                            0.261    38.026
n2774.in[1] (.names)                                             1.014    39.039
n2774.out[0] (.names)                                            0.261    39.300
n2775.in[0] (.names)                                             1.014    40.314
n2775.out[0] (.names)                                            0.261    40.575
n2759.in[0] (.names)                                             1.014    41.589
n2759.out[0] (.names)                                            0.261    41.850
n2760.in[1] (.names)                                             1.014    42.864
n2760.out[0] (.names)                                            0.261    43.125
n2766.in[0] (.names)                                             1.014    44.139
n2766.out[0] (.names)                                            0.261    44.400
n2767.in[0] (.names)                                             1.014    45.413
n2767.out[0] (.names)                                            0.261    45.674
n2764.in[1] (.names)                                             1.014    46.688
n2764.out[0] (.names)                                            0.261    46.949
n2765.in[1] (.names)                                             1.014    47.963
n2765.out[0] (.names)                                            0.261    48.224
n2384.in[2] (.names)                                             1.014    49.238
n2384.out[0] (.names)                                            0.261    49.499
n2394.in[1] (.names)                                             1.014    50.513
n2394.out[0] (.names)                                            0.261    50.774
n2395.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2395.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n3967.Q[0] (.latch clocked by pclk)
Endpoint  : n4546.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3967.clk[0] (.latch)                                            1.014     1.014
n3967.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3974.in[0] (.names)                                             1.014     2.070
n3974.out[0] (.names)                                            0.261     2.331
n3975.in[0] (.names)                                             1.014     3.344
n3975.out[0] (.names)                                            0.261     3.605
n3978.in[0] (.names)                                             1.014     4.619
n3978.out[0] (.names)                                            0.261     4.880
n3979.in[0] (.names)                                             1.014     5.894
n3979.out[0] (.names)                                            0.261     6.155
n3980.in[1] (.names)                                             1.014     7.169
n3980.out[0] (.names)                                            0.261     7.430
n3981.in[1] (.names)                                             1.014     8.444
n3981.out[0] (.names)                                            0.261     8.705
n3982.in[0] (.names)                                             1.014     9.719
n3982.out[0] (.names)                                            0.261     9.980
n3983.in[0] (.names)                                             1.014    10.993
n3983.out[0] (.names)                                            0.261    11.254
n3984.in[1] (.names)                                             1.014    12.268
n3984.out[0] (.names)                                            0.261    12.529
n4551.in[0] (.names)                                             1.014    13.543
n4551.out[0] (.names)                                            0.261    13.804
n4552.in[1] (.names)                                             1.014    14.818
n4552.out[0] (.names)                                            0.261    15.079
n4554.in[0] (.names)                                             1.014    16.093
n4554.out[0] (.names)                                            0.261    16.354
n4555.in[0] (.names)                                             1.014    17.367
n4555.out[0] (.names)                                            0.261    17.628
n4556.in[1] (.names)                                             1.014    18.642
n4556.out[0] (.names)                                            0.261    18.903
n4557.in[0] (.names)                                             1.014    19.917
n4557.out[0] (.names)                                            0.261    20.178
n4558.in[0] (.names)                                             1.014    21.192
n4558.out[0] (.names)                                            0.261    21.453
n4559.in[0] (.names)                                             1.014    22.467
n4559.out[0] (.names)                                            0.261    22.728
n4507.in[1] (.names)                                             1.014    23.742
n4507.out[0] (.names)                                            0.261    24.003
n4510.in[3] (.names)                                             1.014    25.016
n4510.out[0] (.names)                                            0.261    25.277
n4506.in[0] (.names)                                             1.014    26.291
n4506.out[0] (.names)                                            0.261    26.552
n4509.in[0] (.names)                                             1.014    27.566
n4509.out[0] (.names)                                            0.261    27.827
n4516.in[0] (.names)                                             1.014    28.841
n4516.out[0] (.names)                                            0.261    29.102
n4517.in[0] (.names)                                             1.014    30.116
n4517.out[0] (.names)                                            0.261    30.377
n4518.in[2] (.names)                                             1.014    31.390
n4518.out[0] (.names)                                            0.261    31.651
n4520.in[0] (.names)                                             1.014    32.665
n4520.out[0] (.names)                                            0.261    32.926
n4521.in[0] (.names)                                             1.014    33.940
n4521.out[0] (.names)                                            0.261    34.201
n4522.in[0] (.names)                                             1.014    35.215
n4522.out[0] (.names)                                            0.261    35.476
n4523.in[0] (.names)                                             1.014    36.490
n4523.out[0] (.names)                                            0.261    36.751
n4526.in[0] (.names)                                             1.014    37.765
n4526.out[0] (.names)                                            0.261    38.026
n4524.in[0] (.names)                                             1.014    39.039
n4524.out[0] (.names)                                            0.261    39.300
n4525.in[0] (.names)                                             1.014    40.314
n4525.out[0] (.names)                                            0.261    40.575
n3394.in[0] (.names)                                             1.014    41.589
n3394.out[0] (.names)                                            0.261    41.850
n4528.in[1] (.names)                                             1.014    42.864
n4528.out[0] (.names)                                            0.261    43.125
n4538.in[1] (.names)                                             1.014    44.139
n4538.out[0] (.names)                                            0.261    44.400
n4541.in[0] (.names)                                             1.014    45.413
n4541.out[0] (.names)                                            0.261    45.674
n4542.in[1] (.names)                                             1.014    46.688
n4542.out[0] (.names)                                            0.261    46.949
n4543.in[0] (.names)                                             1.014    47.963
n4543.out[0] (.names)                                            0.261    48.224
n4544.in[0] (.names)                                             1.014    49.238
n4544.out[0] (.names)                                            0.261    49.499
n4545.in[0] (.names)                                             1.014    50.513
n4545.out[0] (.names)                                            0.261    50.774
n4546.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4546.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n3720.Q[0] (.latch clocked by pclk)
Endpoint  : n3705.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3720.clk[0] (.latch)                                            1.014     1.014
n3720.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3779.in[0] (.names)                                             1.014     2.070
n3779.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n3819.in[1] (.names)                                             1.014     4.619
n3819.out[0] (.names)                                            0.261     4.880
n3820.in[0] (.names)                                             1.014     5.894
n3820.out[0] (.names)                                            0.261     6.155
n3821.in[0] (.names)                                             1.014     7.169
n3821.out[0] (.names)                                            0.261     7.430
n3822.in[0] (.names)                                             1.014     8.444
n3822.out[0] (.names)                                            0.261     8.705
n3823.in[1] (.names)                                             1.014     9.719
n3823.out[0] (.names)                                            0.261     9.980
n3825.in[1] (.names)                                             1.014    10.993
n3825.out[0] (.names)                                            0.261    11.254
n3826.in[1] (.names)                                             1.014    12.268
n3826.out[0] (.names)                                            0.261    12.529
n3814.in[0] (.names)                                             1.014    13.543
n3814.out[0] (.names)                                            0.261    13.804
n3815.in[0] (.names)                                             1.014    14.818
n3815.out[0] (.names)                                            0.261    15.079
n3828.in[1] (.names)                                             1.014    16.093
n3828.out[0] (.names)                                            0.261    16.354
n3780.in[1] (.names)                                             1.014    17.367
n3780.out[0] (.names)                                            0.261    17.628
n3781.in[0] (.names)                                             1.014    18.642
n3781.out[0] (.names)                                            0.261    18.903
n4046.in[0] (.names)                                             1.014    19.917
n4046.out[0] (.names)                                            0.261    20.178
n4047.in[0] (.names)                                             1.014    21.192
n4047.out[0] (.names)                                            0.261    21.453
n4048.in[0] (.names)                                             1.014    22.467
n4048.out[0] (.names)                                            0.261    22.728
n4051.in[2] (.names)                                             1.014    23.742
n4051.out[0] (.names)                                            0.261    24.003
n4052.in[1] (.names)                                             1.014    25.016
n4052.out[0] (.names)                                            0.261    25.277
n4053.in[0] (.names)                                             1.014    26.291
n4053.out[0] (.names)                                            0.261    26.552
n4041.in[1] (.names)                                             1.014    27.566
n4041.out[0] (.names)                                            0.261    27.827
n4071.in[1] (.names)                                             1.014    28.841
n4071.out[0] (.names)                                            0.261    29.102
n4085.in[1] (.names)                                             1.014    30.116
n4085.out[0] (.names)                                            0.261    30.377
n4086.in[2] (.names)                                             1.014    31.390
n4086.out[0] (.names)                                            0.261    31.651
n4087.in[0] (.names)                                             1.014    32.665
n4087.out[0] (.names)                                            0.261    32.926
n4082.in[0] (.names)                                             1.014    33.940
n4082.out[0] (.names)                                            0.261    34.201
n4083.in[0] (.names)                                             1.014    35.215
n4083.out[0] (.names)                                            0.261    35.476
n4088.in[0] (.names)                                             1.014    36.490
n4088.out[0] (.names)                                            0.261    36.751
n4091.in[3] (.names)                                             1.014    37.765
n4091.out[0] (.names)                                            0.261    38.026
n4092.in[0] (.names)                                             1.014    39.039
n4092.out[0] (.names)                                            0.261    39.300
n4093.in[0] (.names)                                             1.014    40.314
n4093.out[0] (.names)                                            0.261    40.575
n3408.in[0] (.names)                                             1.014    41.589
n3408.out[0] (.names)                                            0.261    41.850
n4095.in[2] (.names)                                             1.014    42.864
n4095.out[0] (.names)                                            0.261    43.125
n4096.in[2] (.names)                                             1.014    44.139
n4096.out[0] (.names)                                            0.261    44.400
n4097.in[1] (.names)                                             1.014    45.413
n4097.out[0] (.names)                                            0.261    45.674
n4098.in[0] (.names)                                             1.014    46.688
n4098.out[0] (.names)                                            0.261    46.949
n4099.in[0] (.names)                                             1.014    47.963
n4099.out[0] (.names)                                            0.261    48.224
n3694.in[1] (.names)                                             1.014    49.238
n3694.out[0] (.names)                                            0.261    49.499
n3704.in[0] (.names)                                             1.014    50.513
n3704.out[0] (.names)                                            0.261    50.774
n3705.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3705.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n2401.Q[0] (.latch clocked by pclk)
Endpoint  : n2377.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2401.clk[0] (.latch)                                            1.014     1.014
n2401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2818.in[0] (.names)                                             1.014     2.070
n2818.out[0] (.names)                                            0.261     2.331
n2819.in[0] (.names)                                             1.014     3.344
n2819.out[0] (.names)                                            0.261     3.605
n2590.in[0] (.names)                                             1.014     4.619
n2590.out[0] (.names)                                            0.261     4.880
n2820.in[0] (.names)                                             1.014     5.894
n2820.out[0] (.names)                                            0.261     6.155
n2821.in[3] (.names)                                             1.014     7.169
n2821.out[0] (.names)                                            0.261     7.430
n2822.in[1] (.names)                                             1.014     8.444
n2822.out[0] (.names)                                            0.261     8.705
n2538.in[1] (.names)                                             1.014     9.719
n2538.out[0] (.names)                                            0.261     9.980
n2424.in[0] (.names)                                             1.014    10.993
n2424.out[0] (.names)                                            0.261    11.254
n2428.in[0] (.names)                                             1.014    12.268
n2428.out[0] (.names)                                            0.261    12.529
n2423.in[0] (.names)                                             1.014    13.543
n2423.out[0] (.names)                                            0.261    13.804
n2429.in[1] (.names)                                             1.014    14.818
n2429.out[0] (.names)                                            0.261    15.079
n2430.in[0] (.names)                                             1.014    16.093
n2430.out[0] (.names)                                            0.261    16.354
n2433.in[2] (.names)                                             1.014    17.367
n2433.out[0] (.names)                                            0.261    17.628
n2434.in[1] (.names)                                             1.014    18.642
n2434.out[0] (.names)                                            0.261    18.903
n2435.in[1] (.names)                                             1.014    19.917
n2435.out[0] (.names)                                            0.261    20.178
n2502.in[1] (.names)                                             1.014    21.192
n2502.out[0] (.names)                                            0.261    21.453
n2503.in[1] (.names)                                             1.014    22.467
n2503.out[0] (.names)                                            0.261    22.728
n2504.in[0] (.names)                                             1.014    23.742
n2504.out[0] (.names)                                            0.261    24.003
n2506.in[0] (.names)                                             1.014    25.016
n2506.out[0] (.names)                                            0.261    25.277
n2507.in[0] (.names)                                             1.014    26.291
n2507.out[0] (.names)                                            0.261    26.552
n2509.in[1] (.names)                                             1.014    27.566
n2509.out[0] (.names)                                            0.261    27.827
n2512.in[2] (.names)                                             1.014    28.841
n2512.out[0] (.names)                                            0.261    29.102
n2510.in[1] (.names)                                             1.014    30.116
n2510.out[0] (.names)                                            0.261    30.377
n2511.in[0] (.names)                                             1.014    31.390
n2511.out[0] (.names)                                            0.261    31.651
n2514.in[1] (.names)                                             1.014    32.665
n2514.out[0] (.names)                                            0.261    32.926
n2516.in[1] (.names)                                             1.014    33.940
n2516.out[0] (.names)                                            0.261    34.201
n2517.in[0] (.names)                                             1.014    35.215
n2517.out[0] (.names)                                            0.261    35.476
n2518.in[0] (.names)                                             1.014    36.490
n2518.out[0] (.names)                                            0.261    36.751
n2523.in[1] (.names)                                             1.014    37.765
n2523.out[0] (.names)                                            0.261    38.026
n2524.in[0] (.names)                                             1.014    39.039
n2524.out[0] (.names)                                            0.261    39.300
n2526.in[0] (.names)                                             1.014    40.314
n2526.out[0] (.names)                                            0.261    40.575
n2471.in[0] (.names)                                             1.014    41.589
n2471.out[0] (.names)                                            0.261    41.850
n2531.in[0] (.names)                                             1.014    42.864
n2531.out[0] (.names)                                            0.261    43.125
n2532.in[0] (.names)                                             1.014    44.139
n2532.out[0] (.names)                                            0.261    44.400
n2533.in[1] (.names)                                             1.014    45.413
n2533.out[0] (.names)                                            0.261    45.674
n2534.in[0] (.names)                                             1.014    46.688
n2534.out[0] (.names)                                            0.261    46.949
n2535.in[0] (.names)                                             1.014    47.963
n2535.out[0] (.names)                                            0.261    48.224
n157.in[0] (.names)                                              1.014    49.238
n157.out[0] (.names)                                             0.261    49.499
n2376.in[0] (.names)                                             1.014    50.513
n2376.out[0] (.names)                                            0.261    50.774
n2377.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2377.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n2381.Q[0] (.latch clocked by pclk)
Endpoint  : n2387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2381.clk[0] (.latch)                                            1.014     1.014
n2381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2402.in[0] (.names)                                             1.014     2.070
n2402.out[0] (.names)                                            0.261     2.331
n2403.in[1] (.names)                                             1.014     3.344
n2403.out[0] (.names)                                            0.261     3.605
n2405.in[2] (.names)                                             1.014     4.619
n2405.out[0] (.names)                                            0.261     4.880
n2406.in[1] (.names)                                             1.014     5.894
n2406.out[0] (.names)                                            0.261     6.155
n2408.in[1] (.names)                                             1.014     7.169
n2408.out[0] (.names)                                            0.261     7.430
n2409.in[0] (.names)                                             1.014     8.444
n2409.out[0] (.names)                                            0.261     8.705
n2411.in[2] (.names)                                             1.014     9.719
n2411.out[0] (.names)                                            0.261     9.980
n2412.in[0] (.names)                                             1.014    10.993
n2412.out[0] (.names)                                            0.261    11.254
n2417.in[2] (.names)                                             1.014    12.268
n2417.out[0] (.names)                                            0.261    12.529
n2418.in[0] (.names)                                             1.014    13.543
n2418.out[0] (.names)                                            0.261    13.804
n2419.in[0] (.names)                                             1.014    14.818
n2419.out[0] (.names)                                            0.261    15.079
n2420.in[0] (.names)                                             1.014    16.093
n2420.out[0] (.names)                                            0.261    16.354
n2422.in[0] (.names)                                             1.014    17.367
n2422.out[0] (.names)                                            0.261    17.628
n2624.in[0] (.names)                                             1.014    18.642
n2624.out[0] (.names)                                            0.261    18.903
n2637.in[0] (.names)                                             1.014    19.917
n2637.out[0] (.names)                                            0.261    20.178
n2634.in[0] (.names)                                             1.014    21.192
n2634.out[0] (.names)                                            0.261    21.453
n2635.in[0] (.names)                                             1.014    22.467
n2635.out[0] (.names)                                            0.261    22.728
n2640.in[0] (.names)                                             1.014    23.742
n2640.out[0] (.names)                                            0.261    24.003
n2641.in[0] (.names)                                             1.014    25.016
n2641.out[0] (.names)                                            0.261    25.277
n2643.in[0] (.names)                                             1.014    26.291
n2643.out[0] (.names)                                            0.261    26.552
n2657.in[1] (.names)                                             1.014    27.566
n2657.out[0] (.names)                                            0.261    27.827
n2660.in[1] (.names)                                             1.014    28.841
n2660.out[0] (.names)                                            0.261    29.102
n2661.in[0] (.names)                                             1.014    30.116
n2661.out[0] (.names)                                            0.261    30.377
n2663.in[0] (.names)                                             1.014    31.390
n2663.out[0] (.names)                                            0.261    31.651
n2670.in[0] (.names)                                             1.014    32.665
n2670.out[0] (.names)                                            0.261    32.926
n2671.in[2] (.names)                                             1.014    33.940
n2671.out[0] (.names)                                            0.261    34.201
n2672.in[0] (.names)                                             1.014    35.215
n2672.out[0] (.names)                                            0.261    35.476
n2673.in[0] (.names)                                             1.014    36.490
n2673.out[0] (.names)                                            0.261    36.751
n2674.in[0] (.names)                                             1.014    37.765
n2674.out[0] (.names)                                            0.261    38.026
n2675.in[0] (.names)                                             1.014    39.039
n2675.out[0] (.names)                                            0.261    39.300
n2676.in[0] (.names)                                             1.014    40.314
n2676.out[0] (.names)                                            0.261    40.575
n2677.in[0] (.names)                                             1.014    41.589
n2677.out[0] (.names)                                            0.261    41.850
n2678.in[1] (.names)                                             1.014    42.864
n2678.out[0] (.names)                                            0.261    43.125
n2679.in[0] (.names)                                             1.014    44.139
n2679.out[0] (.names)                                            0.261    44.400
n2654.in[3] (.names)                                             1.014    45.413
n2654.out[0] (.names)                                            0.261    45.674
n2684.in[1] (.names)                                             1.014    46.688
n2684.out[0] (.names)                                            0.261    46.949
n2685.in[1] (.names)                                             1.014    47.963
n2685.out[0] (.names)                                            0.261    48.224
n2392.in[0] (.names)                                             1.014    49.238
n2392.out[0] (.names)                                            0.261    49.499
n2386.in[0] (.names)                                             1.014    50.513
n2386.out[0] (.names)                                            0.261    50.774
n2387.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2387.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n191.Q[0] (.latch clocked by pclk)
Endpoint  : n2301.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n191.clk[0] (.latch)                                             1.014     1.014
n191.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2279.in[0] (.names)                                             1.014     2.070
n2279.out[0] (.names)                                            0.261     2.331
n2282.in[1] (.names)                                             1.014     3.344
n2282.out[0] (.names)                                            0.261     3.605
n2280.in[0] (.names)                                             1.014     4.619
n2280.out[0] (.names)                                            0.261     4.880
n2284.in[0] (.names)                                             1.014     5.894
n2284.out[0] (.names)                                            0.261     6.155
n2197.in[0] (.names)                                             1.014     7.169
n2197.out[0] (.names)                                            0.261     7.430
n2198.in[0] (.names)                                             1.014     8.444
n2198.out[0] (.names)                                            0.261     8.705
n2183.in[3] (.names)                                             1.014     9.719
n2183.out[0] (.names)                                            0.261     9.980
n2174.in[1] (.names)                                             1.014    10.993
n2174.out[0] (.names)                                            0.261    11.254
n2275.in[0] (.names)                                             1.014    12.268
n2275.out[0] (.names)                                            0.261    12.529
n2261.in[1] (.names)                                             1.014    13.543
n2261.out[0] (.names)                                            0.261    13.804
n2228.in[2] (.names)                                             1.014    14.818
n2228.out[0] (.names)                                            0.261    15.079
n2217.in[2] (.names)                                             1.014    16.093
n2217.out[0] (.names)                                            0.261    16.354
n2218.in[3] (.names)                                             1.014    17.367
n2218.out[0] (.names)                                            0.261    17.628
n2220.in[0] (.names)                                             1.014    18.642
n2220.out[0] (.names)                                            0.261    18.903
n2222.in[1] (.names)                                             1.014    19.917
n2222.out[0] (.names)                                            0.261    20.178
n2224.in[0] (.names)                                             1.014    21.192
n2224.out[0] (.names)                                            0.261    21.453
n2225.in[0] (.names)                                             1.014    22.467
n2225.out[0] (.names)                                            0.261    22.728
n2226.in[0] (.names)                                             1.014    23.742
n2226.out[0] (.names)                                            0.261    24.003
n2227.in[0] (.names)                                             1.014    25.016
n2227.out[0] (.names)                                            0.261    25.277
n2238.in[1] (.names)                                             1.014    26.291
n2238.out[0] (.names)                                            0.261    26.552
n2239.in[0] (.names)                                             1.014    27.566
n2239.out[0] (.names)                                            0.261    27.827
n2240.in[0] (.names)                                             1.014    28.841
n2240.out[0] (.names)                                            0.261    29.102
n2241.in[1] (.names)                                             1.014    30.116
n2241.out[0] (.names)                                            0.261    30.377
n2242.in[2] (.names)                                             1.014    31.390
n2242.out[0] (.names)                                            0.261    31.651
n2243.in[2] (.names)                                             1.014    32.665
n2243.out[0] (.names)                                            0.261    32.926
n2244.in[1] (.names)                                             1.014    33.940
n2244.out[0] (.names)                                            0.261    34.201
n2245.in[0] (.names)                                             1.014    35.215
n2245.out[0] (.names)                                            0.261    35.476
n2246.in[0] (.names)                                             1.014    36.490
n2246.out[0] (.names)                                            0.261    36.751
n2252.in[0] (.names)                                             1.014    37.765
n2252.out[0] (.names)                                            0.261    38.026
n1615.in[1] (.names)                                             1.014    39.039
n1615.out[0] (.names)                                            0.261    39.300
n2254.in[1] (.names)                                             1.014    40.314
n2254.out[0] (.names)                                            0.261    40.575
n2255.in[0] (.names)                                             1.014    41.589
n2255.out[0] (.names)                                            0.261    41.850
n2256.in[0] (.names)                                             1.014    42.864
n2256.out[0] (.names)                                            0.261    43.125
n2257.in[1] (.names)                                             1.014    44.139
n2257.out[0] (.names)                                            0.261    44.400
n2259.in[1] (.names)                                             1.014    45.413
n2259.out[0] (.names)                                            0.261    45.674
n211.in[1] (.names)                                              1.014    46.688
n211.out[0] (.names)                                             0.261    46.949
n2303.in[0] (.names)                                             1.014    47.963
n2303.out[0] (.names)                                            0.261    48.224
n2304.in[0] (.names)                                             1.014    49.238
n2304.out[0] (.names)                                            0.261    49.499
n2300.in[0] (.names)                                             1.014    50.513
n2300.out[0] (.names)                                            0.261    50.774
n2301.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2301.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n1062.Q[0] (.latch clocked by pclk)
Endpoint  : n235.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
n1062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1063.in[0] (.names)                                             1.014     2.070
n1063.out[0] (.names)                                            0.261     2.331
n1064.in[0] (.names)                                             1.014     3.344
n1064.out[0] (.names)                                            0.261     3.605
n1065.in[2] (.names)                                             1.014     4.619
n1065.out[0] (.names)                                            0.261     4.880
n952.in[1] (.names)                                              1.014     5.894
n952.out[0] (.names)                                             0.261     6.155
n953.in[0] (.names)                                              1.014     7.169
n953.out[0] (.names)                                             0.261     7.430
n959.in[1] (.names)                                              1.014     8.444
n959.out[0] (.names)                                             0.261     8.705
n961.in[0] (.names)                                              1.014     9.719
n961.out[0] (.names)                                             0.261     9.980
n962.in[0] (.names)                                              1.014    10.993
n962.out[0] (.names)                                             0.261    11.254
n963.in[0] (.names)                                              1.014    12.268
n963.out[0] (.names)                                             0.261    12.529
n964.in[1] (.names)                                              1.014    13.543
n964.out[0] (.names)                                             0.261    13.804
n955.in[0] (.names)                                              1.014    14.818
n955.out[0] (.names)                                             0.261    15.079
n956.in[0] (.names)                                              1.014    16.093
n956.out[0] (.names)                                             0.261    16.354
n957.in[1] (.names)                                              1.014    17.367
n957.out[0] (.names)                                             0.261    17.628
n968.in[2] (.names)                                              1.014    18.642
n968.out[0] (.names)                                             0.261    18.903
n969.in[0] (.names)                                              1.014    19.917
n969.out[0] (.names)                                             0.261    20.178
n908.in[1] (.names)                                              1.014    21.192
n908.out[0] (.names)                                             0.261    21.453
n971.in[0] (.names)                                              1.014    22.467
n971.out[0] (.names)                                             0.261    22.728
n972.in[0] (.names)                                              1.014    23.742
n972.out[0] (.names)                                             0.261    24.003
n920.in[0] (.names)                                              1.014    25.016
n920.out[0] (.names)                                             0.261    25.277
n923.in[2] (.names)                                              1.014    26.291
n923.out[0] (.names)                                             0.261    26.552
n925.in[3] (.names)                                              1.014    27.566
n925.out[0] (.names)                                             0.261    27.827
n926.in[0] (.names)                                              1.014    28.841
n926.out[0] (.names)                                             0.261    29.102
n927.in[0] (.names)                                              1.014    30.116
n927.out[0] (.names)                                             0.261    30.377
n928.in[1] (.names)                                              1.014    31.390
n928.out[0] (.names)                                             0.261    31.651
n931.in[2] (.names)                                              1.014    32.665
n931.out[0] (.names)                                             0.261    32.926
n933.in[2] (.names)                                              1.014    33.940
n933.out[0] (.names)                                             0.261    34.201
n934.in[2] (.names)                                              1.014    35.215
n934.out[0] (.names)                                             0.261    35.476
n935.in[0] (.names)                                              1.014    36.490
n935.out[0] (.names)                                             0.261    36.751
n936.in[0] (.names)                                              1.014    37.765
n936.out[0] (.names)                                             0.261    38.026
n940.in[2] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n534.in[0] (.names)                                              1.014    42.864
n534.out[0] (.names)                                             0.261    43.125
n535.in[0] (.names)                                              1.014    44.139
n535.out[0] (.names)                                             0.261    44.400
n537.in[2] (.names)                                              1.014    45.413
n537.out[0] (.names)                                             0.261    45.674
n539.in[1] (.names)                                              1.014    46.688
n539.out[0] (.names)                                             0.261    46.949
n540.in[1] (.names)                                              1.014    47.963
n540.out[0] (.names)                                             0.261    48.224
n303.in[0] (.names)                                              1.014    49.238
n303.out[0] (.names)                                             0.261    49.499
n234.in[0] (.names)                                              1.014    50.513
n234.out[0] (.names)                                             0.261    50.774
n235.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n235.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n1062.Q[0] (.latch clocked by pclk)
Endpoint  : n298.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
n1062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1063.in[0] (.names)                                             1.014     2.070
n1063.out[0] (.names)                                            0.261     2.331
n1064.in[0] (.names)                                             1.014     3.344
n1064.out[0] (.names)                                            0.261     3.605
n1065.in[2] (.names)                                             1.014     4.619
n1065.out[0] (.names)                                            0.261     4.880
n952.in[1] (.names)                                              1.014     5.894
n952.out[0] (.names)                                             0.261     6.155
n953.in[0] (.names)                                              1.014     7.169
n953.out[0] (.names)                                             0.261     7.430
n959.in[1] (.names)                                              1.014     8.444
n959.out[0] (.names)                                             0.261     8.705
n961.in[0] (.names)                                              1.014     9.719
n961.out[0] (.names)                                             0.261     9.980
n962.in[0] (.names)                                              1.014    10.993
n962.out[0] (.names)                                             0.261    11.254
n963.in[0] (.names)                                              1.014    12.268
n963.out[0] (.names)                                             0.261    12.529
n964.in[1] (.names)                                              1.014    13.543
n964.out[0] (.names)                                             0.261    13.804
n955.in[0] (.names)                                              1.014    14.818
n955.out[0] (.names)                                             0.261    15.079
n956.in[0] (.names)                                              1.014    16.093
n956.out[0] (.names)                                             0.261    16.354
n957.in[1] (.names)                                              1.014    17.367
n957.out[0] (.names)                                             0.261    17.628
n968.in[2] (.names)                                              1.014    18.642
n968.out[0] (.names)                                             0.261    18.903
n969.in[0] (.names)                                              1.014    19.917
n969.out[0] (.names)                                             0.261    20.178
n908.in[1] (.names)                                              1.014    21.192
n908.out[0] (.names)                                             0.261    21.453
n971.in[0] (.names)                                              1.014    22.467
n971.out[0] (.names)                                             0.261    22.728
n972.in[0] (.names)                                              1.014    23.742
n972.out[0] (.names)                                             0.261    24.003
n920.in[0] (.names)                                              1.014    25.016
n920.out[0] (.names)                                             0.261    25.277
n923.in[2] (.names)                                              1.014    26.291
n923.out[0] (.names)                                             0.261    26.552
n925.in[3] (.names)                                              1.014    27.566
n925.out[0] (.names)                                             0.261    27.827
n926.in[0] (.names)                                              1.014    28.841
n926.out[0] (.names)                                             0.261    29.102
n927.in[0] (.names)                                              1.014    30.116
n927.out[0] (.names)                                             0.261    30.377
n928.in[1] (.names)                                              1.014    31.390
n928.out[0] (.names)                                             0.261    31.651
n931.in[2] (.names)                                              1.014    32.665
n931.out[0] (.names)                                             0.261    32.926
n933.in[2] (.names)                                              1.014    33.940
n933.out[0] (.names)                                             0.261    34.201
n934.in[2] (.names)                                              1.014    35.215
n934.out[0] (.names)                                             0.261    35.476
n935.in[0] (.names)                                              1.014    36.490
n935.out[0] (.names)                                             0.261    36.751
n936.in[0] (.names)                                              1.014    37.765
n936.out[0] (.names)                                             0.261    38.026
n940.in[2] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n589.in[0] (.names)                                              1.014    42.864
n589.out[0] (.names)                                             0.261    43.125
n590.in[2] (.names)                                              1.014    44.139
n590.out[0] (.names)                                             0.261    44.400
n592.in[0] (.names)                                              1.014    45.413
n592.out[0] (.names)                                             0.261    45.674
n594.in[1] (.names)                                              1.014    46.688
n594.out[0] (.names)                                             0.261    46.949
n596.in[0] (.names)                                              1.014    47.963
n596.out[0] (.names)                                             0.261    48.224
n575.in[0] (.names)                                              1.014    49.238
n575.out[0] (.names)                                             0.261    49.499
n297.in[0] (.names)                                              1.014    50.513
n297.out[0] (.names)                                             0.261    50.774
n298.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n298.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n736.Q[0] (.latch clocked by pclk)
Endpoint  : n233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n736.clk[0] (.latch)                                             1.014     1.014
n736.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n737.in[0] (.names)                                              1.014     2.070
n737.out[0] (.names)                                             0.261     2.331
n738.in[0] (.names)                                              1.014     3.344
n738.out[0] (.names)                                             0.261     3.605
n734.in[1] (.names)                                              1.014     4.619
n734.out[0] (.names)                                             0.261     4.880
n739.in[0] (.names)                                              1.014     5.894
n739.out[0] (.names)                                             0.261     6.155
n703.in[0] (.names)                                              1.014     7.169
n703.out[0] (.names)                                             0.261     7.430
n659.in[0] (.names)                                              1.014     8.444
n659.out[0] (.names)                                             0.261     8.705
n694.in[1] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n695.in[0] (.names)                                              1.014    10.993
n695.out[0] (.names)                                             0.261    11.254
n697.in[0] (.names)                                              1.014    12.268
n697.out[0] (.names)                                             0.261    12.529
n698.in[1] (.names)                                              1.014    13.543
n698.out[0] (.names)                                             0.261    13.804
n699.in[0] (.names)                                              1.014    14.818
n699.out[0] (.names)                                             0.261    15.079
n700.in[0] (.names)                                              1.014    16.093
n700.out[0] (.names)                                             0.261    16.354
n701.in[0] (.names)                                              1.014    17.367
n701.out[0] (.names)                                             0.261    17.628
n707.in[1] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n711.in[1] (.names)                                              1.014    19.917
n711.out[0] (.names)                                             0.261    20.178
n712.in[0] (.names)                                              1.014    21.192
n712.out[0] (.names)                                             0.261    21.453
n713.in[0] (.names)                                              1.014    22.467
n713.out[0] (.names)                                             0.261    22.728
n708.in[0] (.names)                                              1.014    23.742
n708.out[0] (.names)                                             0.261    24.003
n709.in[0] (.names)                                              1.014    25.016
n709.out[0] (.names)                                             0.261    25.277
n710.in[1] (.names)                                              1.014    26.291
n710.out[0] (.names)                                             0.261    26.552
n715.in[2] (.names)                                              1.014    27.566
n715.out[0] (.names)                                             0.261    27.827
n716.in[0] (.names)                                              1.014    28.841
n716.out[0] (.names)                                             0.261    29.102
n717.in[0] (.names)                                              1.014    30.116
n717.out[0] (.names)                                             0.261    30.377
n718.in[2] (.names)                                              1.014    31.390
n718.out[0] (.names)                                             0.261    31.651
n720.in[1] (.names)                                              1.014    32.665
n720.out[0] (.names)                                             0.261    32.926
n721.in[1] (.names)                                              1.014    33.940
n721.out[0] (.names)                                             0.261    34.201
n723.in[0] (.names)                                              1.014    35.215
n723.out[0] (.names)                                             0.261    35.476
n1187.in[2] (.names)                                             1.014    36.490
n1187.out[0] (.names)                                            0.261    36.751
n1188.in[2] (.names)                                             1.014    37.765
n1188.out[0] (.names)                                            0.261    38.026
n1189.in[0] (.names)                                             1.014    39.039
n1189.out[0] (.names)                                            0.261    39.300
n1190.in[2] (.names)                                             1.014    40.314
n1190.out[0] (.names)                                            0.261    40.575
n1191.in[0] (.names)                                             1.014    41.589
n1191.out[0] (.names)                                            0.261    41.850
n1192.in[0] (.names)                                             1.014    42.864
n1192.out[0] (.names)                                            0.261    43.125
n1194.in[3] (.names)                                             1.014    44.139
n1194.out[0] (.names)                                            0.261    44.400
n1197.in[1] (.names)                                             1.014    45.413
n1197.out[0] (.names)                                            0.261    45.674
n257.in[0] (.names)                                              1.014    46.688
n257.out[0] (.names)                                             0.261    46.949
n1198.in[2] (.names)                                             1.014    47.963
n1198.out[0] (.names)                                            0.261    48.224
n1199.in[0] (.names)                                             1.014    49.238
n1199.out[0] (.names)                                            0.261    49.499
n232.in[1] (.names)                                              1.014    50.513
n232.out[0] (.names)                                             0.261    50.774
n233.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n233.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n231.Q[0] (.latch clocked by pclk)
Endpoint  : n227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n231.clk[0] (.latch)                                             1.014     1.014
n231.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n809.in[0] (.names)                                              1.014     2.070
n809.out[0] (.names)                                             0.261     2.331
n812.in[1] (.names)                                              1.014     3.344
n812.out[0] (.names)                                             0.261     3.605
n655.in[0] (.names)                                              1.014     4.619
n655.out[0] (.names)                                             0.261     4.880
n810.in[0] (.names)                                              1.014     5.894
n810.out[0] (.names)                                             0.261     6.155
n751.in[1] (.names)                                              1.014     7.169
n751.out[0] (.names)                                             0.261     7.430
n752.in[2] (.names)                                              1.014     8.444
n752.out[0] (.names)                                             0.261     8.705
n754.in[2] (.names)                                              1.014     9.719
n754.out[0] (.names)                                             0.261     9.980
n756.in[0] (.names)                                              1.014    10.993
n756.out[0] (.names)                                             0.261    11.254
n759.in[0] (.names)                                              1.014    12.268
n759.out[0] (.names)                                             0.261    12.529
n764.in[0] (.names)                                              1.014    13.543
n764.out[0] (.names)                                             0.261    13.804
n767.in[1] (.names)                                              1.014    14.818
n767.out[0] (.names)                                             0.261    15.079
n761.in[1] (.names)                                              1.014    16.093
n761.out[0] (.names)                                             0.261    16.354
n688.in[0] (.names)                                              1.014    17.367
n688.out[0] (.names)                                             0.261    17.628
n768.in[1] (.names)                                              1.014    18.642
n768.out[0] (.names)                                             0.261    18.903
n769.in[1] (.names)                                              1.014    19.917
n769.out[0] (.names)                                             0.261    20.178
n770.in[0] (.names)                                              1.014    21.192
n770.out[0] (.names)                                             0.261    21.453
n771.in[0] (.names)                                              1.014    22.467
n771.out[0] (.names)                                             0.261    22.728
n772.in[0] (.names)                                              1.014    23.742
n772.out[0] (.names)                                             0.261    24.003
n786.in[1] (.names)                                              1.014    25.016
n786.out[0] (.names)                                             0.261    25.277
n787.in[0] (.names)                                              1.014    26.291
n787.out[0] (.names)                                             0.261    26.552
n788.in[0] (.names)                                              1.014    27.566
n788.out[0] (.names)                                             0.261    27.827
n789.in[1] (.names)                                              1.014    28.841
n789.out[0] (.names)                                             0.261    29.102
n793.in[0] (.names)                                              1.014    30.116
n793.out[0] (.names)                                             0.261    30.377
n794.in[1] (.names)                                              1.014    31.390
n794.out[0] (.names)                                             0.261    31.651
n795.in[0] (.names)                                              1.014    32.665
n795.out[0] (.names)                                             0.261    32.926
n798.in[0] (.names)                                              1.014    33.940
n798.out[0] (.names)                                             0.261    34.201
n799.in[0] (.names)                                              1.014    35.215
n799.out[0] (.names)                                             0.261    35.476
n568.in[0] (.names)                                              1.014    36.490
n568.out[0] (.names)                                             0.261    36.751
n569.in[2] (.names)                                              1.014    37.765
n569.out[0] (.names)                                             0.261    38.026
n571.in[0] (.names)                                              1.014    39.039
n571.out[0] (.names)                                             0.261    39.300
n572.in[0] (.names)                                              1.014    40.314
n572.out[0] (.names)                                             0.261    40.575
n566.in[0] (.names)                                              1.014    41.589
n566.out[0] (.names)                                             0.261    41.850
n567.in[0] (.names)                                              1.014    42.864
n567.out[0] (.names)                                             0.261    43.125
n574.in[0] (.names)                                              1.014    44.139
n574.out[0] (.names)                                             0.261    44.400
n1087.in[2] (.names)                                             1.014    45.413
n1087.out[0] (.names)                                            0.261    45.674
n1094.in[1] (.names)                                             1.014    46.688
n1094.out[0] (.names)                                            0.261    46.949
n1096.in[0] (.names)                                             1.014    47.963
n1096.out[0] (.names)                                            0.261    48.224
n255.in[1] (.names)                                              1.014    49.238
n255.out[0] (.names)                                             0.261    49.499
n226.in[0] (.names)                                              1.014    50.513
n226.out[0] (.names)                                             0.261    50.774
n227.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n227.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n5589.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
n5623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5624.in[0] (.names)                                             1.014     2.070
n5624.out[0] (.names)                                            0.261     2.331
n5625.in[0] (.names)                                             1.014     3.344
n5625.out[0] (.names)                                            0.261     3.605
n5599.in[1] (.names)                                             1.014     4.619
n5599.out[0] (.names)                                            0.261     4.880
n5600.in[0] (.names)                                             1.014     5.894
n5600.out[0] (.names)                                            0.261     6.155
n5594.in[1] (.names)                                             1.014     7.169
n5594.out[0] (.names)                                            0.261     7.430
n5597.in[0] (.names)                                             1.014     8.444
n5597.out[0] (.names)                                            0.261     8.705
n5688.in[1] (.names)                                             1.014     9.719
n5688.out[0] (.names)                                            0.261     9.980
n5700.in[3] (.names)                                             1.014    10.993
n5700.out[0] (.names)                                            0.261    11.254
n5701.in[1] (.names)                                             1.014    12.268
n5701.out[0] (.names)                                            0.261    12.529
n5703.in[2] (.names)                                             1.014    13.543
n5703.out[0] (.names)                                            0.261    13.804
n5704.in[1] (.names)                                             1.014    14.818
n5704.out[0] (.names)                                            0.261    15.079
n5705.in[1] (.names)                                             1.014    16.093
n5705.out[0] (.names)                                            0.261    16.354
n5696.in[0] (.names)                                             1.014    17.367
n5696.out[0] (.names)                                            0.261    17.628
n5638.in[0] (.names)                                             1.014    18.642
n5638.out[0] (.names)                                            0.261    18.903
n5865.in[2] (.names)                                             1.014    19.917
n5865.out[0] (.names)                                            0.261    20.178
n5867.in[0] (.names)                                             1.014    21.192
n5867.out[0] (.names)                                            0.261    21.453
n5868.in[0] (.names)                                             1.014    22.467
n5868.out[0] (.names)                                            0.261    22.728
n5869.in[0] (.names)                                             1.014    23.742
n5869.out[0] (.names)                                            0.261    24.003
n5830.in[1] (.names)                                             1.014    25.016
n5830.out[0] (.names)                                            0.261    25.277
n5821.in[1] (.names)                                             1.014    26.291
n5821.out[0] (.names)                                            0.261    26.552
n5820.in[0] (.names)                                             1.014    27.566
n5820.out[0] (.names)                                            0.261    27.827
n5818.in[0] (.names)                                             1.014    28.841
n5818.out[0] (.names)                                            0.261    29.102
n5819.in[0] (.names)                                             1.014    30.116
n5819.out[0] (.names)                                            0.261    30.377
n5822.in[0] (.names)                                             1.014    31.390
n5822.out[0] (.names)                                            0.261    31.651
n5823.in[0] (.names)                                             1.014    32.665
n5823.out[0] (.names)                                            0.261    32.926
n5824.in[1] (.names)                                             1.014    33.940
n5824.out[0] (.names)                                            0.261    34.201
n5827.in[1] (.names)                                             1.014    35.215
n5827.out[0] (.names)                                            0.261    35.476
n5828.in[0] (.names)                                             1.014    36.490
n5828.out[0] (.names)                                            0.261    36.751
n5833.in[0] (.names)                                             1.014    37.765
n5833.out[0] (.names)                                            0.261    38.026
n5834.in[0] (.names)                                             1.014    39.039
n5834.out[0] (.names)                                            0.261    39.300
n5835.in[0] (.names)                                             1.014    40.314
n5835.out[0] (.names)                                            0.261    40.575
n5836.in[0] (.names)                                             1.014    41.589
n5836.out[0] (.names)                                            0.261    41.850
n5837.in[2] (.names)                                             1.014    42.864
n5837.out[0] (.names)                                            0.261    43.125
n5838.in[0] (.names)                                             1.014    44.139
n5838.out[0] (.names)                                            0.261    44.400
n5839.in[1] (.names)                                             1.014    45.413
n5839.out[0] (.names)                                            0.261    45.674
n5582.in[0] (.names)                                             1.014    46.688
n5582.out[0] (.names)                                            0.261    46.949
n5841.in[0] (.names)                                             1.014    47.963
n5841.out[0] (.names)                                            0.261    48.224
n3338.in[0] (.names)                                             1.014    49.238
n3338.out[0] (.names)                                            0.261    49.499
n5588.in[0] (.names)                                             1.014    50.513
n5588.out[0] (.names)                                            0.261    50.774
n5589.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n9428.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9991.in[1] (.names)                                             1.014    14.818
n9991.out[0] (.names)                                            0.261    15.079
n9992.in[2] (.names)                                             1.014    16.093
n9992.out[0] (.names)                                            0.261    16.354
n9995.in[0] (.names)                                             1.014    17.367
n9995.out[0] (.names)                                            0.261    17.628
n10000.in[0] (.names)                                            1.014    18.642
n10000.out[0] (.names)                                           0.261    18.903
n10001.in[0] (.names)                                            1.014    19.917
n10001.out[0] (.names)                                           0.261    20.178
n10002.in[1] (.names)                                            1.014    21.192
n10002.out[0] (.names)                                           0.261    21.453
n10004.in[0] (.names)                                            1.014    22.467
n10004.out[0] (.names)                                           0.261    22.728
n10005.in[0] (.names)                                            1.014    23.742
n10005.out[0] (.names)                                           0.261    24.003
n10006.in[0] (.names)                                            1.014    25.016
n10006.out[0] (.names)                                           0.261    25.277
n9997.in[0] (.names)                                             1.014    26.291
n9997.out[0] (.names)                                            0.261    26.552
n9998.in[0] (.names)                                             1.014    27.566
n9998.out[0] (.names)                                            0.261    27.827
n10007.in[2] (.names)                                            1.014    28.841
n10007.out[0] (.names)                                           0.261    29.102
n10008.in[0] (.names)                                            1.014    30.116
n10008.out[0] (.names)                                           0.261    30.377
n10009.in[1] (.names)                                            1.014    31.390
n10009.out[0] (.names)                                           0.261    31.651
n10010.in[1] (.names)                                            1.014    32.665
n10010.out[0] (.names)                                           0.261    32.926
n9960.in[0] (.names)                                             1.014    33.940
n9960.out[0] (.names)                                            0.261    34.201
n9962.in[1] (.names)                                             1.014    35.215
n9962.out[0] (.names)                                            0.261    35.476
n9971.in[1] (.names)                                             1.014    36.490
n9971.out[0] (.names)                                            0.261    36.751
n9972.in[2] (.names)                                             1.014    37.765
n9972.out[0] (.names)                                            0.261    38.026
n9974.in[0] (.names)                                             1.014    39.039
n9974.out[0] (.names)                                            0.261    39.300
n9976.in[0] (.names)                                             1.014    40.314
n9976.out[0] (.names)                                            0.261    40.575
n9977.in[0] (.names)                                             1.014    41.589
n9977.out[0] (.names)                                            0.261    41.850
n9978.in[0] (.names)                                             1.014    42.864
n9978.out[0] (.names)                                            0.261    43.125
n9979.in[0] (.names)                                             1.014    44.139
n9979.out[0] (.names)                                            0.261    44.400
n9981.in[2] (.names)                                             1.014    45.413
n9981.out[0] (.names)                                            0.261    45.674
n9982.in[0] (.names)                                             1.014    46.688
n9982.out[0] (.names)                                            0.261    46.949
n9423.in[0] (.names)                                             1.014    47.963
n9423.out[0] (.names)                                            0.261    48.224
n9985.in[0] (.names)                                             1.014    49.238
n9985.out[0] (.names)                                            0.261    49.499
n9427.in[1] (.names)                                             1.014    50.513
n9427.out[0] (.names)                                            0.261    50.774
n9428.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9428.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n9412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9884.in[0] (.names)                                             1.014    14.818
n9884.out[0] (.names)                                            0.261    15.079
n9913.in[1] (.names)                                             1.014    16.093
n9913.out[0] (.names)                                            0.261    16.354
n9915.in[0] (.names)                                             1.014    17.367
n9915.out[0] (.names)                                            0.261    17.628
n9916.in[0] (.names)                                             1.014    18.642
n9916.out[0] (.names)                                            0.261    18.903
n9918.in[0] (.names)                                             1.014    19.917
n9918.out[0] (.names)                                            0.261    20.178
n9907.in[1] (.names)                                             1.014    21.192
n9907.out[0] (.names)                                            0.261    21.453
n9908.in[0] (.names)                                             1.014    22.467
n9908.out[0] (.names)                                            0.261    22.728
n9928.in[1] (.names)                                             1.014    23.742
n9928.out[0] (.names)                                            0.261    24.003
n9904.in[0] (.names)                                             1.014    25.016
n9904.out[0] (.names)                                            0.261    25.277
n9872.in[0] (.names)                                             1.014    26.291
n9872.out[0] (.names)                                            0.261    26.552
n10038.in[0] (.names)                                            1.014    27.566
n10038.out[0] (.names)                                           0.261    27.827
n10045.in[0] (.names)                                            1.014    28.841
n10045.out[0] (.names)                                           0.261    29.102
n10040.in[1] (.names)                                            1.014    30.116
n10040.out[0] (.names)                                           0.261    30.377
n10046.in[0] (.names)                                            1.014    31.390
n10046.out[0] (.names)                                           0.261    31.651
n10047.in[0] (.names)                                            1.014    32.665
n10047.out[0] (.names)                                           0.261    32.926
n10041.in[0] (.names)                                            1.014    33.940
n10041.out[0] (.names)                                           0.261    34.201
n10048.in[1] (.names)                                            1.014    35.215
n10048.out[0] (.names)                                           0.261    35.476
n10049.in[0] (.names)                                            1.014    36.490
n10049.out[0] (.names)                                           0.261    36.751
n10042.in[0] (.names)                                            1.014    37.765
n10042.out[0] (.names)                                           0.261    38.026
n8809.in[0] (.names)                                             1.014    39.039
n8809.out[0] (.names)                                            0.261    39.300
n10029.in[0] (.names)                                            1.014    40.314
n10029.out[0] (.names)                                           0.261    40.575
n10050.in[0] (.names)                                            1.014    41.589
n10050.out[0] (.names)                                           0.261    41.850
n10051.in[0] (.names)                                            1.014    42.864
n10051.out[0] (.names)                                           0.261    43.125
n9403.in[0] (.names)                                             1.014    44.139
n9403.out[0] (.names)                                            0.261    44.400
n10052.in[0] (.names)                                            1.014    45.413
n10052.out[0] (.names)                                           0.261    45.674
n10053.in[0] (.names)                                            1.014    46.688
n10053.out[0] (.names)                                           0.261    46.949
n10054.in[0] (.names)                                            1.014    47.963
n10054.out[0] (.names)                                           0.261    48.224
n10055.in[0] (.names)                                            1.014    49.238
n10055.out[0] (.names)                                           0.261    49.499
n9411.in[0] (.names)                                             1.014    50.513
n9411.out[0] (.names)                                            0.261    50.774
n9412.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9412.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n8796.Q[0] (.latch clocked by pclk)
Endpoint  : n9780.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8796.clk[0] (.latch)                                            1.014     1.014
n8796.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9608.in[0] (.names)                                             1.014     2.070
n9608.out[0] (.names)                                            0.261     2.331
n9695.in[0] (.names)                                             1.014     3.344
n9695.out[0] (.names)                                            0.261     3.605
n9705.in[0] (.names)                                             1.014     4.619
n9705.out[0] (.names)                                            0.261     4.880
n9688.in[1] (.names)                                             1.014     5.894
n9688.out[0] (.names)                                            0.261     6.155
n9745.in[1] (.names)                                             1.014     7.169
n9745.out[0] (.names)                                            0.261     7.430
n9746.in[0] (.names)                                             1.014     8.444
n9746.out[0] (.names)                                            0.261     8.705
n9747.in[2] (.names)                                             1.014     9.719
n9747.out[0] (.names)                                            0.261     9.980
n9748.in[1] (.names)                                             1.014    10.993
n9748.out[0] (.names)                                            0.261    11.254
n9749.in[0] (.names)                                             1.014    12.268
n9749.out[0] (.names)                                            0.261    12.529
n9750.in[0] (.names)                                             1.014    13.543
n9750.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9753.in[0] (.names)                                             1.014    16.093
n9753.out[0] (.names)                                            0.261    16.354
n9756.in[1] (.names)                                             1.014    17.367
n9756.out[0] (.names)                                            0.261    17.628
n9757.in[0] (.names)                                             1.014    18.642
n9757.out[0] (.names)                                            0.261    18.903
n9758.in[0] (.names)                                             1.014    19.917
n9758.out[0] (.names)                                            0.261    20.178
n9759.in[1] (.names)                                             1.014    21.192
n9759.out[0] (.names)                                            0.261    21.453
n9760.in[0] (.names)                                             1.014    22.467
n9760.out[0] (.names)                                            0.261    22.728
n9761.in[0] (.names)                                             1.014    23.742
n9761.out[0] (.names)                                            0.261    24.003
n9766.in[0] (.names)                                             1.014    25.016
n9766.out[0] (.names)                                            0.261    25.277
n9767.in[0] (.names)                                             1.014    26.291
n9767.out[0] (.names)                                            0.261    26.552
n9770.in[2] (.names)                                             1.014    27.566
n9770.out[0] (.names)                                            0.261    27.827
n9771.in[0] (.names)                                             1.014    28.841
n9771.out[0] (.names)                                            0.261    29.102
n9595.in[0] (.names)                                             1.014    30.116
n9595.out[0] (.names)                                            0.261    30.377
n9772.in[0] (.names)                                             1.014    31.390
n9772.out[0] (.names)                                            0.261    31.651
n9781.in[0] (.names)                                             1.014    32.665
n9781.out[0] (.names)                                            0.261    32.926
n9786.in[1] (.names)                                             1.014    33.940
n9786.out[0] (.names)                                            0.261    34.201
n9787.in[1] (.names)                                             1.014    35.215
n9787.out[0] (.names)                                            0.261    35.476
n9788.in[1] (.names)                                             1.014    36.490
n9788.out[0] (.names)                                            0.261    36.751
n9789.in[1] (.names)                                             1.014    37.765
n9789.out[0] (.names)                                            0.261    38.026
n9790.in[0] (.names)                                             1.014    39.039
n9790.out[0] (.names)                                            0.261    39.300
n9793.in[0] (.names)                                             1.014    40.314
n9793.out[0] (.names)                                            0.261    40.575
n9795.in[0] (.names)                                             1.014    41.589
n9795.out[0] (.names)                                            0.261    41.850
n8823.in[1] (.names)                                             1.014    42.864
n8823.out[0] (.names)                                            0.261    43.125
n9796.in[0] (.names)                                             1.014    44.139
n9796.out[0] (.names)                                            0.261    44.400
n9797.in[0] (.names)                                             1.014    45.413
n9797.out[0] (.names)                                            0.261    45.674
n9798.in[0] (.names)                                             1.014    46.688
n9798.out[0] (.names)                                            0.261    46.949
n8819.in[0] (.names)                                             1.014    47.963
n8819.out[0] (.names)                                            0.261    48.224
n9800.in[0] (.names)                                             1.014    49.238
n9800.out[0] (.names)                                            0.261    49.499
n9419.in[1] (.names)                                             1.014    50.513
n9419.out[0] (.names)                                            0.261    50.774
n9780.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9780.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n8796.Q[0] (.latch clocked by pclk)
Endpoint  : n9420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8796.clk[0] (.latch)                                            1.014     1.014
n8796.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9608.in[0] (.names)                                             1.014     2.070
n9608.out[0] (.names)                                            0.261     2.331
n9695.in[0] (.names)                                             1.014     3.344
n9695.out[0] (.names)                                            0.261     3.605
n9705.in[0] (.names)                                             1.014     4.619
n9705.out[0] (.names)                                            0.261     4.880
n9688.in[1] (.names)                                             1.014     5.894
n9688.out[0] (.names)                                            0.261     6.155
n9745.in[1] (.names)                                             1.014     7.169
n9745.out[0] (.names)                                            0.261     7.430
n9746.in[0] (.names)                                             1.014     8.444
n9746.out[0] (.names)                                            0.261     8.705
n9747.in[2] (.names)                                             1.014     9.719
n9747.out[0] (.names)                                            0.261     9.980
n9748.in[1] (.names)                                             1.014    10.993
n9748.out[0] (.names)                                            0.261    11.254
n9749.in[0] (.names)                                             1.014    12.268
n9749.out[0] (.names)                                            0.261    12.529
n9750.in[0] (.names)                                             1.014    13.543
n9750.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9753.in[0] (.names)                                             1.014    16.093
n9753.out[0] (.names)                                            0.261    16.354
n9756.in[1] (.names)                                             1.014    17.367
n9756.out[0] (.names)                                            0.261    17.628
n9757.in[0] (.names)                                             1.014    18.642
n9757.out[0] (.names)                                            0.261    18.903
n9758.in[0] (.names)                                             1.014    19.917
n9758.out[0] (.names)                                            0.261    20.178
n9759.in[1] (.names)                                             1.014    21.192
n9759.out[0] (.names)                                            0.261    21.453
n9760.in[0] (.names)                                             1.014    22.467
n9760.out[0] (.names)                                            0.261    22.728
n9761.in[0] (.names)                                             1.014    23.742
n9761.out[0] (.names)                                            0.261    24.003
n9766.in[0] (.names)                                             1.014    25.016
n9766.out[0] (.names)                                            0.261    25.277
n9767.in[0] (.names)                                             1.014    26.291
n9767.out[0] (.names)                                            0.261    26.552
n9770.in[2] (.names)                                             1.014    27.566
n9770.out[0] (.names)                                            0.261    27.827
n9771.in[0] (.names)                                             1.014    28.841
n9771.out[0] (.names)                                            0.261    29.102
n9595.in[0] (.names)                                             1.014    30.116
n9595.out[0] (.names)                                            0.261    30.377
n9772.in[0] (.names)                                             1.014    31.390
n9772.out[0] (.names)                                            0.261    31.651
n9781.in[0] (.names)                                             1.014    32.665
n9781.out[0] (.names)                                            0.261    32.926
n9786.in[1] (.names)                                             1.014    33.940
n9786.out[0] (.names)                                            0.261    34.201
n9787.in[1] (.names)                                             1.014    35.215
n9787.out[0] (.names)                                            0.261    35.476
n9788.in[1] (.names)                                             1.014    36.490
n9788.out[0] (.names)                                            0.261    36.751
n9789.in[1] (.names)                                             1.014    37.765
n9789.out[0] (.names)                                            0.261    38.026
n9790.in[0] (.names)                                             1.014    39.039
n9790.out[0] (.names)                                            0.261    39.300
n9793.in[0] (.names)                                             1.014    40.314
n9793.out[0] (.names)                                            0.261    40.575
n9795.in[0] (.names)                                             1.014    41.589
n9795.out[0] (.names)                                            0.261    41.850
n8823.in[1] (.names)                                             1.014    42.864
n8823.out[0] (.names)                                            0.261    43.125
n9796.in[0] (.names)                                             1.014    44.139
n9796.out[0] (.names)                                            0.261    44.400
n9797.in[0] (.names)                                             1.014    45.413
n9797.out[0] (.names)                                            0.261    45.674
n9798.in[0] (.names)                                             1.014    46.688
n9798.out[0] (.names)                                            0.261    46.949
n8819.in[0] (.names)                                             1.014    47.963
n8819.out[0] (.names)                                            0.261    48.224
n9800.in[0] (.names)                                             1.014    49.238
n9800.out[0] (.names)                                            0.261    49.499
n9419.in[1] (.names)                                             1.014    50.513
n9419.out[0] (.names)                                            0.261    50.774
n9420.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9420.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8812.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8265.in[0] (.names)                                             1.014     4.619
n8265.out[0] (.names)                                            0.261     4.880
n8269.in[2] (.names)                                             1.014     5.894
n8269.out[0] (.names)                                            0.261     6.155
n8273.in[0] (.names)                                             1.014     7.169
n8273.out[0] (.names)                                            0.261     7.430
n8274.in[0] (.names)                                             1.014     8.444
n8274.out[0] (.names)                                            0.261     8.705
n8275.in[0] (.names)                                             1.014     9.719
n8275.out[0] (.names)                                            0.261     9.980
n8271.in[0] (.names)                                             1.014    10.993
n8271.out[0] (.names)                                            0.261    11.254
n8277.in[0] (.names)                                             1.014    12.268
n8277.out[0] (.names)                                            0.261    12.529
n8278.in[0] (.names)                                             1.014    13.543
n8278.out[0] (.names)                                            0.261    13.804
n8279.in[1] (.names)                                             1.014    14.818
n8279.out[0] (.names)                                            0.261    15.079
n8282.in[2] (.names)                                             1.014    16.093
n8282.out[0] (.names)                                            0.261    16.354
n8308.in[0] (.names)                                             1.014    17.367
n8308.out[0] (.names)                                            0.261    17.628
n8309.in[1] (.names)                                             1.014    18.642
n8309.out[0] (.names)                                            0.261    18.903
n8311.in[1] (.names)                                             1.014    19.917
n8311.out[0] (.names)                                            0.261    20.178
n8313.in[0] (.names)                                             1.014    21.192
n8313.out[0] (.names)                                            0.261    21.453
n8321.in[0] (.names)                                             1.014    22.467
n8321.out[0] (.names)                                            0.261    22.728
n8315.in[0] (.names)                                             1.014    23.742
n8315.out[0] (.names)                                            0.261    24.003
n8284.in[0] (.names)                                             1.014    25.016
n8284.out[0] (.names)                                            0.261    25.277
n8339.in[0] (.names)                                             1.014    26.291
n8339.out[0] (.names)                                            0.261    26.552
n8342.in[1] (.names)                                             1.014    27.566
n8342.out[0] (.names)                                            0.261    27.827
n8343.in[0] (.names)                                             1.014    28.841
n8343.out[0] (.names)                                            0.261    29.102
n8345.in[1] (.names)                                             1.014    30.116
n8345.out[0] (.names)                                            0.261    30.377
n8347.in[0] (.names)                                             1.014    31.390
n8347.out[0] (.names)                                            0.261    31.651
n9078.in[0] (.names)                                             1.014    32.665
n9078.out[0] (.names)                                            0.261    32.926
n9079.in[0] (.names)                                             1.014    33.940
n9079.out[0] (.names)                                            0.261    34.201
n9082.in[0] (.names)                                             1.014    35.215
n9082.out[0] (.names)                                            0.261    35.476
n9075.in[0] (.names)                                             1.014    36.490
n9075.out[0] (.names)                                            0.261    36.751
n9080.in[0] (.names)                                             1.014    37.765
n9080.out[0] (.names)                                            0.261    38.026
n9081.in[0] (.names)                                             1.014    39.039
n9081.out[0] (.names)                                            0.261    39.300
n9038.in[3] (.names)                                             1.014    40.314
n9038.out[0] (.names)                                            0.261    40.575
n3272.in[2] (.names)                                             1.014    41.589
n3272.out[0] (.names)                                            0.261    41.850
n9046.in[2] (.names)                                             1.014    42.864
n9046.out[0] (.names)                                            0.261    43.125
n9047.in[2] (.names)                                             1.014    44.139
n9047.out[0] (.names)                                            0.261    44.400
n9049.in[0] (.names)                                             1.014    45.413
n9049.out[0] (.names)                                            0.261    45.674
n9050.in[0] (.names)                                             1.014    46.688
n9050.out[0] (.names)                                            0.261    46.949
n9051.in[0] (.names)                                             1.014    47.963
n9051.out[0] (.names)                                            0.261    48.224
n8759.in[0] (.names)                                             1.014    49.238
n8759.out[0] (.names)                                            0.261    49.499
n8811.in[0] (.names)                                             1.014    50.513
n8811.out[0] (.names)                                            0.261    50.774
n8812.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8812.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n3985.Q[0] (.latch clocked by pclk)
Endpoint  : n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3985.clk[0] (.latch)                                            1.014     1.014
n3985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3986.in[0] (.names)                                             1.014     2.070
n3986.out[0] (.names)                                            0.261     2.331
n3987.in[0] (.names)                                             1.014     3.344
n3987.out[0] (.names)                                            0.261     3.605
n3989.in[1] (.names)                                             1.014     4.619
n3989.out[0] (.names)                                            0.261     4.880
n3990.in[1] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n4222.in[1] (.names)                                             1.014     7.169
n4222.out[0] (.names)                                            0.261     7.430
n4223.in[3] (.names)                                             1.014     8.444
n4223.out[0] (.names)                                            0.261     8.705
n4225.in[0] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[2] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4230.in[0] (.names)                                             1.014    12.268
n4230.out[0] (.names)                                            0.261    12.529
n4232.in[0] (.names)                                             1.014    13.543
n4232.out[0] (.names)                                            0.261    13.804
n4234.in[1] (.names)                                             1.014    14.818
n4234.out[0] (.names)                                            0.261    15.079
n4236.in[1] (.names)                                             1.014    16.093
n4236.out[0] (.names)                                            0.261    16.354
n4237.in[0] (.names)                                             1.014    17.367
n4237.out[0] (.names)                                            0.261    17.628
n4238.in[0] (.names)                                             1.014    18.642
n4238.out[0] (.names)                                            0.261    18.903
n4268.in[2] (.names)                                             1.014    19.917
n4268.out[0] (.names)                                            0.261    20.178
n4269.in[1] (.names)                                             1.014    21.192
n4269.out[0] (.names)                                            0.261    21.453
n4270.in[1] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4272.in[0] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4273.in[2] (.names)                                             1.014    25.016
n4273.out[0] (.names)                                            0.261    25.277
n4275.in[1] (.names)                                             1.014    26.291
n4275.out[0] (.names)                                            0.261    26.552
n4283.in[1] (.names)                                             1.014    27.566
n4283.out[0] (.names)                                            0.261    27.827
n4304.in[0] (.names)                                             1.014    28.841
n4304.out[0] (.names)                                            0.261    29.102
n4305.in[0] (.names)                                             1.014    30.116
n4305.out[0] (.names)                                            0.261    30.377
n4306.in[0] (.names)                                             1.014    31.390
n4306.out[0] (.names)                                            0.261    31.651
n4211.in[0] (.names)                                             1.014    32.665
n4211.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n4290.in[0] (.names)                                             1.014    35.215
n4290.out[0] (.names)                                            0.261    35.476
n4291.in[1] (.names)                                             1.014    36.490
n4291.out[0] (.names)                                            0.261    36.751
n4292.in[2] (.names)                                             1.014    37.765
n4292.out[0] (.names)                                            0.261    38.026
n4293.in[0] (.names)                                             1.014    39.039
n4293.out[0] (.names)                                            0.261    39.300
n4294.in[0] (.names)                                             1.014    40.314
n4294.out[0] (.names)                                            0.261    40.575
n4295.in[0] (.names)                                             1.014    41.589
n4295.out[0] (.names)                                            0.261    41.850
n4296.in[1] (.names)                                             1.014    42.864
n4296.out[0] (.names)                                            0.261    43.125
n4298.in[2] (.names)                                             1.014    44.139
n4298.out[0] (.names)                                            0.261    44.400
n4299.in[0] (.names)                                             1.014    45.413
n4299.out[0] (.names)                                            0.261    45.674
n4300.in[2] (.names)                                             1.014    46.688
n4300.out[0] (.names)                                            0.261    46.949
n4301.in[0] (.names)                                             1.014    47.963
n4301.out[0] (.names)                                            0.261    48.224
n3356.in[0] (.names)                                             1.014    49.238
n3356.out[0] (.names)                                            0.261    49.499
n3970.in[0] (.names)                                             1.014    50.513
n3970.out[0] (.names)                                            0.261    50.774
n3971.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3971.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8240.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8262.in[0] (.names)                                             1.014     4.619
n8262.out[0] (.names)                                            0.261     4.880
n8658.in[1] (.names)                                             1.014     5.894
n8658.out[0] (.names)                                            0.261     6.155
n8660.in[3] (.names)                                             1.014     7.169
n8660.out[0] (.names)                                            0.261     7.430
n8661.in[0] (.names)                                             1.014     8.444
n8661.out[0] (.names)                                            0.261     8.705
n8662.in[0] (.names)                                             1.014     9.719
n8662.out[0] (.names)                                            0.261     9.980
n8663.in[1] (.names)                                             1.014    10.993
n8663.out[0] (.names)                                            0.261    11.254
n8664.in[0] (.names)                                             1.014    12.268
n8664.out[0] (.names)                                            0.261    12.529
n8665.in[0] (.names)                                             1.014    13.543
n8665.out[0] (.names)                                            0.261    13.804
n8666.in[0] (.names)                                             1.014    14.818
n8666.out[0] (.names)                                            0.261    15.079
n8657.in[1] (.names)                                             1.014    16.093
n8657.out[0] (.names)                                            0.261    16.354
n8573.in[0] (.names)                                             1.014    17.367
n8573.out[0] (.names)                                            0.261    17.628
n8603.in[0] (.names)                                             1.014    18.642
n8603.out[0] (.names)                                            0.261    18.903
n8605.in[2] (.names)                                             1.014    19.917
n8605.out[0] (.names)                                            0.261    20.178
n8606.in[0] (.names)                                             1.014    21.192
n8606.out[0] (.names)                                            0.261    21.453
n8607.in[0] (.names)                                             1.014    22.467
n8607.out[0] (.names)                                            0.261    22.728
n8597.in[0] (.names)                                             1.014    23.742
n8597.out[0] (.names)                                            0.261    24.003
n8530.in[1] (.names)                                             1.014    25.016
n8530.out[0] (.names)                                            0.261    25.277
n8531.in[1] (.names)                                             1.014    26.291
n8531.out[0] (.names)                                            0.261    26.552
n8519.in[0] (.names)                                             1.014    27.566
n8519.out[0] (.names)                                            0.261    27.827
n8532.in[0] (.names)                                             1.014    28.841
n8532.out[0] (.names)                                            0.261    29.102
n8533.in[2] (.names)                                             1.014    30.116
n8533.out[0] (.names)                                            0.261    30.377
n8535.in[1] (.names)                                             1.014    31.390
n8535.out[0] (.names)                                            0.261    31.651
n8536.in[0] (.names)                                             1.014    32.665
n8536.out[0] (.names)                                            0.261    32.926
n8521.in[1] (.names)                                             1.014    33.940
n8521.out[0] (.names)                                            0.261    34.201
n8537.in[0] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8539.in[2] (.names)                                             1.014    36.490
n8539.out[0] (.names)                                            0.261    36.751
n8540.in[2] (.names)                                             1.014    37.765
n8540.out[0] (.names)                                            0.261    38.026
n8542.in[1] (.names)                                             1.014    39.039
n8542.out[0] (.names)                                            0.261    39.300
n8543.in[0] (.names)                                             1.014    40.314
n8543.out[0] (.names)                                            0.261    40.575
n8544.in[0] (.names)                                             1.014    41.589
n8544.out[0] (.names)                                            0.261    41.850
n8502.in[0] (.names)                                             1.014    42.864
n8502.out[0] (.names)                                            0.261    43.125
n8505.in[0] (.names)                                             1.014    44.139
n8505.out[0] (.names)                                            0.261    44.400
n8545.in[0] (.names)                                             1.014    45.413
n8545.out[0] (.names)                                            0.261    45.674
n8547.in[1] (.names)                                             1.014    46.688
n8547.out[0] (.names)                                            0.261    46.949
n8253.in[2] (.names)                                             1.014    47.963
n8253.out[0] (.names)                                            0.261    48.224
n8549.in[0] (.names)                                             1.014    49.238
n8549.out[0] (.names)                                            0.261    49.499
n8239.in[1] (.names)                                             1.014    50.513
n8239.out[0] (.names)                                            0.261    50.774
n8240.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8240.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n7721.Q[0] (.latch clocked by pclk)
Endpoint  : n6712.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7721.clk[0] (.latch)                                            1.014     1.014
n7721.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7722.in[0] (.names)                                             1.014     2.070
n7722.out[0] (.names)                                            0.261     2.331
n7723.in[0] (.names)                                             1.014     3.344
n7723.out[0] (.names)                                            0.261     3.605
n7724.in[1] (.names)                                             1.014     4.619
n7724.out[0] (.names)                                            0.261     4.880
n7726.in[0] (.names)                                             1.014     5.894
n7726.out[0] (.names)                                            0.261     6.155
n7727.in[0] (.names)                                             1.014     7.169
n7727.out[0] (.names)                                            0.261     7.430
n7728.in[0] (.names)                                             1.014     8.444
n7728.out[0] (.names)                                            0.261     8.705
n7711.in[0] (.names)                                             1.014     9.719
n7711.out[0] (.names)                                            0.261     9.980
n7729.in[0] (.names)                                             1.014    10.993
n7729.out[0] (.names)                                            0.261    11.254
n7734.in[2] (.names)                                             1.014    12.268
n7734.out[0] (.names)                                            0.261    12.529
n7735.in[1] (.names)                                             1.014    13.543
n7735.out[0] (.names)                                            0.261    13.804
n7736.in[0] (.names)                                             1.014    14.818
n7736.out[0] (.names)                                            0.261    15.079
n7738.in[1] (.names)                                             1.014    16.093
n7738.out[0] (.names)                                            0.261    16.354
n7739.in[0] (.names)                                             1.014    17.367
n7739.out[0] (.names)                                            0.261    17.628
n7741.in[1] (.names)                                             1.014    18.642
n7741.out[0] (.names)                                            0.261    18.903
n7742.in[2] (.names)                                             1.014    19.917
n7742.out[0] (.names)                                            0.261    20.178
n7744.in[1] (.names)                                             1.014    21.192
n7744.out[0] (.names)                                            0.261    21.453
n7745.in[0] (.names)                                             1.014    22.467
n7745.out[0] (.names)                                            0.261    22.728
n7746.in[0] (.names)                                             1.014    23.742
n7746.out[0] (.names)                                            0.261    24.003
n7747.in[0] (.names)                                             1.014    25.016
n7747.out[0] (.names)                                            0.261    25.277
n7291.in[0] (.names)                                             1.014    26.291
n7291.out[0] (.names)                                            0.261    26.552
n7292.in[1] (.names)                                             1.014    27.566
n7292.out[0] (.names)                                            0.261    27.827
n7296.in[0] (.names)                                             1.014    28.841
n7296.out[0] (.names)                                            0.261    29.102
n7293.in[0] (.names)                                             1.014    30.116
n7293.out[0] (.names)                                            0.261    30.377
n7295.in[0] (.names)                                             1.014    31.390
n7295.out[0] (.names)                                            0.261    31.651
n7298.in[1] (.names)                                             1.014    32.665
n7298.out[0] (.names)                                            0.261    32.926
n7299.in[0] (.names)                                             1.014    33.940
n7299.out[0] (.names)                                            0.261    34.201
n7300.in[0] (.names)                                             1.014    35.215
n7300.out[0] (.names)                                            0.261    35.476
n7301.in[1] (.names)                                             1.014    36.490
n7301.out[0] (.names)                                            0.261    36.751
n7303.in[0] (.names)                                             1.014    37.765
n7303.out[0] (.names)                                            0.261    38.026
n7304.in[0] (.names)                                             1.014    39.039
n7304.out[0] (.names)                                            0.261    39.300
n7305.in[0] (.names)                                             1.014    40.314
n7305.out[0] (.names)                                            0.261    40.575
n7151.in[0] (.names)                                             1.014    41.589
n7151.out[0] (.names)                                            0.261    41.850
n6123.in[3] (.names)                                             1.014    42.864
n6123.out[0] (.names)                                            0.261    43.125
n7285.in[0] (.names)                                             1.014    44.139
n7285.out[0] (.names)                                            0.261    44.400
n7288.in[0] (.names)                                             1.014    45.413
n7288.out[0] (.names)                                            0.261    45.674
n7286.in[0] (.names)                                             1.014    46.688
n7286.out[0] (.names)                                            0.261    46.949
n7287.in[0] (.names)                                             1.014    47.963
n7287.out[0] (.names)                                            0.261    48.224
n7289.in[1] (.names)                                             1.014    49.238
n7289.out[0] (.names)                                            0.261    49.499
n6711.in[1] (.names)                                             1.014    50.513
n6711.out[0] (.names)                                            0.261    50.774
n6712.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6712.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n6496.Q[0] (.latch clocked by pclk)
Endpoint  : n6596.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6496.clk[0] (.latch)                                            1.014     1.014
n6496.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6486.in[0] (.names)                                             1.014     2.070
n6486.out[0] (.names)                                            0.261     2.331
n6488.in[0] (.names)                                             1.014     3.344
n6488.out[0] (.names)                                            0.261     3.605
n6476.in[1] (.names)                                             1.014     4.619
n6476.out[0] (.names)                                            0.261     4.880
n6601.in[2] (.names)                                             1.014     5.894
n6601.out[0] (.names)                                            0.261     6.155
n6602.in[1] (.names)                                             1.014     7.169
n6602.out[0] (.names)                                            0.261     7.430
n6603.in[0] (.names)                                             1.014     8.444
n6603.out[0] (.names)                                            0.261     8.705
n6604.in[0] (.names)                                             1.014     9.719
n6604.out[0] (.names)                                            0.261     9.980
n6600.in[0] (.names)                                             1.014    10.993
n6600.out[0] (.names)                                            0.261    11.254
n6553.in[0] (.names)                                             1.014    12.268
n6553.out[0] (.names)                                            0.261    12.529
n6597.in[1] (.names)                                             1.014    13.543
n6597.out[0] (.names)                                            0.261    13.804
n6598.in[0] (.names)                                             1.014    14.818
n6598.out[0] (.names)                                            0.261    15.079
n6557.in[0] (.names)                                             1.014    16.093
n6557.out[0] (.names)                                            0.261    16.354
n6599.in[0] (.names)                                             1.014    17.367
n6599.out[0] (.names)                                            0.261    17.628
n6561.in[0] (.names)                                             1.014    18.642
n6561.out[0] (.names)                                            0.261    18.903
n6563.in[1] (.names)                                             1.014    19.917
n6563.out[0] (.names)                                            0.261    20.178
n6564.in[0] (.names)                                             1.014    21.192
n6564.out[0] (.names)                                            0.261    21.453
n6567.in[1] (.names)                                             1.014    22.467
n6567.out[0] (.names)                                            0.261    22.728
n6569.in[2] (.names)                                             1.014    23.742
n6569.out[0] (.names)                                            0.261    24.003
n6571.in[1] (.names)                                             1.014    25.016
n6571.out[0] (.names)                                            0.261    25.277
n6572.in[0] (.names)                                             1.014    26.291
n6572.out[0] (.names)                                            0.261    26.552
n6565.in[0] (.names)                                             1.014    27.566
n6565.out[0] (.names)                                            0.261    27.827
n6560.in[1] (.names)                                             1.014    28.841
n6560.out[0] (.names)                                            0.261    29.102
n6562.in[0] (.names)                                             1.014    30.116
n6562.out[0] (.names)                                            0.261    30.377
n6575.in[1] (.names)                                             1.014    31.390
n6575.out[0] (.names)                                            0.261    31.651
n6576.in[2] (.names)                                             1.014    32.665
n6576.out[0] (.names)                                            0.261    32.926
n6578.in[2] (.names)                                             1.014    33.940
n6578.out[0] (.names)                                            0.261    34.201
n6580.in[0] (.names)                                             1.014    35.215
n6580.out[0] (.names)                                            0.261    35.476
n6581.in[0] (.names)                                             1.014    36.490
n6581.out[0] (.names)                                            0.261    36.751
n6582.in[0] (.names)                                             1.014    37.765
n6582.out[0] (.names)                                            0.261    38.026
n6586.in[1] (.names)                                             1.014    39.039
n6586.out[0] (.names)                                            0.261    39.300
n6588.in[0] (.names)                                             1.014    40.314
n6588.out[0] (.names)                                            0.261    40.575
n6589.in[1] (.names)                                             1.014    41.589
n6589.out[0] (.names)                                            0.261    41.850
n6590.in[0] (.names)                                             1.014    42.864
n6590.out[0] (.names)                                            0.261    43.125
n6591.in[1] (.names)                                             1.014    44.139
n6591.out[0] (.names)                                            0.261    44.400
n6592.in[0] (.names)                                             1.014    45.413
n6592.out[0] (.names)                                            0.261    45.674
n6151.in[2] (.names)                                             1.014    46.688
n6151.out[0] (.names)                                            0.261    46.949
n6594.in[1] (.names)                                             1.014    47.963
n6594.out[0] (.names)                                            0.261    48.224
n5574.in[0] (.names)                                             1.014    49.238
n5574.out[0] (.names)                                            0.261    49.499
n3332.in[0] (.names)                                             1.014    50.513
n3332.out[0] (.names)                                            0.261    50.774
n6596.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6596.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n6496.Q[0] (.latch clocked by pclk)
Endpoint  : n3333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6496.clk[0] (.latch)                                            1.014     1.014
n6496.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6486.in[0] (.names)                                             1.014     2.070
n6486.out[0] (.names)                                            0.261     2.331
n6488.in[0] (.names)                                             1.014     3.344
n6488.out[0] (.names)                                            0.261     3.605
n6476.in[1] (.names)                                             1.014     4.619
n6476.out[0] (.names)                                            0.261     4.880
n6601.in[2] (.names)                                             1.014     5.894
n6601.out[0] (.names)                                            0.261     6.155
n6602.in[1] (.names)                                             1.014     7.169
n6602.out[0] (.names)                                            0.261     7.430
n6603.in[0] (.names)                                             1.014     8.444
n6603.out[0] (.names)                                            0.261     8.705
n6604.in[0] (.names)                                             1.014     9.719
n6604.out[0] (.names)                                            0.261     9.980
n6600.in[0] (.names)                                             1.014    10.993
n6600.out[0] (.names)                                            0.261    11.254
n6553.in[0] (.names)                                             1.014    12.268
n6553.out[0] (.names)                                            0.261    12.529
n6597.in[1] (.names)                                             1.014    13.543
n6597.out[0] (.names)                                            0.261    13.804
n6598.in[0] (.names)                                             1.014    14.818
n6598.out[0] (.names)                                            0.261    15.079
n6557.in[0] (.names)                                             1.014    16.093
n6557.out[0] (.names)                                            0.261    16.354
n6599.in[0] (.names)                                             1.014    17.367
n6599.out[0] (.names)                                            0.261    17.628
n6561.in[0] (.names)                                             1.014    18.642
n6561.out[0] (.names)                                            0.261    18.903
n6563.in[1] (.names)                                             1.014    19.917
n6563.out[0] (.names)                                            0.261    20.178
n6564.in[0] (.names)                                             1.014    21.192
n6564.out[0] (.names)                                            0.261    21.453
n6567.in[1] (.names)                                             1.014    22.467
n6567.out[0] (.names)                                            0.261    22.728
n6569.in[2] (.names)                                             1.014    23.742
n6569.out[0] (.names)                                            0.261    24.003
n6571.in[1] (.names)                                             1.014    25.016
n6571.out[0] (.names)                                            0.261    25.277
n6572.in[0] (.names)                                             1.014    26.291
n6572.out[0] (.names)                                            0.261    26.552
n6565.in[0] (.names)                                             1.014    27.566
n6565.out[0] (.names)                                            0.261    27.827
n6560.in[1] (.names)                                             1.014    28.841
n6560.out[0] (.names)                                            0.261    29.102
n6562.in[0] (.names)                                             1.014    30.116
n6562.out[0] (.names)                                            0.261    30.377
n6575.in[1] (.names)                                             1.014    31.390
n6575.out[0] (.names)                                            0.261    31.651
n6576.in[2] (.names)                                             1.014    32.665
n6576.out[0] (.names)                                            0.261    32.926
n6578.in[2] (.names)                                             1.014    33.940
n6578.out[0] (.names)                                            0.261    34.201
n6580.in[0] (.names)                                             1.014    35.215
n6580.out[0] (.names)                                            0.261    35.476
n6581.in[0] (.names)                                             1.014    36.490
n6581.out[0] (.names)                                            0.261    36.751
n6582.in[0] (.names)                                             1.014    37.765
n6582.out[0] (.names)                                            0.261    38.026
n6586.in[1] (.names)                                             1.014    39.039
n6586.out[0] (.names)                                            0.261    39.300
n6588.in[0] (.names)                                             1.014    40.314
n6588.out[0] (.names)                                            0.261    40.575
n6589.in[1] (.names)                                             1.014    41.589
n6589.out[0] (.names)                                            0.261    41.850
n6590.in[0] (.names)                                             1.014    42.864
n6590.out[0] (.names)                                            0.261    43.125
n6591.in[1] (.names)                                             1.014    44.139
n6591.out[0] (.names)                                            0.261    44.400
n6592.in[0] (.names)                                             1.014    45.413
n6592.out[0] (.names)                                            0.261    45.674
n6151.in[2] (.names)                                             1.014    46.688
n6151.out[0] (.names)                                            0.261    46.949
n6594.in[1] (.names)                                             1.014    47.963
n6594.out[0] (.names)                                            0.261    48.224
n5574.in[0] (.names)                                             1.014    49.238
n5574.out[0] (.names)                                            0.261    49.499
n3332.in[0] (.names)                                             1.014    50.513
n3332.out[0] (.names)                                            0.261    50.774
n3333.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n3675.Q[0] (.latch clocked by pclk)
Endpoint  : n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3675.clk[0] (.latch)                                            1.014     1.014
n3675.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4335.in[0] (.names)                                             1.014     2.070
n4335.out[0] (.names)                                            0.261     2.331
n4336.in[1] (.names)                                             1.014     3.344
n4336.out[0] (.names)                                            0.261     3.605
n4337.in[1] (.names)                                             1.014     4.619
n4337.out[0] (.names)                                            0.261     4.880
n4338.in[3] (.names)                                             1.014     5.894
n4338.out[0] (.names)                                            0.261     6.155
n4339.in[2] (.names)                                             1.014     7.169
n4339.out[0] (.names)                                            0.261     7.430
n4340.in[1] (.names)                                             1.014     8.444
n4340.out[0] (.names)                                            0.261     8.705
n4341.in[0] (.names)                                             1.014     9.719
n4341.out[0] (.names)                                            0.261     9.980
n4158.in[1] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n4159.in[1] (.names)                                             1.014    12.268
n4159.out[0] (.names)                                            0.261    12.529
n4160.in[0] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4162.in[1] (.names)                                             1.014    14.818
n4162.out[0] (.names)                                            0.261    15.079
n4163.in[1] (.names)                                             1.014    16.093
n4163.out[0] (.names)                                            0.261    16.354
n4164.in[1] (.names)                                             1.014    17.367
n4164.out[0] (.names)                                            0.261    17.628
n4165.in[0] (.names)                                             1.014    18.642
n4165.out[0] (.names)                                            0.261    18.903
n4166.in[0] (.names)                                             1.014    19.917
n4166.out[0] (.names)                                            0.261    20.178
n4168.in[2] (.names)                                             1.014    21.192
n4168.out[0] (.names)                                            0.261    21.453
n4145.in[1] (.names)                                             1.014    22.467
n4145.out[0] (.names)                                            0.261    22.728
n4173.in[2] (.names)                                             1.014    23.742
n4173.out[0] (.names)                                            0.261    24.003
n4177.in[0] (.names)                                             1.014    25.016
n4177.out[0] (.names)                                            0.261    25.277
n4178.in[0] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n4175.in[0] (.names)                                             1.014    27.566
n4175.out[0] (.names)                                            0.261    27.827
n4176.in[0] (.names)                                             1.014    28.841
n4176.out[0] (.names)                                            0.261    29.102
n4179.in[1] (.names)                                             1.014    30.116
n4179.out[0] (.names)                                            0.261    30.377
n4180.in[0] (.names)                                             1.014    31.390
n4180.out[0] (.names)                                            0.261    31.651
n4181.in[1] (.names)                                             1.014    32.665
n4181.out[0] (.names)                                            0.261    32.926
n4144.in[1] (.names)                                             1.014    33.940
n4144.out[0] (.names)                                            0.261    34.201
n4327.in[0] (.names)                                             1.014    35.215
n4327.out[0] (.names)                                            0.261    35.476
n4323.in[0] (.names)                                             1.014    36.490
n4323.out[0] (.names)                                            0.261    36.751
n4324.in[0] (.names)                                             1.014    37.765
n4324.out[0] (.names)                                            0.261    38.026
n4328.in[0] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4330.in[0] (.names)                                             1.014    40.314
n4330.out[0] (.names)                                            0.261    40.575
n4331.in[1] (.names)                                             1.014    41.589
n4331.out[0] (.names)                                            0.261    41.850
n4332.in[0] (.names)                                             1.014    42.864
n4332.out[0] (.names)                                            0.261    43.125
n4333.in[0] (.names)                                             1.014    44.139
n4333.out[0] (.names)                                            0.261    44.400
n4147.in[0] (.names)                                             1.014    45.413
n4147.out[0] (.names)                                            0.261    45.674
n4310.in[0] (.names)                                             1.014    46.688
n4310.out[0] (.names)                                            0.261    46.949
n4321.in[0] (.names)                                             1.014    47.963
n4321.out[0] (.names)                                            0.261    48.224
n4170.in[1] (.names)                                             1.014    49.238
n4170.out[0] (.names)                                            0.261    49.499
n4171.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4171.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 31
Startpoint: n3720.Q[0] (.latch clocked by pclk)
Endpoint  : n3695.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3720.clk[0] (.latch)                                            1.014     1.014
n3720.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3779.in[0] (.names)                                             1.014     2.070
n3779.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n3819.in[1] (.names)                                             1.014     4.619
n3819.out[0] (.names)                                            0.261     4.880
n3820.in[0] (.names)                                             1.014     5.894
n3820.out[0] (.names)                                            0.261     6.155
n3821.in[0] (.names)                                             1.014     7.169
n3821.out[0] (.names)                                            0.261     7.430
n3822.in[0] (.names)                                             1.014     8.444
n3822.out[0] (.names)                                            0.261     8.705
n3823.in[1] (.names)                                             1.014     9.719
n3823.out[0] (.names)                                            0.261     9.980
n3825.in[1] (.names)                                             1.014    10.993
n3825.out[0] (.names)                                            0.261    11.254
n3826.in[1] (.names)                                             1.014    12.268
n3826.out[0] (.names)                                            0.261    12.529
n3814.in[0] (.names)                                             1.014    13.543
n3814.out[0] (.names)                                            0.261    13.804
n3815.in[0] (.names)                                             1.014    14.818
n3815.out[0] (.names)                                            0.261    15.079
n3828.in[1] (.names)                                             1.014    16.093
n3828.out[0] (.names)                                            0.261    16.354
n3780.in[1] (.names)                                             1.014    17.367
n3780.out[0] (.names)                                            0.261    17.628
n3781.in[0] (.names)                                             1.014    18.642
n3781.out[0] (.names)                                            0.261    18.903
n4046.in[0] (.names)                                             1.014    19.917
n4046.out[0] (.names)                                            0.261    20.178
n4047.in[0] (.names)                                             1.014    21.192
n4047.out[0] (.names)                                            0.261    21.453
n4048.in[0] (.names)                                             1.014    22.467
n4048.out[0] (.names)                                            0.261    22.728
n4051.in[2] (.names)                                             1.014    23.742
n4051.out[0] (.names)                                            0.261    24.003
n4052.in[1] (.names)                                             1.014    25.016
n4052.out[0] (.names)                                            0.261    25.277
n4053.in[0] (.names)                                             1.014    26.291
n4053.out[0] (.names)                                            0.261    26.552
n4041.in[1] (.names)                                             1.014    27.566
n4041.out[0] (.names)                                            0.261    27.827
n4071.in[1] (.names)                                             1.014    28.841
n4071.out[0] (.names)                                            0.261    29.102
n4085.in[1] (.names)                                             1.014    30.116
n4085.out[0] (.names)                                            0.261    30.377
n4086.in[2] (.names)                                             1.014    31.390
n4086.out[0] (.names)                                            0.261    31.651
n4087.in[0] (.names)                                             1.014    32.665
n4087.out[0] (.names)                                            0.261    32.926
n4082.in[0] (.names)                                             1.014    33.940
n4082.out[0] (.names)                                            0.261    34.201
n4083.in[0] (.names)                                             1.014    35.215
n4083.out[0] (.names)                                            0.261    35.476
n4088.in[0] (.names)                                             1.014    36.490
n4088.out[0] (.names)                                            0.261    36.751
n4091.in[3] (.names)                                             1.014    37.765
n4091.out[0] (.names)                                            0.261    38.026
n4092.in[0] (.names)                                             1.014    39.039
n4092.out[0] (.names)                                            0.261    39.300
n4093.in[0] (.names)                                             1.014    40.314
n4093.out[0] (.names)                                            0.261    40.575
n3408.in[0] (.names)                                             1.014    41.589
n3408.out[0] (.names)                                            0.261    41.850
n4095.in[2] (.names)                                             1.014    42.864
n4095.out[0] (.names)                                            0.261    43.125
n4096.in[2] (.names)                                             1.014    44.139
n4096.out[0] (.names)                                            0.261    44.400
n4097.in[1] (.names)                                             1.014    45.413
n4097.out[0] (.names)                                            0.261    45.674
n4098.in[0] (.names)                                             1.014    46.688
n4098.out[0] (.names)                                            0.261    46.949
n4099.in[0] (.names)                                             1.014    47.963
n4099.out[0] (.names)                                            0.261    48.224
n3694.in[1] (.names)                                             1.014    49.238
n3694.out[0] (.names)                                            0.261    49.499
n3695.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3695.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 32
Startpoint: n3714.Q[0] (.latch clocked by pclk)
Endpoint  : n3783.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3714.clk[0] (.latch)                                            1.014     1.014
n3714.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3842.in[0] (.names)                                             1.014     2.070
n3842.out[0] (.names)                                            0.261     2.331
n3844.in[2] (.names)                                             1.014     3.344
n3844.out[0] (.names)                                            0.261     3.605
n3845.in[0] (.names)                                             1.014     4.619
n3845.out[0] (.names)                                            0.261     4.880
n3846.in[1] (.names)                                             1.014     5.894
n3846.out[0] (.names)                                            0.261     6.155
n3847.in[1] (.names)                                             1.014     7.169
n3847.out[0] (.names)                                            0.261     7.430
n3849.in[0] (.names)                                             1.014     8.444
n3849.out[0] (.names)                                            0.261     8.705
n3850.in[0] (.names)                                             1.014     9.719
n3850.out[0] (.names)                                            0.261     9.980
n3851.in[0] (.names)                                             1.014    10.993
n3851.out[0] (.names)                                            0.261    11.254
n3726.in[0] (.names)                                             1.014    12.268
n3726.out[0] (.names)                                            0.261    12.529
n3745.in[0] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[3] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[0] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3750.in[2] (.names)                                             1.014    18.642
n3750.out[0] (.names)                                            0.261    18.903
n3757.in[0] (.names)                                             1.014    19.917
n3757.out[0] (.names)                                            0.261    20.178
n3758.in[0] (.names)                                             1.014    21.192
n3758.out[0] (.names)                                            0.261    21.453
n3760.in[0] (.names)                                             1.014    22.467
n3760.out[0] (.names)                                            0.261    22.728
n3761.in[0] (.names)                                             1.014    23.742
n3761.out[0] (.names)                                            0.261    24.003
n3762.in[1] (.names)                                             1.014    25.016
n3762.out[0] (.names)                                            0.261    25.277
n3763.in[0] (.names)                                             1.014    26.291
n3763.out[0] (.names)                                            0.261    26.552
n3764.in[0] (.names)                                             1.014    27.566
n3764.out[0] (.names)                                            0.261    27.827
n3765.in[1] (.names)                                             1.014    28.841
n3765.out[0] (.names)                                            0.261    29.102
n3766.in[2] (.names)                                             1.014    30.116
n3766.out[0] (.names)                                            0.261    30.377
n3769.in[2] (.names)                                             1.014    31.390
n3769.out[0] (.names)                                            0.261    31.651
n3770.in[0] (.names)                                             1.014    32.665
n3770.out[0] (.names)                                            0.261    32.926
n3772.in[0] (.names)                                             1.014    33.940
n3772.out[0] (.names)                                            0.261    34.201
n3773.in[0] (.names)                                             1.014    35.215
n3773.out[0] (.names)                                            0.261    35.476
n3774.in[0] (.names)                                             1.014    36.490
n3774.out[0] (.names)                                            0.261    36.751
n3778.in[0] (.names)                                             1.014    37.765
n3778.out[0] (.names)                                            0.261    38.026
n3837.in[1] (.names)                                             1.014    39.039
n3837.out[0] (.names)                                            0.261    39.300
n3838.in[1] (.names)                                             1.014    40.314
n3838.out[0] (.names)                                            0.261    40.575
n3702.in[0] (.names)                                             1.014    41.589
n3702.out[0] (.names)                                            0.261    41.850
n3841.in[0] (.names)                                             1.014    42.864
n3841.out[0] (.names)                                            0.261    43.125
n3680.in[1] (.names)                                             1.014    44.139
n3680.out[0] (.names)                                            0.261    44.400
n3785.in[3] (.names)                                             1.014    45.413
n3785.out[0] (.names)                                            0.261    45.674
n3789.in[0] (.names)                                             1.014    46.688
n3789.out[0] (.names)                                            0.261    46.949
n3790.in[2] (.names)                                             1.014    47.963
n3790.out[0] (.names)                                            0.261    48.224
n3791.in[1] (.names)                                             1.014    49.238
n3791.out[0] (.names)                                            0.261    49.499
n3783.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3783.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n3117.Q[0] (.latch clocked by pclk)
Endpoint  : n3013.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3117.clk[0] (.latch)                                            1.014     1.014
n3117.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3118.in[0] (.names)                                             1.014     2.070
n3118.out[0] (.names)                                            0.261     2.331
n3119.in[0] (.names)                                             1.014     3.344
n3119.out[0] (.names)                                            0.261     3.605
n3072.in[0] (.names)                                             1.014     4.619
n3072.out[0] (.names)                                            0.261     4.880
n3120.in[0] (.names)                                             1.014     5.894
n3120.out[0] (.names)                                            0.261     6.155
n2952.in[0] (.names)                                             1.014     7.169
n2952.out[0] (.names)                                            0.261     7.430
n2953.in[3] (.names)                                             1.014     8.444
n2953.out[0] (.names)                                            0.261     8.705
n2960.in[1] (.names)                                             1.014     9.719
n2960.out[0] (.names)                                            0.261     9.980
n2961.in[0] (.names)                                             1.014    10.993
n2961.out[0] (.names)                                            0.261    11.254
n2962.in[0] (.names)                                             1.014    12.268
n2962.out[0] (.names)                                            0.261    12.529
n2956.in[0] (.names)                                             1.014    13.543
n2956.out[0] (.names)                                            0.261    13.804
n2958.in[0] (.names)                                             1.014    14.818
n2958.out[0] (.names)                                            0.261    15.079
n2963.in[0] (.names)                                             1.014    16.093
n2963.out[0] (.names)                                            0.261    16.354
n2965.in[0] (.names)                                             1.014    17.367
n2965.out[0] (.names)                                            0.261    17.628
n2966.in[0] (.names)                                             1.014    18.642
n2966.out[0] (.names)                                            0.261    18.903
n2967.in[0] (.names)                                             1.014    19.917
n2967.out[0] (.names)                                            0.261    20.178
n2968.in[0] (.names)                                             1.014    21.192
n2968.out[0] (.names)                                            0.261    21.453
n2969.in[2] (.names)                                             1.014    22.467
n2969.out[0] (.names)                                            0.261    22.728
n2970.in[0] (.names)                                             1.014    23.742
n2970.out[0] (.names)                                            0.261    24.003
n2935.in[0] (.names)                                             1.014    25.016
n2935.out[0] (.names)                                            0.261    25.277
n2955.in[0] (.names)                                             1.014    26.291
n2955.out[0] (.names)                                            0.261    26.552
n2957.in[0] (.names)                                             1.014    27.566
n2957.out[0] (.names)                                            0.261    27.827
n2976.in[0] (.names)                                             1.014    28.841
n2976.out[0] (.names)                                            0.261    29.102
n2977.in[0] (.names)                                             1.014    30.116
n2977.out[0] (.names)                                            0.261    30.377
n2980.in[2] (.names)                                             1.014    31.390
n2980.out[0] (.names)                                            0.261    31.651
n2999.in[1] (.names)                                             1.014    32.665
n2999.out[0] (.names)                                            0.261    32.926
n2982.in[1] (.names)                                             1.014    33.940
n2982.out[0] (.names)                                            0.261    34.201
n3001.in[0] (.names)                                             1.014    35.215
n3001.out[0] (.names)                                            0.261    35.476
n3002.in[1] (.names)                                             1.014    36.490
n3002.out[0] (.names)                                            0.261    36.751
n2382.in[0] (.names)                                             1.014    37.765
n2382.out[0] (.names)                                            0.261    38.026
n3007.in[0] (.names)                                             1.014    39.039
n3007.out[0] (.names)                                            0.261    39.300
n3009.in[2] (.names)                                             1.014    40.314
n3009.out[0] (.names)                                            0.261    40.575
n3008.in[0] (.names)                                             1.014    41.589
n3008.out[0] (.names)                                            0.261    41.850
n3010.in[0] (.names)                                             1.014    42.864
n3010.out[0] (.names)                                            0.261    43.125
n3011.in[0] (.names)                                             1.014    44.139
n3011.out[0] (.names)                                            0.261    44.400
n3012.in[1] (.names)                                             1.014    45.413
n3012.out[0] (.names)                                            0.261    45.674
n131.in[2] (.names)                                              1.014    46.688
n131.out[0] (.names)                                             0.261    46.949
n3014.in[0] (.names)                                             1.014    47.963
n3014.out[0] (.names)                                            0.261    48.224
n185.in[0] (.names)                                              1.014    49.238
n185.out[0] (.names)                                             0.261    49.499
n3013.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3013.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n3117.Q[0] (.latch clocked by pclk)
Endpoint  : n186.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3117.clk[0] (.latch)                                            1.014     1.014
n3117.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3118.in[0] (.names)                                             1.014     2.070
n3118.out[0] (.names)                                            0.261     2.331
n3119.in[0] (.names)                                             1.014     3.344
n3119.out[0] (.names)                                            0.261     3.605
n3072.in[0] (.names)                                             1.014     4.619
n3072.out[0] (.names)                                            0.261     4.880
n3120.in[0] (.names)                                             1.014     5.894
n3120.out[0] (.names)                                            0.261     6.155
n2952.in[0] (.names)                                             1.014     7.169
n2952.out[0] (.names)                                            0.261     7.430
n2953.in[3] (.names)                                             1.014     8.444
n2953.out[0] (.names)                                            0.261     8.705
n2960.in[1] (.names)                                             1.014     9.719
n2960.out[0] (.names)                                            0.261     9.980
n2961.in[0] (.names)                                             1.014    10.993
n2961.out[0] (.names)                                            0.261    11.254
n2962.in[0] (.names)                                             1.014    12.268
n2962.out[0] (.names)                                            0.261    12.529
n2956.in[0] (.names)                                             1.014    13.543
n2956.out[0] (.names)                                            0.261    13.804
n2958.in[0] (.names)                                             1.014    14.818
n2958.out[0] (.names)                                            0.261    15.079
n2963.in[0] (.names)                                             1.014    16.093
n2963.out[0] (.names)                                            0.261    16.354
n2965.in[0] (.names)                                             1.014    17.367
n2965.out[0] (.names)                                            0.261    17.628
n2966.in[0] (.names)                                             1.014    18.642
n2966.out[0] (.names)                                            0.261    18.903
n2967.in[0] (.names)                                             1.014    19.917
n2967.out[0] (.names)                                            0.261    20.178
n2968.in[0] (.names)                                             1.014    21.192
n2968.out[0] (.names)                                            0.261    21.453
n2969.in[2] (.names)                                             1.014    22.467
n2969.out[0] (.names)                                            0.261    22.728
n2970.in[0] (.names)                                             1.014    23.742
n2970.out[0] (.names)                                            0.261    24.003
n2935.in[0] (.names)                                             1.014    25.016
n2935.out[0] (.names)                                            0.261    25.277
n2955.in[0] (.names)                                             1.014    26.291
n2955.out[0] (.names)                                            0.261    26.552
n2957.in[0] (.names)                                             1.014    27.566
n2957.out[0] (.names)                                            0.261    27.827
n2976.in[0] (.names)                                             1.014    28.841
n2976.out[0] (.names)                                            0.261    29.102
n2977.in[0] (.names)                                             1.014    30.116
n2977.out[0] (.names)                                            0.261    30.377
n2980.in[2] (.names)                                             1.014    31.390
n2980.out[0] (.names)                                            0.261    31.651
n2999.in[1] (.names)                                             1.014    32.665
n2999.out[0] (.names)                                            0.261    32.926
n2982.in[1] (.names)                                             1.014    33.940
n2982.out[0] (.names)                                            0.261    34.201
n3001.in[0] (.names)                                             1.014    35.215
n3001.out[0] (.names)                                            0.261    35.476
n3002.in[1] (.names)                                             1.014    36.490
n3002.out[0] (.names)                                            0.261    36.751
n2382.in[0] (.names)                                             1.014    37.765
n2382.out[0] (.names)                                            0.261    38.026
n3007.in[0] (.names)                                             1.014    39.039
n3007.out[0] (.names)                                            0.261    39.300
n3009.in[2] (.names)                                             1.014    40.314
n3009.out[0] (.names)                                            0.261    40.575
n3008.in[0] (.names)                                             1.014    41.589
n3008.out[0] (.names)                                            0.261    41.850
n3010.in[0] (.names)                                             1.014    42.864
n3010.out[0] (.names)                                            0.261    43.125
n3011.in[0] (.names)                                             1.014    44.139
n3011.out[0] (.names)                                            0.261    44.400
n3012.in[1] (.names)                                             1.014    45.413
n3012.out[0] (.names)                                            0.261    45.674
n131.in[2] (.names)                                              1.014    46.688
n131.out[0] (.names)                                             0.261    46.949
n3014.in[0] (.names)                                             1.014    47.963
n3014.out[0] (.names)                                            0.261    48.224
n185.in[0] (.names)                                              1.014    49.238
n185.out[0] (.names)                                             0.261    49.499
n186.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n186.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n2401.Q[0] (.latch clocked by pclk)
Endpoint  : n158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2401.clk[0] (.latch)                                            1.014     1.014
n2401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2818.in[0] (.names)                                             1.014     2.070
n2818.out[0] (.names)                                            0.261     2.331
n2819.in[0] (.names)                                             1.014     3.344
n2819.out[0] (.names)                                            0.261     3.605
n2590.in[0] (.names)                                             1.014     4.619
n2590.out[0] (.names)                                            0.261     4.880
n2820.in[0] (.names)                                             1.014     5.894
n2820.out[0] (.names)                                            0.261     6.155
n2821.in[3] (.names)                                             1.014     7.169
n2821.out[0] (.names)                                            0.261     7.430
n2822.in[1] (.names)                                             1.014     8.444
n2822.out[0] (.names)                                            0.261     8.705
n2538.in[1] (.names)                                             1.014     9.719
n2538.out[0] (.names)                                            0.261     9.980
n2424.in[0] (.names)                                             1.014    10.993
n2424.out[0] (.names)                                            0.261    11.254
n2428.in[0] (.names)                                             1.014    12.268
n2428.out[0] (.names)                                            0.261    12.529
n2423.in[0] (.names)                                             1.014    13.543
n2423.out[0] (.names)                                            0.261    13.804
n2429.in[1] (.names)                                             1.014    14.818
n2429.out[0] (.names)                                            0.261    15.079
n2430.in[0] (.names)                                             1.014    16.093
n2430.out[0] (.names)                                            0.261    16.354
n2433.in[2] (.names)                                             1.014    17.367
n2433.out[0] (.names)                                            0.261    17.628
n2434.in[1] (.names)                                             1.014    18.642
n2434.out[0] (.names)                                            0.261    18.903
n2435.in[1] (.names)                                             1.014    19.917
n2435.out[0] (.names)                                            0.261    20.178
n2502.in[1] (.names)                                             1.014    21.192
n2502.out[0] (.names)                                            0.261    21.453
n2503.in[1] (.names)                                             1.014    22.467
n2503.out[0] (.names)                                            0.261    22.728
n2504.in[0] (.names)                                             1.014    23.742
n2504.out[0] (.names)                                            0.261    24.003
n2506.in[0] (.names)                                             1.014    25.016
n2506.out[0] (.names)                                            0.261    25.277
n2507.in[0] (.names)                                             1.014    26.291
n2507.out[0] (.names)                                            0.261    26.552
n2509.in[1] (.names)                                             1.014    27.566
n2509.out[0] (.names)                                            0.261    27.827
n2512.in[2] (.names)                                             1.014    28.841
n2512.out[0] (.names)                                            0.261    29.102
n2510.in[1] (.names)                                             1.014    30.116
n2510.out[0] (.names)                                            0.261    30.377
n2511.in[0] (.names)                                             1.014    31.390
n2511.out[0] (.names)                                            0.261    31.651
n2514.in[1] (.names)                                             1.014    32.665
n2514.out[0] (.names)                                            0.261    32.926
n2516.in[1] (.names)                                             1.014    33.940
n2516.out[0] (.names)                                            0.261    34.201
n2517.in[0] (.names)                                             1.014    35.215
n2517.out[0] (.names)                                            0.261    35.476
n2518.in[0] (.names)                                             1.014    36.490
n2518.out[0] (.names)                                            0.261    36.751
n2523.in[1] (.names)                                             1.014    37.765
n2523.out[0] (.names)                                            0.261    38.026
n2524.in[0] (.names)                                             1.014    39.039
n2524.out[0] (.names)                                            0.261    39.300
n2526.in[0] (.names)                                             1.014    40.314
n2526.out[0] (.names)                                            0.261    40.575
n2471.in[0] (.names)                                             1.014    41.589
n2471.out[0] (.names)                                            0.261    41.850
n2531.in[0] (.names)                                             1.014    42.864
n2531.out[0] (.names)                                            0.261    43.125
n2532.in[0] (.names)                                             1.014    44.139
n2532.out[0] (.names)                                            0.261    44.400
n2533.in[1] (.names)                                             1.014    45.413
n2533.out[0] (.names)                                            0.261    45.674
n2534.in[0] (.names)                                             1.014    46.688
n2534.out[0] (.names)                                            0.261    46.949
n2535.in[0] (.names)                                             1.014    47.963
n2535.out[0] (.names)                                            0.261    48.224
n157.in[0] (.names)                                              1.014    49.238
n157.out[0] (.names)                                             0.261    49.499
n158.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n158.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n2381.Q[0] (.latch clocked by pclk)
Endpoint  : n2393.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2381.clk[0] (.latch)                                            1.014     1.014
n2381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2402.in[0] (.names)                                             1.014     2.070
n2402.out[0] (.names)                                            0.261     2.331
n2403.in[1] (.names)                                             1.014     3.344
n2403.out[0] (.names)                                            0.261     3.605
n2405.in[2] (.names)                                             1.014     4.619
n2405.out[0] (.names)                                            0.261     4.880
n2406.in[1] (.names)                                             1.014     5.894
n2406.out[0] (.names)                                            0.261     6.155
n2408.in[1] (.names)                                             1.014     7.169
n2408.out[0] (.names)                                            0.261     7.430
n2409.in[0] (.names)                                             1.014     8.444
n2409.out[0] (.names)                                            0.261     8.705
n2411.in[2] (.names)                                             1.014     9.719
n2411.out[0] (.names)                                            0.261     9.980
n2412.in[0] (.names)                                             1.014    10.993
n2412.out[0] (.names)                                            0.261    11.254
n2417.in[2] (.names)                                             1.014    12.268
n2417.out[0] (.names)                                            0.261    12.529
n2418.in[0] (.names)                                             1.014    13.543
n2418.out[0] (.names)                                            0.261    13.804
n2419.in[0] (.names)                                             1.014    14.818
n2419.out[0] (.names)                                            0.261    15.079
n2420.in[0] (.names)                                             1.014    16.093
n2420.out[0] (.names)                                            0.261    16.354
n2422.in[0] (.names)                                             1.014    17.367
n2422.out[0] (.names)                                            0.261    17.628
n2624.in[0] (.names)                                             1.014    18.642
n2624.out[0] (.names)                                            0.261    18.903
n2637.in[0] (.names)                                             1.014    19.917
n2637.out[0] (.names)                                            0.261    20.178
n2634.in[0] (.names)                                             1.014    21.192
n2634.out[0] (.names)                                            0.261    21.453
n2635.in[0] (.names)                                             1.014    22.467
n2635.out[0] (.names)                                            0.261    22.728
n2640.in[0] (.names)                                             1.014    23.742
n2640.out[0] (.names)                                            0.261    24.003
n2641.in[0] (.names)                                             1.014    25.016
n2641.out[0] (.names)                                            0.261    25.277
n2643.in[0] (.names)                                             1.014    26.291
n2643.out[0] (.names)                                            0.261    26.552
n2657.in[1] (.names)                                             1.014    27.566
n2657.out[0] (.names)                                            0.261    27.827
n2660.in[1] (.names)                                             1.014    28.841
n2660.out[0] (.names)                                            0.261    29.102
n2661.in[0] (.names)                                             1.014    30.116
n2661.out[0] (.names)                                            0.261    30.377
n2663.in[0] (.names)                                             1.014    31.390
n2663.out[0] (.names)                                            0.261    31.651
n2670.in[0] (.names)                                             1.014    32.665
n2670.out[0] (.names)                                            0.261    32.926
n2671.in[2] (.names)                                             1.014    33.940
n2671.out[0] (.names)                                            0.261    34.201
n2672.in[0] (.names)                                             1.014    35.215
n2672.out[0] (.names)                                            0.261    35.476
n2673.in[0] (.names)                                             1.014    36.490
n2673.out[0] (.names)                                            0.261    36.751
n2674.in[0] (.names)                                             1.014    37.765
n2674.out[0] (.names)                                            0.261    38.026
n2675.in[0] (.names)                                             1.014    39.039
n2675.out[0] (.names)                                            0.261    39.300
n2676.in[0] (.names)                                             1.014    40.314
n2676.out[0] (.names)                                            0.261    40.575
n2677.in[0] (.names)                                             1.014    41.589
n2677.out[0] (.names)                                            0.261    41.850
n2678.in[1] (.names)                                             1.014    42.864
n2678.out[0] (.names)                                            0.261    43.125
n2679.in[0] (.names)                                             1.014    44.139
n2679.out[0] (.names)                                            0.261    44.400
n2654.in[3] (.names)                                             1.014    45.413
n2654.out[0] (.names)                                            0.261    45.674
n2684.in[1] (.names)                                             1.014    46.688
n2684.out[0] (.names)                                            0.261    46.949
n2685.in[1] (.names)                                             1.014    47.963
n2685.out[0] (.names)                                            0.261    48.224
n2392.in[0] (.names)                                             1.014    49.238
n2392.out[0] (.names)                                            0.261    49.499
n2393.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2393.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n2381.Q[0] (.latch clocked by pclk)
Endpoint  : n2385.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2381.clk[0] (.latch)                                            1.014     1.014
n2381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2402.in[0] (.names)                                             1.014     2.070
n2402.out[0] (.names)                                            0.261     2.331
n2403.in[1] (.names)                                             1.014     3.344
n2403.out[0] (.names)                                            0.261     3.605
n2405.in[2] (.names)                                             1.014     4.619
n2405.out[0] (.names)                                            0.261     4.880
n2406.in[1] (.names)                                             1.014     5.894
n2406.out[0] (.names)                                            0.261     6.155
n2408.in[1] (.names)                                             1.014     7.169
n2408.out[0] (.names)                                            0.261     7.430
n2409.in[0] (.names)                                             1.014     8.444
n2409.out[0] (.names)                                            0.261     8.705
n2411.in[2] (.names)                                             1.014     9.719
n2411.out[0] (.names)                                            0.261     9.980
n2412.in[0] (.names)                                             1.014    10.993
n2412.out[0] (.names)                                            0.261    11.254
n2417.in[2] (.names)                                             1.014    12.268
n2417.out[0] (.names)                                            0.261    12.529
n2418.in[0] (.names)                                             1.014    13.543
n2418.out[0] (.names)                                            0.261    13.804
n2419.in[0] (.names)                                             1.014    14.818
n2419.out[0] (.names)                                            0.261    15.079
n2420.in[0] (.names)                                             1.014    16.093
n2420.out[0] (.names)                                            0.261    16.354
n2422.in[0] (.names)                                             1.014    17.367
n2422.out[0] (.names)                                            0.261    17.628
n2624.in[0] (.names)                                             1.014    18.642
n2624.out[0] (.names)                                            0.261    18.903
n2637.in[0] (.names)                                             1.014    19.917
n2637.out[0] (.names)                                            0.261    20.178
n2634.in[0] (.names)                                             1.014    21.192
n2634.out[0] (.names)                                            0.261    21.453
n2635.in[0] (.names)                                             1.014    22.467
n2635.out[0] (.names)                                            0.261    22.728
n2640.in[0] (.names)                                             1.014    23.742
n2640.out[0] (.names)                                            0.261    24.003
n2641.in[0] (.names)                                             1.014    25.016
n2641.out[0] (.names)                                            0.261    25.277
n2643.in[0] (.names)                                             1.014    26.291
n2643.out[0] (.names)                                            0.261    26.552
n2657.in[1] (.names)                                             1.014    27.566
n2657.out[0] (.names)                                            0.261    27.827
n2660.in[1] (.names)                                             1.014    28.841
n2660.out[0] (.names)                                            0.261    29.102
n2661.in[0] (.names)                                             1.014    30.116
n2661.out[0] (.names)                                            0.261    30.377
n2663.in[0] (.names)                                             1.014    31.390
n2663.out[0] (.names)                                            0.261    31.651
n2664.in[0] (.names)                                             1.014    32.665
n2664.out[0] (.names)                                            0.261    32.926
n2695.in[2] (.names)                                             1.014    33.940
n2695.out[0] (.names)                                            0.261    34.201
n2770.in[1] (.names)                                             1.014    35.215
n2770.out[0] (.names)                                            0.261    35.476
n2771.in[2] (.names)                                             1.014    36.490
n2771.out[0] (.names)                                            0.261    36.751
n2772.in[1] (.names)                                             1.014    37.765
n2772.out[0] (.names)                                            0.261    38.026
n2774.in[1] (.names)                                             1.014    39.039
n2774.out[0] (.names)                                            0.261    39.300
n2775.in[0] (.names)                                             1.014    40.314
n2775.out[0] (.names)                                            0.261    40.575
n2759.in[0] (.names)                                             1.014    41.589
n2759.out[0] (.names)                                            0.261    41.850
n2760.in[1] (.names)                                             1.014    42.864
n2760.out[0] (.names)                                            0.261    43.125
n2766.in[0] (.names)                                             1.014    44.139
n2766.out[0] (.names)                                            0.261    44.400
n2767.in[0] (.names)                                             1.014    45.413
n2767.out[0] (.names)                                            0.261    45.674
n2764.in[1] (.names)                                             1.014    46.688
n2764.out[0] (.names)                                            0.261    46.949
n2765.in[1] (.names)                                             1.014    47.963
n2765.out[0] (.names)                                            0.261    48.224
n2384.in[2] (.names)                                             1.014    49.238
n2384.out[0] (.names)                                            0.261    49.499
n2385.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2385.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1535.in[3] (.names)                                             1.014    10.993
n1535.out[0] (.names)                                            0.261    11.254
n1537.in[0] (.names)                                             1.014    12.268
n1537.out[0] (.names)                                            0.261    12.529
n1538.in[0] (.names)                                             1.014    13.543
n1538.out[0] (.names)                                            0.261    13.804
n1509.in[0] (.names)                                             1.014    14.818
n1509.out[0] (.names)                                            0.261    15.079
n1411.in[2] (.names)                                             1.014    16.093
n1411.out[0] (.names)                                            0.261    16.354
n1413.in[1] (.names)                                             1.014    17.367
n1413.out[0] (.names)                                            0.261    17.628
n1464.in[1] (.names)                                             1.014    18.642
n1464.out[0] (.names)                                            0.261    18.903
n1466.in[1] (.names)                                             1.014    19.917
n1466.out[0] (.names)                                            0.261    20.178
n1467.in[0] (.names)                                             1.014    21.192
n1467.out[0] (.names)                                            0.261    21.453
n1475.in[0] (.names)                                             1.014    22.467
n1475.out[0] (.names)                                            0.261    22.728
n1470.in[1] (.names)                                             1.014    23.742
n1470.out[0] (.names)                                            0.261    24.003
n1471.in[0] (.names)                                             1.014    25.016
n1471.out[0] (.names)                                            0.261    25.277
n1472.in[1] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1476.in[1] (.names)                                             1.014    28.841
n1476.out[0] (.names)                                            0.261    29.102
n1477.in[0] (.names)                                             1.014    30.116
n1477.out[0] (.names)                                            0.261    30.377
n1481.in[0] (.names)                                             1.014    31.390
n1481.out[0] (.names)                                            0.261    31.651
n1486.in[1] (.names)                                             1.014    32.665
n1486.out[0] (.names)                                            0.261    32.926
n1487.in[0] (.names)                                             1.014    33.940
n1487.out[0] (.names)                                            0.261    34.201
n1488.in[0] (.names)                                             1.014    35.215
n1488.out[0] (.names)                                            0.261    35.476
n1489.in[0] (.names)                                             1.014    36.490
n1489.out[0] (.names)                                            0.261    36.751
n1490.in[0] (.names)                                             1.014    37.765
n1490.out[0] (.names)                                            0.261    38.026
n1491.in[0] (.names)                                             1.014    39.039
n1491.out[0] (.names)                                            0.261    39.300
n1492.in[0] (.names)                                             1.014    40.314
n1492.out[0] (.names)                                            0.261    40.575
n1493.in[0] (.names)                                             1.014    41.589
n1493.out[0] (.names)                                            0.261    41.850
n1494.in[0] (.names)                                             1.014    42.864
n1494.out[0] (.names)                                            0.261    43.125
n253.in[1] (.names)                                              1.014    44.139
n253.out[0] (.names)                                             0.261    44.400
n187.in[1] (.names)                                              1.014    45.413
n187.out[0] (.names)                                             0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1497.in[1] (.names)                                             1.014    47.963
n1497.out[0] (.names)                                            0.261    48.224
n208.in[1] (.names)                                              1.014    49.238
n208.out[0] (.names)                                             0.261    49.499
n118.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n118.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n1458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1535.in[3] (.names)                                             1.014    10.993
n1535.out[0] (.names)                                            0.261    11.254
n1537.in[0] (.names)                                             1.014    12.268
n1537.out[0] (.names)                                            0.261    12.529
n1538.in[0] (.names)                                             1.014    13.543
n1538.out[0] (.names)                                            0.261    13.804
n1509.in[0] (.names)                                             1.014    14.818
n1509.out[0] (.names)                                            0.261    15.079
n1411.in[2] (.names)                                             1.014    16.093
n1411.out[0] (.names)                                            0.261    16.354
n1413.in[1] (.names)                                             1.014    17.367
n1413.out[0] (.names)                                            0.261    17.628
n1464.in[1] (.names)                                             1.014    18.642
n1464.out[0] (.names)                                            0.261    18.903
n1466.in[1] (.names)                                             1.014    19.917
n1466.out[0] (.names)                                            0.261    20.178
n1467.in[0] (.names)                                             1.014    21.192
n1467.out[0] (.names)                                            0.261    21.453
n1475.in[0] (.names)                                             1.014    22.467
n1475.out[0] (.names)                                            0.261    22.728
n1470.in[1] (.names)                                             1.014    23.742
n1470.out[0] (.names)                                            0.261    24.003
n1471.in[0] (.names)                                             1.014    25.016
n1471.out[0] (.names)                                            0.261    25.277
n1472.in[1] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1474.in[0] (.names)                                             1.014    28.841
n1474.out[0] (.names)                                            0.261    29.102
n1479.in[0] (.names)                                             1.014    30.116
n1479.out[0] (.names)                                            0.261    30.377
n1460.in[0] (.names)                                             1.014    31.390
n1460.out[0] (.names)                                            0.261    31.651
n1443.in[1] (.names)                                             1.014    32.665
n1443.out[0] (.names)                                            0.261    32.926
n1444.in[3] (.names)                                             1.014    33.940
n1444.out[0] (.names)                                            0.261    34.201
n1449.in[0] (.names)                                             1.014    35.215
n1449.out[0] (.names)                                            0.261    35.476
n1445.in[0] (.names)                                             1.014    36.490
n1445.out[0] (.names)                                            0.261    36.751
n1446.in[0] (.names)                                             1.014    37.765
n1446.out[0] (.names)                                            0.261    38.026
n1447.in[2] (.names)                                             1.014    39.039
n1447.out[0] (.names)                                            0.261    39.300
n1448.in[1] (.names)                                             1.014    40.314
n1448.out[0] (.names)                                            0.261    40.575
n1418.in[3] (.names)                                             1.014    41.589
n1418.out[0] (.names)                                            0.261    41.850
n1419.in[0] (.names)                                             1.014    42.864
n1419.out[0] (.names)                                            0.261    43.125
n1421.in[1] (.names)                                             1.014    44.139
n1421.out[0] (.names)                                            0.261    44.400
n1422.in[0] (.names)                                             1.014    45.413
n1422.out[0] (.names)                                            0.261    45.674
n1424.in[1] (.names)                                             1.014    46.688
n1424.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1500.in[0] (.names)                                             1.014    49.238
n1500.out[0] (.names)                                            0.261    49.499
n1458.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1458.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n1501.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1535.in[3] (.names)                                             1.014    10.993
n1535.out[0] (.names)                                            0.261    11.254
n1537.in[0] (.names)                                             1.014    12.268
n1537.out[0] (.names)                                            0.261    12.529
n1538.in[0] (.names)                                             1.014    13.543
n1538.out[0] (.names)                                            0.261    13.804
n1509.in[0] (.names)                                             1.014    14.818
n1509.out[0] (.names)                                            0.261    15.079
n1411.in[2] (.names)                                             1.014    16.093
n1411.out[0] (.names)                                            0.261    16.354
n1413.in[1] (.names)                                             1.014    17.367
n1413.out[0] (.names)                                            0.261    17.628
n1464.in[1] (.names)                                             1.014    18.642
n1464.out[0] (.names)                                            0.261    18.903
n1466.in[1] (.names)                                             1.014    19.917
n1466.out[0] (.names)                                            0.261    20.178
n1467.in[0] (.names)                                             1.014    21.192
n1467.out[0] (.names)                                            0.261    21.453
n1475.in[0] (.names)                                             1.014    22.467
n1475.out[0] (.names)                                            0.261    22.728
n1470.in[1] (.names)                                             1.014    23.742
n1470.out[0] (.names)                                            0.261    24.003
n1471.in[0] (.names)                                             1.014    25.016
n1471.out[0] (.names)                                            0.261    25.277
n1472.in[1] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1474.in[0] (.names)                                             1.014    28.841
n1474.out[0] (.names)                                            0.261    29.102
n1479.in[0] (.names)                                             1.014    30.116
n1479.out[0] (.names)                                            0.261    30.377
n1460.in[0] (.names)                                             1.014    31.390
n1460.out[0] (.names)                                            0.261    31.651
n1443.in[1] (.names)                                             1.014    32.665
n1443.out[0] (.names)                                            0.261    32.926
n1444.in[3] (.names)                                             1.014    33.940
n1444.out[0] (.names)                                            0.261    34.201
n1449.in[0] (.names)                                             1.014    35.215
n1449.out[0] (.names)                                            0.261    35.476
n1445.in[0] (.names)                                             1.014    36.490
n1445.out[0] (.names)                                            0.261    36.751
n1446.in[0] (.names)                                             1.014    37.765
n1446.out[0] (.names)                                            0.261    38.026
n1447.in[2] (.names)                                             1.014    39.039
n1447.out[0] (.names)                                            0.261    39.300
n1448.in[1] (.names)                                             1.014    40.314
n1448.out[0] (.names)                                            0.261    40.575
n1418.in[3] (.names)                                             1.014    41.589
n1418.out[0] (.names)                                            0.261    41.850
n1419.in[0] (.names)                                             1.014    42.864
n1419.out[0] (.names)                                            0.261    43.125
n1421.in[1] (.names)                                             1.014    44.139
n1421.out[0] (.names)                                            0.261    44.400
n1422.in[0] (.names)                                             1.014    45.413
n1422.out[0] (.names)                                            0.261    45.674
n1424.in[1] (.names)                                             1.014    46.688
n1424.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1500.in[0] (.names)                                             1.014    49.238
n1500.out[0] (.names)                                            0.261    49.499
n1501.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1501.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1532.in[0] (.names)                                             1.014    10.993
n1532.out[0] (.names)                                            0.261    11.254
n1533.in[0] (.names)                                             1.014    12.268
n1533.out[0] (.names)                                            0.261    12.529
n1534.in[1] (.names)                                             1.014    13.543
n1534.out[0] (.names)                                            0.261    13.804
n1536.in[2] (.names)                                             1.014    14.818
n1536.out[0] (.names)                                            0.261    15.079
n1429.in[1] (.names)                                             1.014    16.093
n1429.out[0] (.names)                                            0.261    16.354
n1212.in[0] (.names)                                             1.014    17.367
n1212.out[0] (.names)                                            0.261    17.628
n1213.in[1] (.names)                                             1.014    18.642
n1213.out[0] (.names)                                            0.261    18.903
n1214.in[3] (.names)                                             1.014    19.917
n1214.out[0] (.names)                                            0.261    20.178
n1216.in[1] (.names)                                             1.014    21.192
n1216.out[0] (.names)                                            0.261    21.453
n1217.in[1] (.names)                                             1.014    22.467
n1217.out[0] (.names)                                            0.261    22.728
n1218.in[2] (.names)                                             1.014    23.742
n1218.out[0] (.names)                                            0.261    24.003
n1220.in[1] (.names)                                             1.014    25.016
n1220.out[0] (.names)                                            0.261    25.277
n1222.in[1] (.names)                                             1.014    26.291
n1222.out[0] (.names)                                            0.261    26.552
n1224.in[1] (.names)                                             1.014    27.566
n1224.out[0] (.names)                                            0.261    27.827
n1225.in[0] (.names)                                             1.014    28.841
n1225.out[0] (.names)                                            0.261    29.102
n1548.in[1] (.names)                                             1.014    30.116
n1548.out[0] (.names)                                            0.261    30.377
n1549.in[1] (.names)                                             1.014    31.390
n1549.out[0] (.names)                                            0.261    31.651
n1550.in[0] (.names)                                             1.014    32.665
n1550.out[0] (.names)                                            0.261    32.926
n1551.in[0] (.names)                                             1.014    33.940
n1551.out[0] (.names)                                            0.261    34.201
n1552.in[0] (.names)                                             1.014    35.215
n1552.out[0] (.names)                                            0.261    35.476
n1553.in[0] (.names)                                             1.014    36.490
n1553.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1596.in[1] (.names)                                             1.014    39.039
n1596.out[0] (.names)                                            0.261    39.300
n1597.in[0] (.names)                                             1.014    40.314
n1597.out[0] (.names)                                            0.261    40.575
n1598.in[0] (.names)                                             1.014    41.589
n1598.out[0] (.names)                                            0.261    41.850
n1601.in[1] (.names)                                             1.014    42.864
n1601.out[0] (.names)                                            0.261    43.125
n1603.in[1] (.names)                                             1.014    44.139
n1603.out[0] (.names)                                            0.261    44.400
n1605.in[0] (.names)                                             1.014    45.413
n1605.out[0] (.names)                                            0.261    45.674
n1592.in[0] (.names)                                             1.014    46.688
n1592.out[0] (.names)                                            0.261    46.949
n222.in[0] (.names)                                              1.014    47.963
n222.out[0] (.names)                                             0.261    48.224
n238.in[0] (.names)                                              1.014    49.238
n238.out[0] (.names)                                             0.261    49.499
n239.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n239.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1226.in[0] (.names)                                             1.014     3.344
n1226.out[0] (.names)                                            0.261     3.605
n1228.in[0] (.names)                                             1.014     4.619
n1228.out[0] (.names)                                            0.261     4.880
n1229.in[0] (.names)                                             1.014     5.894
n1229.out[0] (.names)                                            0.261     6.155
n1230.in[0] (.names)                                             1.014     7.169
n1230.out[0] (.names)                                            0.261     7.430
n1231.in[1] (.names)                                             1.014     8.444
n1231.out[0] (.names)                                            0.261     8.705
n1243.in[1] (.names)                                             1.014     9.719
n1243.out[0] (.names)                                            0.261     9.980
n1245.in[1] (.names)                                             1.014    10.993
n1245.out[0] (.names)                                            0.261    11.254
n1247.in[1] (.names)                                             1.014    12.268
n1247.out[0] (.names)                                            0.261    12.529
n1248.in[0] (.names)                                             1.014    13.543
n1248.out[0] (.names)                                            0.261    13.804
n1249.in[0] (.names)                                             1.014    14.818
n1249.out[0] (.names)                                            0.261    15.079
n1255.in[1] (.names)                                             1.014    16.093
n1255.out[0] (.names)                                            0.261    16.354
n1289.in[2] (.names)                                             1.014    17.367
n1289.out[0] (.names)                                            0.261    17.628
n1292.in[1] (.names)                                             1.014    18.642
n1292.out[0] (.names)                                            0.261    18.903
n1293.in[0] (.names)                                             1.014    19.917
n1293.out[0] (.names)                                            0.261    20.178
n1290.in[0] (.names)                                             1.014    21.192
n1290.out[0] (.names)                                            0.261    21.453
n1291.in[0] (.names)                                             1.014    22.467
n1291.out[0] (.names)                                            0.261    22.728
n1295.in[1] (.names)                                             1.014    23.742
n1295.out[0] (.names)                                            0.261    24.003
n1332.in[0] (.names)                                             1.014    25.016
n1332.out[0] (.names)                                            0.261    25.277
n1334.in[0] (.names)                                             1.014    26.291
n1334.out[0] (.names)                                            0.261    26.552
n1335.in[0] (.names)                                             1.014    27.566
n1335.out[0] (.names)                                            0.261    27.827
n1308.in[0] (.names)                                             1.014    28.841
n1308.out[0] (.names)                                            0.261    29.102
n1310.in[0] (.names)                                             1.014    30.116
n1310.out[0] (.names)                                            0.261    30.377
n1311.in[1] (.names)                                             1.014    31.390
n1311.out[0] (.names)                                            0.261    31.651
n1312.in[0] (.names)                                             1.014    32.665
n1312.out[0] (.names)                                            0.261    32.926
n1313.in[0] (.names)                                             1.014    33.940
n1313.out[0] (.names)                                            0.261    34.201
n1315.in[1] (.names)                                             1.014    35.215
n1315.out[0] (.names)                                            0.261    35.476
n1316.in[1] (.names)                                             1.014    36.490
n1316.out[0] (.names)                                            0.261    36.751
n1317.in[0] (.names)                                             1.014    37.765
n1317.out[0] (.names)                                            0.261    38.026
n1319.in[1] (.names)                                             1.014    39.039
n1319.out[0] (.names)                                            0.261    39.300
n1321.in[0] (.names)                                             1.014    40.314
n1321.out[0] (.names)                                            0.261    40.575
n1324.in[0] (.names)                                             1.014    41.589
n1324.out[0] (.names)                                            0.261    41.850
n1325.in[1] (.names)                                             1.014    42.864
n1325.out[0] (.names)                                            0.261    43.125
n240.in[0] (.names)                                              1.014    44.139
n240.out[0] (.names)                                             0.261    44.400
n1326.in[0] (.names)                                             1.014    45.413
n1326.out[0] (.names)                                            0.261    45.674
n220.in[0] (.names)                                              1.014    46.688
n220.out[0] (.names)                                             0.261    46.949
n1328.in[0] (.names)                                             1.014    47.963
n1328.out[0] (.names)                                            0.261    48.224
n188.in[1] (.names)                                              1.014    49.238
n188.out[0] (.names)                                             0.261    49.499
n189.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n189.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n1062.Q[0] (.latch clocked by pclk)
Endpoint  : n304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
n1062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1063.in[0] (.names)                                             1.014     2.070
n1063.out[0] (.names)                                            0.261     2.331
n1064.in[0] (.names)                                             1.014     3.344
n1064.out[0] (.names)                                            0.261     3.605
n1065.in[2] (.names)                                             1.014     4.619
n1065.out[0] (.names)                                            0.261     4.880
n952.in[1] (.names)                                              1.014     5.894
n952.out[0] (.names)                                             0.261     6.155
n953.in[0] (.names)                                              1.014     7.169
n953.out[0] (.names)                                             0.261     7.430
n959.in[1] (.names)                                              1.014     8.444
n959.out[0] (.names)                                             0.261     8.705
n961.in[0] (.names)                                              1.014     9.719
n961.out[0] (.names)                                             0.261     9.980
n962.in[0] (.names)                                              1.014    10.993
n962.out[0] (.names)                                             0.261    11.254
n963.in[0] (.names)                                              1.014    12.268
n963.out[0] (.names)                                             0.261    12.529
n964.in[1] (.names)                                              1.014    13.543
n964.out[0] (.names)                                             0.261    13.804
n955.in[0] (.names)                                              1.014    14.818
n955.out[0] (.names)                                             0.261    15.079
n956.in[0] (.names)                                              1.014    16.093
n956.out[0] (.names)                                             0.261    16.354
n957.in[1] (.names)                                              1.014    17.367
n957.out[0] (.names)                                             0.261    17.628
n968.in[2] (.names)                                              1.014    18.642
n968.out[0] (.names)                                             0.261    18.903
n969.in[0] (.names)                                              1.014    19.917
n969.out[0] (.names)                                             0.261    20.178
n908.in[1] (.names)                                              1.014    21.192
n908.out[0] (.names)                                             0.261    21.453
n971.in[0] (.names)                                              1.014    22.467
n971.out[0] (.names)                                             0.261    22.728
n972.in[0] (.names)                                              1.014    23.742
n972.out[0] (.names)                                             0.261    24.003
n920.in[0] (.names)                                              1.014    25.016
n920.out[0] (.names)                                             0.261    25.277
n923.in[2] (.names)                                              1.014    26.291
n923.out[0] (.names)                                             0.261    26.552
n925.in[3] (.names)                                              1.014    27.566
n925.out[0] (.names)                                             0.261    27.827
n926.in[0] (.names)                                              1.014    28.841
n926.out[0] (.names)                                             0.261    29.102
n927.in[0] (.names)                                              1.014    30.116
n927.out[0] (.names)                                             0.261    30.377
n928.in[1] (.names)                                              1.014    31.390
n928.out[0] (.names)                                             0.261    31.651
n931.in[2] (.names)                                              1.014    32.665
n931.out[0] (.names)                                             0.261    32.926
n933.in[2] (.names)                                              1.014    33.940
n933.out[0] (.names)                                             0.261    34.201
n934.in[2] (.names)                                              1.014    35.215
n934.out[0] (.names)                                             0.261    35.476
n935.in[0] (.names)                                              1.014    36.490
n935.out[0] (.names)                                             0.261    36.751
n936.in[0] (.names)                                              1.014    37.765
n936.out[0] (.names)                                             0.261    38.026
n940.in[2] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n534.in[0] (.names)                                              1.014    42.864
n534.out[0] (.names)                                             0.261    43.125
n535.in[0] (.names)                                              1.014    44.139
n535.out[0] (.names)                                             0.261    44.400
n537.in[2] (.names)                                              1.014    45.413
n537.out[0] (.names)                                             0.261    45.674
n539.in[1] (.names)                                              1.014    46.688
n539.out[0] (.names)                                             0.261    46.949
n540.in[1] (.names)                                              1.014    47.963
n540.out[0] (.names)                                             0.261    48.224
n303.in[0] (.names)                                              1.014    49.238
n303.out[0] (.names)                                             0.261    49.499
n304.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n304.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n1062.Q[0] (.latch clocked by pclk)
Endpoint  : n576.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
n1062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1063.in[0] (.names)                                             1.014     2.070
n1063.out[0] (.names)                                            0.261     2.331
n1064.in[0] (.names)                                             1.014     3.344
n1064.out[0] (.names)                                            0.261     3.605
n1065.in[2] (.names)                                             1.014     4.619
n1065.out[0] (.names)                                            0.261     4.880
n952.in[1] (.names)                                              1.014     5.894
n952.out[0] (.names)                                             0.261     6.155
n953.in[0] (.names)                                              1.014     7.169
n953.out[0] (.names)                                             0.261     7.430
n959.in[1] (.names)                                              1.014     8.444
n959.out[0] (.names)                                             0.261     8.705
n961.in[0] (.names)                                              1.014     9.719
n961.out[0] (.names)                                             0.261     9.980
n962.in[0] (.names)                                              1.014    10.993
n962.out[0] (.names)                                             0.261    11.254
n963.in[0] (.names)                                              1.014    12.268
n963.out[0] (.names)                                             0.261    12.529
n964.in[1] (.names)                                              1.014    13.543
n964.out[0] (.names)                                             0.261    13.804
n955.in[0] (.names)                                              1.014    14.818
n955.out[0] (.names)                                             0.261    15.079
n956.in[0] (.names)                                              1.014    16.093
n956.out[0] (.names)                                             0.261    16.354
n957.in[1] (.names)                                              1.014    17.367
n957.out[0] (.names)                                             0.261    17.628
n968.in[2] (.names)                                              1.014    18.642
n968.out[0] (.names)                                             0.261    18.903
n969.in[0] (.names)                                              1.014    19.917
n969.out[0] (.names)                                             0.261    20.178
n908.in[1] (.names)                                              1.014    21.192
n908.out[0] (.names)                                             0.261    21.453
n971.in[0] (.names)                                              1.014    22.467
n971.out[0] (.names)                                             0.261    22.728
n972.in[0] (.names)                                              1.014    23.742
n972.out[0] (.names)                                             0.261    24.003
n920.in[0] (.names)                                              1.014    25.016
n920.out[0] (.names)                                             0.261    25.277
n923.in[2] (.names)                                              1.014    26.291
n923.out[0] (.names)                                             0.261    26.552
n925.in[3] (.names)                                              1.014    27.566
n925.out[0] (.names)                                             0.261    27.827
n926.in[0] (.names)                                              1.014    28.841
n926.out[0] (.names)                                             0.261    29.102
n927.in[0] (.names)                                              1.014    30.116
n927.out[0] (.names)                                             0.261    30.377
n928.in[1] (.names)                                              1.014    31.390
n928.out[0] (.names)                                             0.261    31.651
n931.in[2] (.names)                                              1.014    32.665
n931.out[0] (.names)                                             0.261    32.926
n933.in[2] (.names)                                              1.014    33.940
n933.out[0] (.names)                                             0.261    34.201
n934.in[2] (.names)                                              1.014    35.215
n934.out[0] (.names)                                             0.261    35.476
n935.in[0] (.names)                                              1.014    36.490
n935.out[0] (.names)                                             0.261    36.751
n936.in[0] (.names)                                              1.014    37.765
n936.out[0] (.names)                                             0.261    38.026
n940.in[2] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n589.in[0] (.names)                                              1.014    42.864
n589.out[0] (.names)                                             0.261    43.125
n590.in[2] (.names)                                              1.014    44.139
n590.out[0] (.names)                                             0.261    44.400
n592.in[0] (.names)                                              1.014    45.413
n592.out[0] (.names)                                             0.261    45.674
n594.in[1] (.names)                                              1.014    46.688
n594.out[0] (.names)                                             0.261    46.949
n596.in[0] (.names)                                              1.014    47.963
n596.out[0] (.names)                                             0.261    48.224
n575.in[0] (.names)                                              1.014    49.238
n575.out[0] (.names)                                             0.261    49.499
n576.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n576.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n1062.Q[0] (.latch clocked by pclk)
Endpoint  : n302.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
n1062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1063.in[0] (.names)                                             1.014     2.070
n1063.out[0] (.names)                                            0.261     2.331
n1064.in[0] (.names)                                             1.014     3.344
n1064.out[0] (.names)                                            0.261     3.605
n1065.in[2] (.names)                                             1.014     4.619
n1065.out[0] (.names)                                            0.261     4.880
n952.in[1] (.names)                                              1.014     5.894
n952.out[0] (.names)                                             0.261     6.155
n953.in[0] (.names)                                              1.014     7.169
n953.out[0] (.names)                                             0.261     7.430
n959.in[1] (.names)                                              1.014     8.444
n959.out[0] (.names)                                             0.261     8.705
n961.in[0] (.names)                                              1.014     9.719
n961.out[0] (.names)                                             0.261     9.980
n962.in[0] (.names)                                              1.014    10.993
n962.out[0] (.names)                                             0.261    11.254
n963.in[0] (.names)                                              1.014    12.268
n963.out[0] (.names)                                             0.261    12.529
n964.in[1] (.names)                                              1.014    13.543
n964.out[0] (.names)                                             0.261    13.804
n955.in[0] (.names)                                              1.014    14.818
n955.out[0] (.names)                                             0.261    15.079
n956.in[0] (.names)                                              1.014    16.093
n956.out[0] (.names)                                             0.261    16.354
n957.in[1] (.names)                                              1.014    17.367
n957.out[0] (.names)                                             0.261    17.628
n968.in[2] (.names)                                              1.014    18.642
n968.out[0] (.names)                                             0.261    18.903
n969.in[0] (.names)                                              1.014    19.917
n969.out[0] (.names)                                             0.261    20.178
n908.in[1] (.names)                                              1.014    21.192
n908.out[0] (.names)                                             0.261    21.453
n971.in[0] (.names)                                              1.014    22.467
n971.out[0] (.names)                                             0.261    22.728
n972.in[0] (.names)                                              1.014    23.742
n972.out[0] (.names)                                             0.261    24.003
n920.in[0] (.names)                                              1.014    25.016
n920.out[0] (.names)                                             0.261    25.277
n923.in[2] (.names)                                              1.014    26.291
n923.out[0] (.names)                                             0.261    26.552
n925.in[3] (.names)                                              1.014    27.566
n925.out[0] (.names)                                             0.261    27.827
n926.in[0] (.names)                                              1.014    28.841
n926.out[0] (.names)                                             0.261    29.102
n927.in[0] (.names)                                              1.014    30.116
n927.out[0] (.names)                                             0.261    30.377
n928.in[1] (.names)                                              1.014    31.390
n928.out[0] (.names)                                             0.261    31.651
n931.in[2] (.names)                                              1.014    32.665
n931.out[0] (.names)                                             0.261    32.926
n933.in[2] (.names)                                              1.014    33.940
n933.out[0] (.names)                                             0.261    34.201
n934.in[2] (.names)                                              1.014    35.215
n934.out[0] (.names)                                             0.261    35.476
n935.in[0] (.names)                                              1.014    36.490
n935.out[0] (.names)                                             0.261    36.751
n936.in[0] (.names)                                              1.014    37.765
n936.out[0] (.names)                                             0.261    38.026
n940.in[2] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n589.in[0] (.names)                                              1.014    42.864
n589.out[0] (.names)                                             0.261    43.125
n590.in[2] (.names)                                              1.014    44.139
n590.out[0] (.names)                                             0.261    44.400
n592.in[0] (.names)                                              1.014    45.413
n592.out[0] (.names)                                             0.261    45.674
n594.in[1] (.names)                                              1.014    46.688
n594.out[0] (.names)                                             0.261    46.949
n596.in[0] (.names)                                              1.014    47.963
n596.out[0] (.names)                                             0.261    48.224
n301.in[0] (.names)                                              1.014    49.238
n301.out[0] (.names)                                             0.261    49.499
n302.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n302.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n231.Q[0] (.latch clocked by pclk)
Endpoint  : n256.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n231.clk[0] (.latch)                                             1.014     1.014
n231.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n809.in[0] (.names)                                              1.014     2.070
n809.out[0] (.names)                                             0.261     2.331
n812.in[1] (.names)                                              1.014     3.344
n812.out[0] (.names)                                             0.261     3.605
n655.in[0] (.names)                                              1.014     4.619
n655.out[0] (.names)                                             0.261     4.880
n810.in[0] (.names)                                              1.014     5.894
n810.out[0] (.names)                                             0.261     6.155
n751.in[1] (.names)                                              1.014     7.169
n751.out[0] (.names)                                             0.261     7.430
n752.in[2] (.names)                                              1.014     8.444
n752.out[0] (.names)                                             0.261     8.705
n754.in[2] (.names)                                              1.014     9.719
n754.out[0] (.names)                                             0.261     9.980
n756.in[0] (.names)                                              1.014    10.993
n756.out[0] (.names)                                             0.261    11.254
n759.in[0] (.names)                                              1.014    12.268
n759.out[0] (.names)                                             0.261    12.529
n764.in[0] (.names)                                              1.014    13.543
n764.out[0] (.names)                                             0.261    13.804
n767.in[1] (.names)                                              1.014    14.818
n767.out[0] (.names)                                             0.261    15.079
n761.in[1] (.names)                                              1.014    16.093
n761.out[0] (.names)                                             0.261    16.354
n688.in[0] (.names)                                              1.014    17.367
n688.out[0] (.names)                                             0.261    17.628
n768.in[1] (.names)                                              1.014    18.642
n768.out[0] (.names)                                             0.261    18.903
n769.in[1] (.names)                                              1.014    19.917
n769.out[0] (.names)                                             0.261    20.178
n770.in[0] (.names)                                              1.014    21.192
n770.out[0] (.names)                                             0.261    21.453
n771.in[0] (.names)                                              1.014    22.467
n771.out[0] (.names)                                             0.261    22.728
n772.in[0] (.names)                                              1.014    23.742
n772.out[0] (.names)                                             0.261    24.003
n786.in[1] (.names)                                              1.014    25.016
n786.out[0] (.names)                                             0.261    25.277
n787.in[0] (.names)                                              1.014    26.291
n787.out[0] (.names)                                             0.261    26.552
n788.in[0] (.names)                                              1.014    27.566
n788.out[0] (.names)                                             0.261    27.827
n789.in[1] (.names)                                              1.014    28.841
n789.out[0] (.names)                                             0.261    29.102
n793.in[0] (.names)                                              1.014    30.116
n793.out[0] (.names)                                             0.261    30.377
n794.in[1] (.names)                                              1.014    31.390
n794.out[0] (.names)                                             0.261    31.651
n795.in[0] (.names)                                              1.014    32.665
n795.out[0] (.names)                                             0.261    32.926
n798.in[0] (.names)                                              1.014    33.940
n798.out[0] (.names)                                             0.261    34.201
n799.in[0] (.names)                                              1.014    35.215
n799.out[0] (.names)                                             0.261    35.476
n568.in[0] (.names)                                              1.014    36.490
n568.out[0] (.names)                                             0.261    36.751
n569.in[2] (.names)                                              1.014    37.765
n569.out[0] (.names)                                             0.261    38.026
n571.in[0] (.names)                                              1.014    39.039
n571.out[0] (.names)                                             0.261    39.300
n572.in[0] (.names)                                              1.014    40.314
n572.out[0] (.names)                                             0.261    40.575
n566.in[0] (.names)                                              1.014    41.589
n566.out[0] (.names)                                             0.261    41.850
n567.in[0] (.names)                                              1.014    42.864
n567.out[0] (.names)                                             0.261    43.125
n574.in[0] (.names)                                              1.014    44.139
n574.out[0] (.names)                                             0.261    44.400
n1087.in[2] (.names)                                             1.014    45.413
n1087.out[0] (.names)                                            0.261    45.674
n1094.in[1] (.names)                                             1.014    46.688
n1094.out[0] (.names)                                            0.261    46.949
n1096.in[0] (.names)                                             1.014    47.963
n1096.out[0] (.names)                                            0.261    48.224
n255.in[1] (.names)                                              1.014    49.238
n255.out[0] (.names)                                             0.261    49.499
n256.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n256.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n231.Q[0] (.latch clocked by pclk)
Endpoint  : n280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n231.clk[0] (.latch)                                             1.014     1.014
n231.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n809.in[0] (.names)                                              1.014     2.070
n809.out[0] (.names)                                             0.261     2.331
n812.in[1] (.names)                                              1.014     3.344
n812.out[0] (.names)                                             0.261     3.605
n655.in[0] (.names)                                              1.014     4.619
n655.out[0] (.names)                                             0.261     4.880
n810.in[0] (.names)                                              1.014     5.894
n810.out[0] (.names)                                             0.261     6.155
n751.in[1] (.names)                                              1.014     7.169
n751.out[0] (.names)                                             0.261     7.430
n752.in[2] (.names)                                              1.014     8.444
n752.out[0] (.names)                                             0.261     8.705
n754.in[2] (.names)                                              1.014     9.719
n754.out[0] (.names)                                             0.261     9.980
n756.in[0] (.names)                                              1.014    10.993
n756.out[0] (.names)                                             0.261    11.254
n759.in[0] (.names)                                              1.014    12.268
n759.out[0] (.names)                                             0.261    12.529
n764.in[0] (.names)                                              1.014    13.543
n764.out[0] (.names)                                             0.261    13.804
n767.in[1] (.names)                                              1.014    14.818
n767.out[0] (.names)                                             0.261    15.079
n761.in[1] (.names)                                              1.014    16.093
n761.out[0] (.names)                                             0.261    16.354
n688.in[0] (.names)                                              1.014    17.367
n688.out[0] (.names)                                             0.261    17.628
n768.in[1] (.names)                                              1.014    18.642
n768.out[0] (.names)                                             0.261    18.903
n769.in[1] (.names)                                              1.014    19.917
n769.out[0] (.names)                                             0.261    20.178
n770.in[0] (.names)                                              1.014    21.192
n770.out[0] (.names)                                             0.261    21.453
n771.in[0] (.names)                                              1.014    22.467
n771.out[0] (.names)                                             0.261    22.728
n772.in[0] (.names)                                              1.014    23.742
n772.out[0] (.names)                                             0.261    24.003
n786.in[1] (.names)                                              1.014    25.016
n786.out[0] (.names)                                             0.261    25.277
n787.in[0] (.names)                                              1.014    26.291
n787.out[0] (.names)                                             0.261    26.552
n788.in[0] (.names)                                              1.014    27.566
n788.out[0] (.names)                                             0.261    27.827
n789.in[1] (.names)                                              1.014    28.841
n789.out[0] (.names)                                             0.261    29.102
n793.in[0] (.names)                                              1.014    30.116
n793.out[0] (.names)                                             0.261    30.377
n794.in[1] (.names)                                              1.014    31.390
n794.out[0] (.names)                                             0.261    31.651
n795.in[0] (.names)                                              1.014    32.665
n795.out[0] (.names)                                             0.261    32.926
n798.in[0] (.names)                                              1.014    33.940
n798.out[0] (.names)                                             0.261    34.201
n799.in[0] (.names)                                              1.014    35.215
n799.out[0] (.names)                                             0.261    35.476
n568.in[0] (.names)                                              1.014    36.490
n568.out[0] (.names)                                             0.261    36.751
n569.in[2] (.names)                                              1.014    37.765
n569.out[0] (.names)                                             0.261    38.026
n571.in[0] (.names)                                              1.014    39.039
n571.out[0] (.names)                                             0.261    39.300
n572.in[0] (.names)                                              1.014    40.314
n572.out[0] (.names)                                             0.261    40.575
n566.in[0] (.names)                                              1.014    41.589
n566.out[0] (.names)                                             0.261    41.850
n567.in[0] (.names)                                              1.014    42.864
n567.out[0] (.names)                                             0.261    43.125
n574.in[0] (.names)                                              1.014    44.139
n574.out[0] (.names)                                             0.261    44.400
n1087.in[2] (.names)                                             1.014    45.413
n1087.out[0] (.names)                                            0.261    45.674
n1094.in[1] (.names)                                             1.014    46.688
n1094.out[0] (.names)                                            0.261    46.949
n1096.in[0] (.names)                                             1.014    47.963
n1096.out[0] (.names)                                            0.261    48.224
n279.in[0] (.names)                                              1.014    49.238
n279.out[0] (.names)                                             0.261    49.499
n280.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n280.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n4921.Q[0] (.latch clocked by pclk)
Endpoint  : n4726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
n4921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5515.in[0] (.names)                                             1.014     2.070
n5515.out[0] (.names)                                            0.261     2.331
n5518.in[0] (.names)                                             1.014     3.344
n5518.out[0] (.names)                                            0.261     3.605
n5519.in[0] (.names)                                             1.014     4.619
n5519.out[0] (.names)                                            0.261     4.880
n5520.in[2] (.names)                                             1.014     5.894
n5520.out[0] (.names)                                            0.261     6.155
n5521.in[3] (.names)                                             1.014     7.169
n5521.out[0] (.names)                                            0.261     7.430
n5523.in[0] (.names)                                             1.014     8.444
n5523.out[0] (.names)                                            0.261     8.705
n5524.in[1] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4935.in[0] (.names)                                             1.014    10.993
n4935.out[0] (.names)                                            0.261    11.254
n4932.in[1] (.names)                                             1.014    12.268
n4932.out[0] (.names)                                            0.261    12.529
n4933.in[0] (.names)                                             1.014    13.543
n4933.out[0] (.names)                                            0.261    13.804
n4938.in[1] (.names)                                             1.014    14.818
n4938.out[0] (.names)                                            0.261    15.079
n4939.in[1] (.names)                                             1.014    16.093
n4939.out[0] (.names)                                            0.261    16.354
n4940.in[1] (.names)                                             1.014    17.367
n4940.out[0] (.names)                                            0.261    17.628
n4941.in[0] (.names)                                             1.014    18.642
n4941.out[0] (.names)                                            0.261    18.903
n4942.in[0] (.names)                                             1.014    19.917
n4942.out[0] (.names)                                            0.261    20.178
n4943.in[3] (.names)                                             1.014    21.192
n4943.out[0] (.names)                                            0.261    21.453
n4944.in[3] (.names)                                             1.014    22.467
n4944.out[0] (.names)                                            0.261    22.728
n4945.in[0] (.names)                                             1.014    23.742
n4945.out[0] (.names)                                            0.261    24.003
n4949.in[2] (.names)                                             1.014    25.016
n4949.out[0] (.names)                                            0.261    25.277
n4951.in[1] (.names)                                             1.014    26.291
n4951.out[0] (.names)                                            0.261    26.552
n4953.in[0] (.names)                                             1.014    27.566
n4953.out[0] (.names)                                            0.261    27.827
n4955.in[0] (.names)                                             1.014    28.841
n4955.out[0] (.names)                                            0.261    29.102
n4956.in[0] (.names)                                             1.014    30.116
n4956.out[0] (.names)                                            0.261    30.377
n4957.in[2] (.names)                                             1.014    31.390
n4957.out[0] (.names)                                            0.261    31.651
n4960.in[0] (.names)                                             1.014    32.665
n4960.out[0] (.names)                                            0.261    32.926
n4958.in[0] (.names)                                             1.014    33.940
n4958.out[0] (.names)                                            0.261    34.201
n4965.in[1] (.names)                                             1.014    35.215
n4965.out[0] (.names)                                            0.261    35.476
n5064.in[0] (.names)                                             1.014    36.490
n5064.out[0] (.names)                                            0.261    36.751
n5065.in[0] (.names)                                             1.014    37.765
n5065.out[0] (.names)                                            0.261    38.026
n5068.in[0] (.names)                                             1.014    39.039
n5068.out[0] (.names)                                            0.261    39.300
n5071.in[1] (.names)                                             1.014    40.314
n5071.out[0] (.names)                                            0.261    40.575
n5072.in[0] (.names)                                             1.014    41.589
n5072.out[0] (.names)                                            0.261    41.850
n4586.in[1] (.names)                                             1.014    42.864
n4586.out[0] (.names)                                            0.261    43.125
n5075.in[0] (.names)                                             1.014    44.139
n5075.out[0] (.names)                                            0.261    44.400
n5076.in[0] (.names)                                             1.014    45.413
n5076.out[0] (.names)                                            0.261    45.674
n5077.in[0] (.names)                                             1.014    46.688
n5077.out[0] (.names)                                            0.261    46.949
n5078.in[0] (.names)                                             1.014    47.963
n5078.out[0] (.names)                                            0.261    48.224
n4725.in[1] (.names)                                             1.014    49.238
n4725.out[0] (.names)                                            0.261    49.499
n4726.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4726.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n4921.Q[0] (.latch clocked by pclk)
Endpoint  : n4921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
n4921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5515.in[0] (.names)                                             1.014     2.070
n5515.out[0] (.names)                                            0.261     2.331
n5518.in[0] (.names)                                             1.014     3.344
n5518.out[0] (.names)                                            0.261     3.605
n5519.in[0] (.names)                                             1.014     4.619
n5519.out[0] (.names)                                            0.261     4.880
n5520.in[2] (.names)                                             1.014     5.894
n5520.out[0] (.names)                                            0.261     6.155
n5521.in[3] (.names)                                             1.014     7.169
n5521.out[0] (.names)                                            0.261     7.430
n5523.in[0] (.names)                                             1.014     8.444
n5523.out[0] (.names)                                            0.261     8.705
n5524.in[1] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4935.in[0] (.names)                                             1.014    10.993
n4935.out[0] (.names)                                            0.261    11.254
n4932.in[1] (.names)                                             1.014    12.268
n4932.out[0] (.names)                                            0.261    12.529
n4933.in[0] (.names)                                             1.014    13.543
n4933.out[0] (.names)                                            0.261    13.804
n4938.in[1] (.names)                                             1.014    14.818
n4938.out[0] (.names)                                            0.261    15.079
n4939.in[1] (.names)                                             1.014    16.093
n4939.out[0] (.names)                                            0.261    16.354
n4940.in[1] (.names)                                             1.014    17.367
n4940.out[0] (.names)                                            0.261    17.628
n4941.in[0] (.names)                                             1.014    18.642
n4941.out[0] (.names)                                            0.261    18.903
n4942.in[0] (.names)                                             1.014    19.917
n4942.out[0] (.names)                                            0.261    20.178
n4943.in[3] (.names)                                             1.014    21.192
n4943.out[0] (.names)                                            0.261    21.453
n4944.in[3] (.names)                                             1.014    22.467
n4944.out[0] (.names)                                            0.261    22.728
n4945.in[0] (.names)                                             1.014    23.742
n4945.out[0] (.names)                                            0.261    24.003
n4949.in[2] (.names)                                             1.014    25.016
n4949.out[0] (.names)                                            0.261    25.277
n4951.in[1] (.names)                                             1.014    26.291
n4951.out[0] (.names)                                            0.261    26.552
n4953.in[0] (.names)                                             1.014    27.566
n4953.out[0] (.names)                                            0.261    27.827
n4955.in[0] (.names)                                             1.014    28.841
n4955.out[0] (.names)                                            0.261    29.102
n4956.in[0] (.names)                                             1.014    30.116
n4956.out[0] (.names)                                            0.261    30.377
n4957.in[2] (.names)                                             1.014    31.390
n4957.out[0] (.names)                                            0.261    31.651
n4960.in[0] (.names)                                             1.014    32.665
n4960.out[0] (.names)                                            0.261    32.926
n4958.in[0] (.names)                                             1.014    33.940
n4958.out[0] (.names)                                            0.261    34.201
n4959.in[0] (.names)                                             1.014    35.215
n4959.out[0] (.names)                                            0.261    35.476
n4961.in[1] (.names)                                             1.014    36.490
n4961.out[0] (.names)                                            0.261    36.751
n4962.in[1] (.names)                                             1.014    37.765
n4962.out[0] (.names)                                            0.261    38.026
n4930.in[1] (.names)                                             1.014    39.039
n4930.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4968.in[3] (.names)                                             1.014    41.589
n4968.out[0] (.names)                                            0.261    41.850
n4980.in[1] (.names)                                             1.014    42.864
n4980.out[0] (.names)                                            0.261    43.125
n4981.in[3] (.names)                                             1.014    44.139
n4981.out[0] (.names)                                            0.261    44.400
n4982.in[1] (.names)                                             1.014    45.413
n4982.out[0] (.names)                                            0.261    45.674
n4983.in[0] (.names)                                             1.014    46.688
n4983.out[0] (.names)                                            0.261    46.949
n4984.in[0] (.names)                                             1.014    47.963
n4984.out[0] (.names)                                            0.261    48.224
n4920.in[0] (.names)                                             1.014    49.238
n4920.out[0] (.names)                                            0.261    49.499
n4921.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n9988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9991.in[1] (.names)                                             1.014    14.818
n9991.out[0] (.names)                                            0.261    15.079
n9992.in[2] (.names)                                             1.014    16.093
n9992.out[0] (.names)                                            0.261    16.354
n9995.in[0] (.names)                                             1.014    17.367
n9995.out[0] (.names)                                            0.261    17.628
n10000.in[0] (.names)                                            1.014    18.642
n10000.out[0] (.names)                                           0.261    18.903
n10001.in[0] (.names)                                            1.014    19.917
n10001.out[0] (.names)                                           0.261    20.178
n10002.in[1] (.names)                                            1.014    21.192
n10002.out[0] (.names)                                           0.261    21.453
n10004.in[0] (.names)                                            1.014    22.467
n10004.out[0] (.names)                                           0.261    22.728
n10005.in[0] (.names)                                            1.014    23.742
n10005.out[0] (.names)                                           0.261    24.003
n10006.in[0] (.names)                                            1.014    25.016
n10006.out[0] (.names)                                           0.261    25.277
n9997.in[0] (.names)                                             1.014    26.291
n9997.out[0] (.names)                                            0.261    26.552
n9998.in[0] (.names)                                             1.014    27.566
n9998.out[0] (.names)                                            0.261    27.827
n10007.in[2] (.names)                                            1.014    28.841
n10007.out[0] (.names)                                           0.261    29.102
n10008.in[0] (.names)                                            1.014    30.116
n10008.out[0] (.names)                                           0.261    30.377
n10009.in[1] (.names)                                            1.014    31.390
n10009.out[0] (.names)                                           0.261    31.651
n10010.in[1] (.names)                                            1.014    32.665
n10010.out[0] (.names)                                           0.261    32.926
n9960.in[0] (.names)                                             1.014    33.940
n9960.out[0] (.names)                                            0.261    34.201
n9962.in[1] (.names)                                             1.014    35.215
n9962.out[0] (.names)                                            0.261    35.476
n9971.in[1] (.names)                                             1.014    36.490
n9971.out[0] (.names)                                            0.261    36.751
n9972.in[2] (.names)                                             1.014    37.765
n9972.out[0] (.names)                                            0.261    38.026
n9974.in[0] (.names)                                             1.014    39.039
n9974.out[0] (.names)                                            0.261    39.300
n9976.in[0] (.names)                                             1.014    40.314
n9976.out[0] (.names)                                            0.261    40.575
n9977.in[0] (.names)                                             1.014    41.589
n9977.out[0] (.names)                                            0.261    41.850
n9978.in[0] (.names)                                             1.014    42.864
n9978.out[0] (.names)                                            0.261    43.125
n9979.in[0] (.names)                                             1.014    44.139
n9979.out[0] (.names)                                            0.261    44.400
n9981.in[2] (.names)                                             1.014    45.413
n9981.out[0] (.names)                                            0.261    45.674
n9982.in[0] (.names)                                             1.014    46.688
n9982.out[0] (.names)                                            0.261    46.949
n9423.in[0] (.names)                                             1.014    47.963
n9423.out[0] (.names)                                            0.261    48.224
n9987.in[1] (.names)                                             1.014    49.238
n9987.out[0] (.names)                                            0.261    49.499
n9988.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n9392.Q[0] (.latch clocked by pclk)
Endpoint  : n8780.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9392.clk[0] (.latch)                                            1.014     1.014
n9392.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9393.in[0] (.names)                                             1.014     2.070
n9393.out[0] (.names)                                            0.261     2.331
n9388.in[0] (.names)                                             1.014     3.344
n9388.out[0] (.names)                                            0.261     3.605
n9395.in[0] (.names)                                             1.014     4.619
n9395.out[0] (.names)                                            0.261     4.880
n9396.in[0] (.names)                                             1.014     5.894
n9396.out[0] (.names)                                            0.261     6.155
n9389.in[1] (.names)                                             1.014     7.169
n9389.out[0] (.names)                                            0.261     7.430
n9397.in[2] (.names)                                             1.014     8.444
n9397.out[0] (.names)                                            0.261     8.705
n9390.in[3] (.names)                                             1.014     9.719
n9390.out[0] (.names)                                            0.261     9.980
n9234.in[1] (.names)                                             1.014    10.993
n9234.out[0] (.names)                                            0.261    11.254
n9336.in[0] (.names)                                             1.014    12.268
n9336.out[0] (.names)                                            0.261    12.529
n9337.in[0] (.names)                                             1.014    13.543
n9337.out[0] (.names)                                            0.261    13.804
n9332.in[1] (.names)                                             1.014    14.818
n9332.out[0] (.names)                                            0.261    15.079
n9147.in[0] (.names)                                             1.014    16.093
n9147.out[0] (.names)                                            0.261    16.354
n9148.in[0] (.names)                                             1.014    17.367
n9148.out[0] (.names)                                            0.261    17.628
n9153.in[0] (.names)                                             1.014    18.642
n9153.out[0] (.names)                                            0.261    18.903
n9154.in[1] (.names)                                             1.014    19.917
n9154.out[0] (.names)                                            0.261    20.178
n9155.in[0] (.names)                                             1.014    21.192
n9155.out[0] (.names)                                            0.261    21.453
n9158.in[1] (.names)                                             1.014    22.467
n9158.out[0] (.names)                                            0.261    22.728
n9156.in[0] (.names)                                             1.014    23.742
n9156.out[0] (.names)                                            0.261    24.003
n9157.in[0] (.names)                                             1.014    25.016
n9157.out[0] (.names)                                            0.261    25.277
n9160.in[1] (.names)                                             1.014    26.291
n9160.out[0] (.names)                                            0.261    26.552
n9161.in[0] (.names)                                             1.014    27.566
n9161.out[0] (.names)                                            0.261    27.827
n9207.in[0] (.names)                                             1.014    28.841
n9207.out[0] (.names)                                            0.261    29.102
n9210.in[0] (.names)                                             1.014    30.116
n9210.out[0] (.names)                                            0.261    30.377
n9211.in[0] (.names)                                             1.014    31.390
n9211.out[0] (.names)                                            0.261    31.651
n9219.in[0] (.names)                                             1.014    32.665
n9219.out[0] (.names)                                            0.261    32.926
n9217.in[0] (.names)                                             1.014    33.940
n9217.out[0] (.names)                                            0.261    34.201
n9220.in[0] (.names)                                             1.014    35.215
n9220.out[0] (.names)                                            0.261    35.476
n9221.in[1] (.names)                                             1.014    36.490
n9221.out[0] (.names)                                            0.261    36.751
n9223.in[0] (.names)                                             1.014    37.765
n9223.out[0] (.names)                                            0.261    38.026
n9224.in[0] (.names)                                             1.014    39.039
n9224.out[0] (.names)                                            0.261    39.300
n9225.in[0] (.names)                                             1.014    40.314
n9225.out[0] (.names)                                            0.261    40.575
n9227.in[1] (.names)                                             1.014    41.589
n9227.out[0] (.names)                                            0.261    41.850
n9229.in[1] (.names)                                             1.014    42.864
n9229.out[0] (.names)                                            0.261    43.125
n9230.in[1] (.names)                                             1.014    44.139
n9230.out[0] (.names)                                            0.261    44.400
n9231.in[2] (.names)                                             1.014    45.413
n9231.out[0] (.names)                                            0.261    45.674
n9232.in[0] (.names)                                             1.014    46.688
n9232.out[0] (.names)                                            0.261    46.949
n8763.in[0] (.names)                                             1.014    47.963
n8763.out[0] (.names)                                            0.261    48.224
n8779.in[0] (.names)                                             1.014    49.238
n8779.out[0] (.names)                                            0.261    49.499
n8780.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8780.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n8240.Q[0] (.latch clocked by pclk)
Endpoint  : n8756.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8240.clk[0] (.latch)                                            1.014     1.014
n8240.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8833.in[0] (.names)                                             1.014     2.070
n8833.out[0] (.names)                                            0.261     2.331
n8834.in[0] (.names)                                             1.014     3.344
n8834.out[0] (.names)                                            0.261     3.605
n8896.in[2] (.names)                                             1.014     4.619
n8896.out[0] (.names)                                            0.261     4.880
n8897.in[2] (.names)                                             1.014     5.894
n8897.out[0] (.names)                                            0.261     6.155
n8900.in[0] (.names)                                             1.014     7.169
n8900.out[0] (.names)                                            0.261     7.430
n8903.in[1] (.names)                                             1.014     8.444
n8903.out[0] (.names)                                            0.261     8.705
n8904.in[0] (.names)                                             1.014     9.719
n8904.out[0] (.names)                                            0.261     9.980
n8921.in[0] (.names)                                             1.014    10.993
n8921.out[0] (.names)                                            0.261    11.254
n8924.in[0] (.names)                                             1.014    12.268
n8924.out[0] (.names)                                            0.261    12.529
n8925.in[0] (.names)                                             1.014    13.543
n8925.out[0] (.names)                                            0.261    13.804
n8926.in[0] (.names)                                             1.014    14.818
n8926.out[0] (.names)                                            0.261    15.079
n8931.in[2] (.names)                                             1.014    16.093
n8931.out[0] (.names)                                            0.261    16.354
n8932.in[1] (.names)                                             1.014    17.367
n8932.out[0] (.names)                                            0.261    17.628
n8935.in[1] (.names)                                             1.014    18.642
n8935.out[0] (.names)                                            0.261    18.903
n8946.in[3] (.names)                                             1.014    19.917
n8946.out[0] (.names)                                            0.261    20.178
n8948.in[1] (.names)                                             1.014    21.192
n8948.out[0] (.names)                                            0.261    21.453
n8949.in[0] (.names)                                             1.014    22.467
n8949.out[0] (.names)                                            0.261    22.728
n8950.in[0] (.names)                                             1.014    23.742
n8950.out[0] (.names)                                            0.261    24.003
n8951.in[2] (.names)                                             1.014    25.016
n8951.out[0] (.names)                                            0.261    25.277
n8952.in[1] (.names)                                             1.014    26.291
n8952.out[0] (.names)                                            0.261    26.552
n8953.in[1] (.names)                                             1.014    27.566
n8953.out[0] (.names)                                            0.261    27.827
n8954.in[0] (.names)                                             1.014    28.841
n8954.out[0] (.names)                                            0.261    29.102
n8837.in[0] (.names)                                             1.014    30.116
n8837.out[0] (.names)                                            0.261    30.377
n8958.in[0] (.names)                                             1.014    31.390
n8958.out[0] (.names)                                            0.261    31.651
n8956.in[0] (.names)                                             1.014    32.665
n8956.out[0] (.names)                                            0.261    32.926
n8957.in[0] (.names)                                             1.014    33.940
n8957.out[0] (.names)                                            0.261    34.201
n8959.in[1] (.names)                                             1.014    35.215
n8959.out[0] (.names)                                            0.261    35.476
n8960.in[1] (.names)                                             1.014    36.490
n8960.out[0] (.names)                                            0.261    36.751
n8961.in[3] (.names)                                             1.014    37.765
n8961.out[0] (.names)                                            0.261    38.026
n8962.in[1] (.names)                                             1.014    39.039
n8962.out[0] (.names)                                            0.261    39.300
n8963.in[0] (.names)                                             1.014    40.314
n8963.out[0] (.names)                                            0.261    40.575
n8964.in[0] (.names)                                             1.014    41.589
n8964.out[0] (.names)                                            0.261    41.850
n8965.in[0] (.names)                                             1.014    42.864
n8965.out[0] (.names)                                            0.261    43.125
n8966.in[0] (.names)                                             1.014    44.139
n8966.out[0] (.names)                                            0.261    44.400
n8968.in[1] (.names)                                             1.014    45.413
n8968.out[0] (.names)                                            0.261    45.674
n8969.in[0] (.names)                                             1.014    46.688
n8969.out[0] (.names)                                            0.261    46.949
n8757.in[1] (.names)                                             1.014    47.963
n8757.out[0] (.names)                                            0.261    48.224
n8755.in[0] (.names)                                             1.014    49.238
n8755.out[0] (.names)                                            0.261    49.499
n8756.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8756.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8716.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8262.in[0] (.names)                                             1.014     4.619
n8262.out[0] (.names)                                            0.261     4.880
n8355.in[1] (.names)                                             1.014     5.894
n8355.out[0] (.names)                                            0.261     6.155
n8356.in[1] (.names)                                             1.014     7.169
n8356.out[0] (.names)                                            0.261     7.430
n8357.in[1] (.names)                                             1.014     8.444
n8357.out[0] (.names)                                            0.261     8.705
n8358.in[0] (.names)                                             1.014     9.719
n8358.out[0] (.names)                                            0.261     9.980
n8359.in[1] (.names)                                             1.014    10.993
n8359.out[0] (.names)                                            0.261    11.254
n8360.in[0] (.names)                                             1.014    12.268
n8360.out[0] (.names)                                            0.261    12.529
n8361.in[0] (.names)                                             1.014    13.543
n8361.out[0] (.names)                                            0.261    13.804
n8352.in[0] (.names)                                             1.014    14.818
n8352.out[0] (.names)                                            0.261    15.079
n8362.in[0] (.names)                                             1.014    16.093
n8362.out[0] (.names)                                            0.261    16.354
n8364.in[3] (.names)                                             1.014    17.367
n8364.out[0] (.names)                                            0.261    17.628
n8416.in[1] (.names)                                             1.014    18.642
n8416.out[0] (.names)                                            0.261    18.903
n8417.in[0] (.names)                                             1.014    19.917
n8417.out[0] (.names)                                            0.261    20.178
n8414.in[1] (.names)                                             1.014    21.192
n8414.out[0] (.names)                                            0.261    21.453
n8415.in[1] (.names)                                             1.014    22.467
n8415.out[0] (.names)                                            0.261    22.728
n8421.in[1] (.names)                                             1.014    23.742
n8421.out[0] (.names)                                            0.261    24.003
n8406.in[0] (.names)                                             1.014    25.016
n8406.out[0] (.names)                                            0.261    25.277
n8422.in[0] (.names)                                             1.014    26.291
n8422.out[0] (.names)                                            0.261    26.552
n8423.in[0] (.names)                                             1.014    27.566
n8423.out[0] (.names)                                            0.261    27.827
n8424.in[0] (.names)                                             1.014    28.841
n8424.out[0] (.names)                                            0.261    29.102
n8710.in[2] (.names)                                             1.014    30.116
n8710.out[0] (.names)                                            0.261    30.377
n8727.in[2] (.names)                                             1.014    31.390
n8727.out[0] (.names)                                            0.261    31.651
n8728.in[1] (.names)                                             1.014    32.665
n8728.out[0] (.names)                                            0.261    32.926
n8730.in[2] (.names)                                             1.014    33.940
n8730.out[0] (.names)                                            0.261    34.201
n8731.in[0] (.names)                                             1.014    35.215
n8731.out[0] (.names)                                            0.261    35.476
n8732.in[1] (.names)                                             1.014    36.490
n8732.out[0] (.names)                                            0.261    36.751
n8734.in[0] (.names)                                             1.014    37.765
n8734.out[0] (.names)                                            0.261    38.026
n8735.in[0] (.names)                                             1.014    39.039
n8735.out[0] (.names)                                            0.261    39.300
n3282.in[1] (.names)                                             1.014    40.314
n3282.out[0] (.names)                                            0.261    40.575
n8737.in[2] (.names)                                             1.014    41.589
n8737.out[0] (.names)                                            0.261    41.850
n8739.in[0] (.names)                                             1.014    42.864
n8739.out[0] (.names)                                            0.261    43.125
n8740.in[0] (.names)                                             1.014    44.139
n8740.out[0] (.names)                                            0.261    44.400
n8741.in[2] (.names)                                             1.014    45.413
n8741.out[0] (.names)                                            0.261    45.674
n140.in[0] (.names)                                              1.014    46.688
n140.out[0] (.names)                                             0.261    46.949
n8255.in[0] (.names)                                             1.014    47.963
n8255.out[0] (.names)                                            0.261    48.224
n8715.in[1] (.names)                                             1.014    49.238
n8715.out[0] (.names)                                            0.261    49.499
n8716.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8716.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8265.in[0] (.names)                                             1.014     4.619
n8265.out[0] (.names)                                            0.261     4.880
n8269.in[2] (.names)                                             1.014     5.894
n8269.out[0] (.names)                                            0.261     6.155
n8273.in[0] (.names)                                             1.014     7.169
n8273.out[0] (.names)                                            0.261     7.430
n8274.in[0] (.names)                                             1.014     8.444
n8274.out[0] (.names)                                            0.261     8.705
n8275.in[0] (.names)                                             1.014     9.719
n8275.out[0] (.names)                                            0.261     9.980
n8271.in[0] (.names)                                             1.014    10.993
n8271.out[0] (.names)                                            0.261    11.254
n8277.in[0] (.names)                                             1.014    12.268
n8277.out[0] (.names)                                            0.261    12.529
n8278.in[0] (.names)                                             1.014    13.543
n8278.out[0] (.names)                                            0.261    13.804
n8279.in[1] (.names)                                             1.014    14.818
n8279.out[0] (.names)                                            0.261    15.079
n8282.in[2] (.names)                                             1.014    16.093
n8282.out[0] (.names)                                            0.261    16.354
n8308.in[0] (.names)                                             1.014    17.367
n8308.out[0] (.names)                                            0.261    17.628
n8309.in[1] (.names)                                             1.014    18.642
n8309.out[0] (.names)                                            0.261    18.903
n8311.in[1] (.names)                                             1.014    19.917
n8311.out[0] (.names)                                            0.261    20.178
n8313.in[0] (.names)                                             1.014    21.192
n8313.out[0] (.names)                                            0.261    21.453
n8321.in[0] (.names)                                             1.014    22.467
n8321.out[0] (.names)                                            0.261    22.728
n8315.in[0] (.names)                                             1.014    23.742
n8315.out[0] (.names)                                            0.261    24.003
n8284.in[0] (.names)                                             1.014    25.016
n8284.out[0] (.names)                                            0.261    25.277
n8339.in[0] (.names)                                             1.014    26.291
n8339.out[0] (.names)                                            0.261    26.552
n8342.in[1] (.names)                                             1.014    27.566
n8342.out[0] (.names)                                            0.261    27.827
n8343.in[0] (.names)                                             1.014    28.841
n8343.out[0] (.names)                                            0.261    29.102
n8345.in[1] (.names)                                             1.014    30.116
n8345.out[0] (.names)                                            0.261    30.377
n8347.in[0] (.names)                                             1.014    31.390
n8347.out[0] (.names)                                            0.261    31.651
n9078.in[0] (.names)                                             1.014    32.665
n9078.out[0] (.names)                                            0.261    32.926
n9079.in[0] (.names)                                             1.014    33.940
n9079.out[0] (.names)                                            0.261    34.201
n9082.in[0] (.names)                                             1.014    35.215
n9082.out[0] (.names)                                            0.261    35.476
n9075.in[0] (.names)                                             1.014    36.490
n9075.out[0] (.names)                                            0.261    36.751
n9080.in[0] (.names)                                             1.014    37.765
n9080.out[0] (.names)                                            0.261    38.026
n9081.in[0] (.names)                                             1.014    39.039
n9081.out[0] (.names)                                            0.261    39.300
n9038.in[3] (.names)                                             1.014    40.314
n9038.out[0] (.names)                                            0.261    40.575
n3272.in[2] (.names)                                             1.014    41.589
n3272.out[0] (.names)                                            0.261    41.850
n9046.in[2] (.names)                                             1.014    42.864
n9046.out[0] (.names)                                            0.261    43.125
n9047.in[2] (.names)                                             1.014    44.139
n9047.out[0] (.names)                                            0.261    44.400
n9049.in[0] (.names)                                             1.014    45.413
n9049.out[0] (.names)                                            0.261    45.674
n9050.in[0] (.names)                                             1.014    46.688
n9050.out[0] (.names)                                            0.261    46.949
n9051.in[0] (.names)                                             1.014    47.963
n9051.out[0] (.names)                                            0.261    48.224
n8759.in[0] (.names)                                             1.014    49.238
n8759.out[0] (.names)                                            0.261    49.499
n8760.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8760.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8622.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8262.in[0] (.names)                                             1.014     4.619
n8262.out[0] (.names)                                            0.261     4.880
n8658.in[1] (.names)                                             1.014     5.894
n8658.out[0] (.names)                                            0.261     6.155
n8660.in[3] (.names)                                             1.014     7.169
n8660.out[0] (.names)                                            0.261     7.430
n8661.in[0] (.names)                                             1.014     8.444
n8661.out[0] (.names)                                            0.261     8.705
n8662.in[0] (.names)                                             1.014     9.719
n8662.out[0] (.names)                                            0.261     9.980
n8663.in[1] (.names)                                             1.014    10.993
n8663.out[0] (.names)                                            0.261    11.254
n8664.in[0] (.names)                                             1.014    12.268
n8664.out[0] (.names)                                            0.261    12.529
n8665.in[0] (.names)                                             1.014    13.543
n8665.out[0] (.names)                                            0.261    13.804
n8666.in[0] (.names)                                             1.014    14.818
n8666.out[0] (.names)                                            0.261    15.079
n8657.in[1] (.names)                                             1.014    16.093
n8657.out[0] (.names)                                            0.261    16.354
n8573.in[0] (.names)                                             1.014    17.367
n8573.out[0] (.names)                                            0.261    17.628
n8630.in[2] (.names)                                             1.014    18.642
n8630.out[0] (.names)                                            0.261    18.903
n8643.in[1] (.names)                                             1.014    19.917
n8643.out[0] (.names)                                            0.261    20.178
n8644.in[1] (.names)                                             1.014    21.192
n8644.out[0] (.names)                                            0.261    21.453
n8631.in[0] (.names)                                             1.014    22.467
n8631.out[0] (.names)                                            0.261    22.728
n8632.in[0] (.names)                                             1.014    23.742
n8632.out[0] (.names)                                            0.261    24.003
n8633.in[1] (.names)                                             1.014    25.016
n8633.out[0] (.names)                                            0.261    25.277
n8635.in[2] (.names)                                             1.014    26.291
n8635.out[0] (.names)                                            0.261    26.552
n8649.in[1] (.names)                                             1.014    27.566
n8649.out[0] (.names)                                            0.261    27.827
n8650.in[1] (.names)                                             1.014    28.841
n8650.out[0] (.names)                                            0.261    29.102
n8651.in[0] (.names)                                             1.014    30.116
n8651.out[0] (.names)                                            0.261    30.377
n8652.in[1] (.names)                                             1.014    31.390
n8652.out[0] (.names)                                            0.261    31.651
n8653.in[0] (.names)                                             1.014    32.665
n8653.out[0] (.names)                                            0.261    32.926
n8654.in[0] (.names)                                             1.014    33.940
n8654.out[0] (.names)                                            0.261    34.201
n8655.in[0] (.names)                                             1.014    35.215
n8655.out[0] (.names)                                            0.261    35.476
n8656.in[1] (.names)                                             1.014    36.490
n8656.out[0] (.names)                                            0.261    36.751
n8629.in[0] (.names)                                             1.014    37.765
n8629.out[0] (.names)                                            0.261    38.026
n8623.in[0] (.names)                                             1.014    39.039
n8623.out[0] (.names)                                            0.261    39.300
n8624.in[0] (.names)                                             1.014    40.314
n8624.out[0] (.names)                                            0.261    40.575
n8645.in[2] (.names)                                             1.014    41.589
n8645.out[0] (.names)                                            0.261    41.850
n8647.in[1] (.names)                                             1.014    42.864
n8647.out[0] (.names)                                            0.261    43.125
n8648.in[0] (.names)                                             1.014    44.139
n8648.out[0] (.names)                                            0.261    44.400
n104.in[0] (.names)                                              1.014    45.413
n104.out[0] (.names)                                             0.261    45.674
n8619.in[0] (.names)                                             1.014    46.688
n8619.out[0] (.names)                                            0.261    46.949
n8620.in[2] (.names)                                             1.014    47.963
n8620.out[0] (.names)                                            0.261    48.224
n8621.in[1] (.names)                                             1.014    49.238
n8621.out[0] (.names)                                            0.261    49.499
n8622.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8622.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8317.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8262.in[0] (.names)                                             1.014     4.619
n8262.out[0] (.names)                                            0.261     4.880
n8280.in[0] (.names)                                             1.014     5.894
n8280.out[0] (.names)                                            0.261     6.155
n8281.in[0] (.names)                                             1.014     7.169
n8281.out[0] (.names)                                            0.261     7.430
n8322.in[1] (.names)                                             1.014     8.444
n8322.out[0] (.names)                                            0.261     8.705
n8323.in[0] (.names)                                             1.014     9.719
n8323.out[0] (.names)                                            0.261     9.980
n8325.in[0] (.names)                                             1.014    10.993
n8325.out[0] (.names)                                            0.261    11.254
n8326.in[0] (.names)                                             1.014    12.268
n8326.out[0] (.names)                                            0.261    12.529
n8329.in[0] (.names)                                             1.014    13.543
n8329.out[0] (.names)                                            0.261    13.804
n8330.in[0] (.names)                                             1.014    14.818
n8330.out[0] (.names)                                            0.261    15.079
n8333.in[0] (.names)                                             1.014    16.093
n8333.out[0] (.names)                                            0.261    16.354
n8334.in[0] (.names)                                             1.014    17.367
n8334.out[0] (.names)                                            0.261    17.628
n8335.in[2] (.names)                                             1.014    18.642
n8335.out[0] (.names)                                            0.261    18.903
n8336.in[1] (.names)                                             1.014    19.917
n8336.out[0] (.names)                                            0.261    20.178
n8338.in[0] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n8298.in[0] (.names)                                             1.014    22.467
n8298.out[0] (.names)                                            0.261    22.728
n8299.in[0] (.names)                                             1.014    23.742
n8299.out[0] (.names)                                            0.261    24.003
n8303.in[0] (.names)                                             1.014    25.016
n8303.out[0] (.names)                                            0.261    25.277
n8305.in[0] (.names)                                             1.014    26.291
n8305.out[0] (.names)                                            0.261    26.552
n8306.in[0] (.names)                                             1.014    27.566
n8306.out[0] (.names)                                            0.261    27.827
n8307.in[1] (.names)                                             1.014    28.841
n8307.out[0] (.names)                                            0.261    29.102
n8287.in[0] (.names)                                             1.014    30.116
n8287.out[0] (.names)                                            0.261    30.377
n8288.in[0] (.names)                                             1.014    31.390
n8288.out[0] (.names)                                            0.261    31.651
n8289.in[1] (.names)                                             1.014    32.665
n8289.out[0] (.names)                                            0.261    32.926
n8290.in[2] (.names)                                             1.014    33.940
n8290.out[0] (.names)                                            0.261    34.201
n8291.in[2] (.names)                                             1.014    35.215
n8291.out[0] (.names)                                            0.261    35.476
n8293.in[0] (.names)                                             1.014    36.490
n8293.out[0] (.names)                                            0.261    36.751
n8294.in[0] (.names)                                             1.014    37.765
n8294.out[0] (.names)                                            0.261    38.026
n8295.in[1] (.names)                                             1.014    39.039
n8295.out[0] (.names)                                            0.261    39.300
n8297.in[2] (.names)                                             1.014    40.314
n8297.out[0] (.names)                                            0.261    40.575
n8318.in[1] (.names)                                             1.014    41.589
n8318.out[0] (.names)                                            0.261    41.850
n8314.in[0] (.names)                                             1.014    42.864
n8314.out[0] (.names)                                            0.261    43.125
n8245.in[0] (.names)                                             1.014    44.139
n8245.out[0] (.names)                                            0.261    44.400
n8316.in[3] (.names)                                             1.014    45.413
n8316.out[0] (.names)                                            0.261    45.674
n8319.in[0] (.names)                                             1.014    46.688
n8319.out[0] (.names)                                            0.261    46.949
n8320.in[0] (.names)                                             1.014    47.963
n8320.out[0] (.names)                                            0.261    48.224
n8247.in[0] (.names)                                             1.014    49.238
n8247.out[0] (.names)                                            0.261    49.499
n8317.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8317.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n8264.Q[0] (.latch clocked by pclk)
Endpoint  : n8248.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8264.clk[0] (.latch)                                            1.014     1.014
n8264.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8267.in[0] (.names)                                             1.014     2.070
n8267.out[0] (.names)                                            0.261     2.331
n8261.in[0] (.names)                                             1.014     3.344
n8261.out[0] (.names)                                            0.261     3.605
n8262.in[0] (.names)                                             1.014     4.619
n8262.out[0] (.names)                                            0.261     4.880
n8280.in[0] (.names)                                             1.014     5.894
n8280.out[0] (.names)                                            0.261     6.155
n8281.in[0] (.names)                                             1.014     7.169
n8281.out[0] (.names)                                            0.261     7.430
n8322.in[1] (.names)                                             1.014     8.444
n8322.out[0] (.names)                                            0.261     8.705
n8323.in[0] (.names)                                             1.014     9.719
n8323.out[0] (.names)                                            0.261     9.980
n8325.in[0] (.names)                                             1.014    10.993
n8325.out[0] (.names)                                            0.261    11.254
n8326.in[0] (.names)                                             1.014    12.268
n8326.out[0] (.names)                                            0.261    12.529
n8329.in[0] (.names)                                             1.014    13.543
n8329.out[0] (.names)                                            0.261    13.804
n8330.in[0] (.names)                                             1.014    14.818
n8330.out[0] (.names)                                            0.261    15.079
n8333.in[0] (.names)                                             1.014    16.093
n8333.out[0] (.names)                                            0.261    16.354
n8334.in[0] (.names)                                             1.014    17.367
n8334.out[0] (.names)                                            0.261    17.628
n8335.in[2] (.names)                                             1.014    18.642
n8335.out[0] (.names)                                            0.261    18.903
n8336.in[1] (.names)                                             1.014    19.917
n8336.out[0] (.names)                                            0.261    20.178
n8338.in[0] (.names)                                             1.014    21.192
n8338.out[0] (.names)                                            0.261    21.453
n8298.in[0] (.names)                                             1.014    22.467
n8298.out[0] (.names)                                            0.261    22.728
n8299.in[0] (.names)                                             1.014    23.742
n8299.out[0] (.names)                                            0.261    24.003
n8303.in[0] (.names)                                             1.014    25.016
n8303.out[0] (.names)                                            0.261    25.277
n8305.in[0] (.names)                                             1.014    26.291
n8305.out[0] (.names)                                            0.261    26.552
n8306.in[0] (.names)                                             1.014    27.566
n8306.out[0] (.names)                                            0.261    27.827
n8307.in[1] (.names)                                             1.014    28.841
n8307.out[0] (.names)                                            0.261    29.102
n8287.in[0] (.names)                                             1.014    30.116
n8287.out[0] (.names)                                            0.261    30.377
n8288.in[0] (.names)                                             1.014    31.390
n8288.out[0] (.names)                                            0.261    31.651
n8289.in[1] (.names)                                             1.014    32.665
n8289.out[0] (.names)                                            0.261    32.926
n8290.in[2] (.names)                                             1.014    33.940
n8290.out[0] (.names)                                            0.261    34.201
n8291.in[2] (.names)                                             1.014    35.215
n8291.out[0] (.names)                                            0.261    35.476
n8293.in[0] (.names)                                             1.014    36.490
n8293.out[0] (.names)                                            0.261    36.751
n8294.in[0] (.names)                                             1.014    37.765
n8294.out[0] (.names)                                            0.261    38.026
n8295.in[1] (.names)                                             1.014    39.039
n8295.out[0] (.names)                                            0.261    39.300
n8297.in[2] (.names)                                             1.014    40.314
n8297.out[0] (.names)                                            0.261    40.575
n8318.in[1] (.names)                                             1.014    41.589
n8318.out[0] (.names)                                            0.261    41.850
n8314.in[0] (.names)                                             1.014    42.864
n8314.out[0] (.names)                                            0.261    43.125
n8245.in[0] (.names)                                             1.014    44.139
n8245.out[0] (.names)                                            0.261    44.400
n8316.in[3] (.names)                                             1.014    45.413
n8316.out[0] (.names)                                            0.261    45.674
n8319.in[0] (.names)                                             1.014    46.688
n8319.out[0] (.names)                                            0.261    46.949
n8320.in[0] (.names)                                             1.014    47.963
n8320.out[0] (.names)                                            0.261    48.224
n8247.in[0] (.names)                                             1.014    49.238
n8247.out[0] (.names)                                            0.261    49.499
n8248.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8248.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n7721.Q[0] (.latch clocked by pclk)
Endpoint  : n6164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7721.clk[0] (.latch)                                            1.014     1.014
n7721.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7722.in[0] (.names)                                             1.014     2.070
n7722.out[0] (.names)                                            0.261     2.331
n7723.in[0] (.names)                                             1.014     3.344
n7723.out[0] (.names)                                            0.261     3.605
n7724.in[1] (.names)                                             1.014     4.619
n7724.out[0] (.names)                                            0.261     4.880
n7726.in[0] (.names)                                             1.014     5.894
n7726.out[0] (.names)                                            0.261     6.155
n7727.in[0] (.names)                                             1.014     7.169
n7727.out[0] (.names)                                            0.261     7.430
n7728.in[0] (.names)                                             1.014     8.444
n7728.out[0] (.names)                                            0.261     8.705
n7711.in[0] (.names)                                             1.014     9.719
n7711.out[0] (.names)                                            0.261     9.980
n7729.in[0] (.names)                                             1.014    10.993
n7729.out[0] (.names)                                            0.261    11.254
n7730.in[0] (.names)                                             1.014    12.268
n7730.out[0] (.names)                                            0.261    12.529
n7712.in[1] (.names)                                             1.014    13.543
n7712.out[0] (.names)                                            0.261    13.804
n7705.in[0] (.names)                                             1.014    14.818
n7705.out[0] (.names)                                            0.261    15.079
n7706.in[0] (.names)                                             1.014    16.093
n7706.out[0] (.names)                                            0.261    16.354
n7708.in[0] (.names)                                             1.014    17.367
n7708.out[0] (.names)                                            0.261    17.628
n7709.in[0] (.names)                                             1.014    18.642
n7709.out[0] (.names)                                            0.261    18.903
n7710.in[1] (.names)                                             1.014    19.917
n7710.out[0] (.names)                                            0.261    20.178
n7713.in[1] (.names)                                             1.014    21.192
n7713.out[0] (.names)                                            0.261    21.453
n7714.in[0] (.names)                                             1.014    22.467
n7714.out[0] (.names)                                            0.261    22.728
n7318.in[0] (.names)                                             1.014    23.742
n7318.out[0] (.names)                                            0.261    24.003
n7319.in[3] (.names)                                             1.014    25.016
n7319.out[0] (.names)                                            0.261    25.277
n7329.in[0] (.names)                                             1.014    26.291
n7329.out[0] (.names)                                            0.261    26.552
n7330.in[0] (.names)                                             1.014    27.566
n7330.out[0] (.names)                                            0.261    27.827
n7331.in[0] (.names)                                             1.014    28.841
n7331.out[0] (.names)                                            0.261    29.102
n7332.in[0] (.names)                                             1.014    30.116
n7332.out[0] (.names)                                            0.261    30.377
n7326.in[0] (.names)                                             1.014    31.390
n7326.out[0] (.names)                                            0.261    31.651
n7327.in[1] (.names)                                             1.014    32.665
n7327.out[0] (.names)                                            0.261    32.926
n7328.in[0] (.names)                                             1.014    33.940
n7328.out[0] (.names)                                            0.261    34.201
n7314.in[0] (.names)                                             1.014    35.215
n7314.out[0] (.names)                                            0.261    35.476
n7335.in[0] (.names)                                             1.014    36.490
n7335.out[0] (.names)                                            0.261    36.751
n7346.in[0] (.names)                                             1.014    37.765
n7346.out[0] (.names)                                            0.261    38.026
n7348.in[0] (.names)                                             1.014    39.039
n7348.out[0] (.names)                                            0.261    39.300
n7349.in[1] (.names)                                             1.014    40.314
n7349.out[0] (.names)                                            0.261    40.575
n7350.in[0] (.names)                                             1.014    41.589
n7350.out[0] (.names)                                            0.261    41.850
n7351.in[0] (.names)                                             1.014    42.864
n7351.out[0] (.names)                                            0.261    43.125
n7343.in[0] (.names)                                             1.014    44.139
n7343.out[0] (.names)                                            0.261    44.400
n7344.in[0] (.names)                                             1.014    45.413
n7344.out[0] (.names)                                            0.261    45.674
n6705.in[1] (.names)                                             1.014    46.688
n6705.out[0] (.names)                                            0.261    46.949
n7345.in[2] (.names)                                             1.014    47.963
n7345.out[0] (.names)                                            0.261    48.224
n6163.in[0] (.names)                                             1.014    49.238
n6163.out[0] (.names)                                            0.261    49.499
n6164.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n7553.Q[0] (.latch clocked by pclk)
Endpoint  : n7146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7553.clk[0] (.latch)                                            1.014     1.014
n7553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7554.in[0] (.names)                                             1.014     2.070
n7554.out[0] (.names)                                            0.261     2.331
n7555.in[0] (.names)                                             1.014     3.344
n7555.out[0] (.names)                                            0.261     3.605
n7468.in[0] (.names)                                             1.014     4.619
n7468.out[0] (.names)                                            0.261     4.880
n7322.in[0] (.names)                                             1.014     5.894
n7322.out[0] (.names)                                            0.261     6.155
n7465.in[1] (.names)                                             1.014     7.169
n7465.out[0] (.names)                                            0.261     7.430
n7466.in[2] (.names)                                             1.014     8.444
n7466.out[0] (.names)                                            0.261     8.705
n7470.in[0] (.names)                                             1.014     9.719
n7470.out[0] (.names)                                            0.261     9.980
n7473.in[1] (.names)                                             1.014    10.993
n7473.out[0] (.names)                                            0.261    11.254
n7474.in[0] (.names)                                             1.014    12.268
n7474.out[0] (.names)                                            0.261    12.529
n7475.in[0] (.names)                                             1.014    13.543
n7475.out[0] (.names)                                            0.261    13.804
n7477.in[1] (.names)                                             1.014    14.818
n7477.out[0] (.names)                                            0.261    15.079
n7478.in[0] (.names)                                             1.014    16.093
n7478.out[0] (.names)                                            0.261    16.354
n7479.in[0] (.names)                                             1.014    17.367
n7479.out[0] (.names)                                            0.261    17.628
n7498.in[1] (.names)                                             1.014    18.642
n7498.out[0] (.names)                                            0.261    18.903
n7505.in[1] (.names)                                             1.014    19.917
n7505.out[0] (.names)                                            0.261    20.178
n7506.in[0] (.names)                                             1.014    21.192
n7506.out[0] (.names)                                            0.261    21.453
n7500.in[1] (.names)                                             1.014    22.467
n7500.out[0] (.names)                                            0.261    22.728
n7499.in[1] (.names)                                             1.014    23.742
n7499.out[0] (.names)                                            0.261    24.003
n7501.in[0] (.names)                                             1.014    25.016
n7501.out[0] (.names)                                            0.261    25.277
n7504.in[1] (.names)                                             1.014    26.291
n7504.out[0] (.names)                                            0.261    26.552
n7508.in[1] (.names)                                             1.014    27.566
n7508.out[0] (.names)                                            0.261    27.827
n7516.in[1] (.names)                                             1.014    28.841
n7516.out[0] (.names)                                            0.261    29.102
n7517.in[0] (.names)                                             1.014    30.116
n7517.out[0] (.names)                                            0.261    30.377
n7518.in[0] (.names)                                             1.014    31.390
n7518.out[0] (.names)                                            0.261    31.651
n7521.in[1] (.names)                                             1.014    32.665
n7521.out[0] (.names)                                            0.261    32.926
n7525.in[1] (.names)                                             1.014    33.940
n7525.out[0] (.names)                                            0.261    34.201
n7526.in[1] (.names)                                             1.014    35.215
n7526.out[0] (.names)                                            0.261    35.476
n7527.in[0] (.names)                                             1.014    36.490
n7527.out[0] (.names)                                            0.261    36.751
n7531.in[3] (.names)                                             1.014    37.765
n7531.out[0] (.names)                                            0.261    38.026
n7532.in[0] (.names)                                             1.014    39.039
n7532.out[0] (.names)                                            0.261    39.300
n7533.in[1] (.names)                                             1.014    40.314
n7533.out[0] (.names)                                            0.261    40.575
n7534.in[1] (.names)                                             1.014    41.589
n7534.out[0] (.names)                                            0.261    41.850
n7536.in[1] (.names)                                             1.014    42.864
n7536.out[0] (.names)                                            0.261    43.125
n7537.in[0] (.names)                                             1.014    44.139
n7537.out[0] (.names)                                            0.261    44.400
n7538.in[0] (.names)                                             1.014    45.413
n7538.out[0] (.names)                                            0.261    45.674
n7153.in[0] (.names)                                             1.014    46.688
n7153.out[0] (.names)                                            0.261    46.949
n7143.in[0] (.names)                                             1.014    47.963
n7143.out[0] (.names)                                            0.261    48.224
n7145.in[0] (.names)                                             1.014    49.238
n7145.out[0] (.names)                                            0.261    49.499
n7146.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7146.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n6496.Q[0] (.latch clocked by pclk)
Endpoint  : n5575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6496.clk[0] (.latch)                                            1.014     1.014
n6496.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6486.in[0] (.names)                                             1.014     2.070
n6486.out[0] (.names)                                            0.261     2.331
n6488.in[0] (.names)                                             1.014     3.344
n6488.out[0] (.names)                                            0.261     3.605
n6476.in[1] (.names)                                             1.014     4.619
n6476.out[0] (.names)                                            0.261     4.880
n6601.in[2] (.names)                                             1.014     5.894
n6601.out[0] (.names)                                            0.261     6.155
n6602.in[1] (.names)                                             1.014     7.169
n6602.out[0] (.names)                                            0.261     7.430
n6603.in[0] (.names)                                             1.014     8.444
n6603.out[0] (.names)                                            0.261     8.705
n6604.in[0] (.names)                                             1.014     9.719
n6604.out[0] (.names)                                            0.261     9.980
n6600.in[0] (.names)                                             1.014    10.993
n6600.out[0] (.names)                                            0.261    11.254
n6553.in[0] (.names)                                             1.014    12.268
n6553.out[0] (.names)                                            0.261    12.529
n6597.in[1] (.names)                                             1.014    13.543
n6597.out[0] (.names)                                            0.261    13.804
n6598.in[0] (.names)                                             1.014    14.818
n6598.out[0] (.names)                                            0.261    15.079
n6557.in[0] (.names)                                             1.014    16.093
n6557.out[0] (.names)                                            0.261    16.354
n6599.in[0] (.names)                                             1.014    17.367
n6599.out[0] (.names)                                            0.261    17.628
n6561.in[0] (.names)                                             1.014    18.642
n6561.out[0] (.names)                                            0.261    18.903
n6563.in[1] (.names)                                             1.014    19.917
n6563.out[0] (.names)                                            0.261    20.178
n6564.in[0] (.names)                                             1.014    21.192
n6564.out[0] (.names)                                            0.261    21.453
n6567.in[1] (.names)                                             1.014    22.467
n6567.out[0] (.names)                                            0.261    22.728
n6569.in[2] (.names)                                             1.014    23.742
n6569.out[0] (.names)                                            0.261    24.003
n6571.in[1] (.names)                                             1.014    25.016
n6571.out[0] (.names)                                            0.261    25.277
n6572.in[0] (.names)                                             1.014    26.291
n6572.out[0] (.names)                                            0.261    26.552
n6565.in[0] (.names)                                             1.014    27.566
n6565.out[0] (.names)                                            0.261    27.827
n6560.in[1] (.names)                                             1.014    28.841
n6560.out[0] (.names)                                            0.261    29.102
n6562.in[0] (.names)                                             1.014    30.116
n6562.out[0] (.names)                                            0.261    30.377
n6575.in[1] (.names)                                             1.014    31.390
n6575.out[0] (.names)                                            0.261    31.651
n6576.in[2] (.names)                                             1.014    32.665
n6576.out[0] (.names)                                            0.261    32.926
n6578.in[2] (.names)                                             1.014    33.940
n6578.out[0] (.names)                                            0.261    34.201
n6580.in[0] (.names)                                             1.014    35.215
n6580.out[0] (.names)                                            0.261    35.476
n6581.in[0] (.names)                                             1.014    36.490
n6581.out[0] (.names)                                            0.261    36.751
n6582.in[0] (.names)                                             1.014    37.765
n6582.out[0] (.names)                                            0.261    38.026
n6586.in[1] (.names)                                             1.014    39.039
n6586.out[0] (.names)                                            0.261    39.300
n6588.in[0] (.names)                                             1.014    40.314
n6588.out[0] (.names)                                            0.261    40.575
n6589.in[1] (.names)                                             1.014    41.589
n6589.out[0] (.names)                                            0.261    41.850
n6590.in[0] (.names)                                             1.014    42.864
n6590.out[0] (.names)                                            0.261    43.125
n6591.in[1] (.names)                                             1.014    44.139
n6591.out[0] (.names)                                            0.261    44.400
n6592.in[0] (.names)                                             1.014    45.413
n6592.out[0] (.names)                                            0.261    45.674
n6151.in[2] (.names)                                             1.014    46.688
n6151.out[0] (.names)                                            0.261    46.949
n6594.in[1] (.names)                                             1.014    47.963
n6594.out[0] (.names)                                            0.261    48.224
n5574.in[0] (.names)                                             1.014    49.238
n5574.out[0] (.names)                                            0.261    49.499
n5575.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5575.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n3339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
n5623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5624.in[0] (.names)                                             1.014     2.070
n5624.out[0] (.names)                                            0.261     2.331
n5625.in[0] (.names)                                             1.014     3.344
n5625.out[0] (.names)                                            0.261     3.605
n5599.in[1] (.names)                                             1.014     4.619
n5599.out[0] (.names)                                            0.261     4.880
n5600.in[0] (.names)                                             1.014     5.894
n5600.out[0] (.names)                                            0.261     6.155
n5594.in[1] (.names)                                             1.014     7.169
n5594.out[0] (.names)                                            0.261     7.430
n5597.in[0] (.names)                                             1.014     8.444
n5597.out[0] (.names)                                            0.261     8.705
n5688.in[1] (.names)                                             1.014     9.719
n5688.out[0] (.names)                                            0.261     9.980
n5700.in[3] (.names)                                             1.014    10.993
n5700.out[0] (.names)                                            0.261    11.254
n5701.in[1] (.names)                                             1.014    12.268
n5701.out[0] (.names)                                            0.261    12.529
n5703.in[2] (.names)                                             1.014    13.543
n5703.out[0] (.names)                                            0.261    13.804
n5704.in[1] (.names)                                             1.014    14.818
n5704.out[0] (.names)                                            0.261    15.079
n5705.in[1] (.names)                                             1.014    16.093
n5705.out[0] (.names)                                            0.261    16.354
n5696.in[0] (.names)                                             1.014    17.367
n5696.out[0] (.names)                                            0.261    17.628
n5638.in[0] (.names)                                             1.014    18.642
n5638.out[0] (.names)                                            0.261    18.903
n5865.in[2] (.names)                                             1.014    19.917
n5865.out[0] (.names)                                            0.261    20.178
n5867.in[0] (.names)                                             1.014    21.192
n5867.out[0] (.names)                                            0.261    21.453
n5868.in[0] (.names)                                             1.014    22.467
n5868.out[0] (.names)                                            0.261    22.728
n5869.in[0] (.names)                                             1.014    23.742
n5869.out[0] (.names)                                            0.261    24.003
n5830.in[1] (.names)                                             1.014    25.016
n5830.out[0] (.names)                                            0.261    25.277
n5821.in[1] (.names)                                             1.014    26.291
n5821.out[0] (.names)                                            0.261    26.552
n5820.in[0] (.names)                                             1.014    27.566
n5820.out[0] (.names)                                            0.261    27.827
n5818.in[0] (.names)                                             1.014    28.841
n5818.out[0] (.names)                                            0.261    29.102
n5819.in[0] (.names)                                             1.014    30.116
n5819.out[0] (.names)                                            0.261    30.377
n5822.in[0] (.names)                                             1.014    31.390
n5822.out[0] (.names)                                            0.261    31.651
n5823.in[0] (.names)                                             1.014    32.665
n5823.out[0] (.names)                                            0.261    32.926
n5824.in[1] (.names)                                             1.014    33.940
n5824.out[0] (.names)                                            0.261    34.201
n5827.in[1] (.names)                                             1.014    35.215
n5827.out[0] (.names)                                            0.261    35.476
n5828.in[0] (.names)                                             1.014    36.490
n5828.out[0] (.names)                                            0.261    36.751
n5833.in[0] (.names)                                             1.014    37.765
n5833.out[0] (.names)                                            0.261    38.026
n5834.in[0] (.names)                                             1.014    39.039
n5834.out[0] (.names)                                            0.261    39.300
n5835.in[0] (.names)                                             1.014    40.314
n5835.out[0] (.names)                                            0.261    40.575
n5836.in[0] (.names)                                             1.014    41.589
n5836.out[0] (.names)                                            0.261    41.850
n5837.in[2] (.names)                                             1.014    42.864
n5837.out[0] (.names)                                            0.261    43.125
n5838.in[0] (.names)                                             1.014    44.139
n5838.out[0] (.names)                                            0.261    44.400
n5839.in[1] (.names)                                             1.014    45.413
n5839.out[0] (.names)                                            0.261    45.674
n5582.in[0] (.names)                                             1.014    46.688
n5582.out[0] (.names)                                            0.261    46.949
n5841.in[0] (.names)                                             1.014    47.963
n5841.out[0] (.names)                                            0.261    48.224
n3338.in[0] (.names)                                             1.014    49.238
n3338.out[0] (.names)                                            0.261    49.499
n3339.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n3323.Q[0] (.latch clocked by pclk)
Endpoint  : n5585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3323.clk[0] (.latch)                                            1.014     1.014
n3323.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5721.in[0] (.names)                                             1.014     2.070
n5721.out[0] (.names)                                            0.261     2.331
n5722.in[0] (.names)                                             1.014     3.344
n5722.out[0] (.names)                                            0.261     3.605
n5724.in[0] (.names)                                             1.014     4.619
n5724.out[0] (.names)                                            0.261     4.880
n5788.in[1] (.names)                                             1.014     5.894
n5788.out[0] (.names)                                            0.261     6.155
n5789.in[0] (.names)                                             1.014     7.169
n5789.out[0] (.names)                                            0.261     7.430
n5750.in[1] (.names)                                             1.014     8.444
n5750.out[0] (.names)                                            0.261     8.705
n5798.in[0] (.names)                                             1.014     9.719
n5798.out[0] (.names)                                            0.261     9.980
n5799.in[0] (.names)                                             1.014    10.993
n5799.out[0] (.names)                                            0.261    11.254
n5800.in[0] (.names)                                             1.014    12.268
n5800.out[0] (.names)                                            0.261    12.529
n5801.in[0] (.names)                                             1.014    13.543
n5801.out[0] (.names)                                            0.261    13.804
n5762.in[0] (.names)                                             1.014    14.818
n5762.out[0] (.names)                                            0.261    15.079
n5763.in[1] (.names)                                             1.014    16.093
n5763.out[0] (.names)                                            0.261    16.354
n5764.in[0] (.names)                                             1.014    17.367
n5764.out[0] (.names)                                            0.261    17.628
n5760.in[0] (.names)                                             1.014    18.642
n5760.out[0] (.names)                                            0.261    18.903
n5761.in[0] (.names)                                             1.014    19.917
n5761.out[0] (.names)                                            0.261    20.178
n5765.in[0] (.names)                                             1.014    21.192
n5765.out[0] (.names)                                            0.261    21.453
n5748.in[1] (.names)                                             1.014    22.467
n5748.out[0] (.names)                                            0.261    22.728
n5749.in[1] (.names)                                             1.014    23.742
n5749.out[0] (.names)                                            0.261    24.003
n5752.in[1] (.names)                                             1.014    25.016
n5752.out[0] (.names)                                            0.261    25.277
n5768.in[0] (.names)                                             1.014    26.291
n5768.out[0] (.names)                                            0.261    26.552
n5770.in[1] (.names)                                             1.014    27.566
n5770.out[0] (.names)                                            0.261    27.827
n5771.in[1] (.names)                                             1.014    28.841
n5771.out[0] (.names)                                            0.261    29.102
n5772.in[0] (.names)                                             1.014    30.116
n5772.out[0] (.names)                                            0.261    30.377
n5718.in[2] (.names)                                             1.014    31.390
n5718.out[0] (.names)                                            0.261    31.651
n5773.in[0] (.names)                                             1.014    32.665
n5773.out[0] (.names)                                            0.261    32.926
n5775.in[0] (.names)                                             1.014    33.940
n5775.out[0] (.names)                                            0.261    34.201
n5776.in[1] (.names)                                             1.014    35.215
n5776.out[0] (.names)                                            0.261    35.476
n5777.in[0] (.names)                                             1.014    36.490
n5777.out[0] (.names)                                            0.261    36.751
n5778.in[0] (.names)                                             1.014    37.765
n5778.out[0] (.names)                                            0.261    38.026
n5781.in[0] (.names)                                             1.014    39.039
n5781.out[0] (.names)                                            0.261    39.300
n5782.in[0] (.names)                                             1.014    40.314
n5782.out[0] (.names)                                            0.261    40.575
n5783.in[1] (.names)                                             1.014    41.589
n5783.out[0] (.names)                                            0.261    41.850
n3258.in[0] (.names)                                             1.014    42.864
n3258.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5786.in[0] (.names)                                             1.014    45.413
n5786.out[0] (.names)                                            0.261    45.674
n5787.in[0] (.names)                                             1.014    46.688
n5787.out[0] (.names)                                            0.261    46.949
n3316.in[0] (.names)                                             1.014    47.963
n3316.out[0] (.names)                                            0.261    48.224
n5584.in[0] (.names)                                             1.014    49.238
n5584.out[0] (.names)                                            0.261    49.499
n5585.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5585.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n6085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
n5623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5624.in[0] (.names)                                             1.014     2.070
n5624.out[0] (.names)                                            0.261     2.331
n5625.in[0] (.names)                                             1.014     3.344
n5625.out[0] (.names)                                            0.261     3.605
n5599.in[1] (.names)                                             1.014     4.619
n5599.out[0] (.names)                                            0.261     4.880
n5600.in[0] (.names)                                             1.014     5.894
n5600.out[0] (.names)                                            0.261     6.155
n5594.in[1] (.names)                                             1.014     7.169
n5594.out[0] (.names)                                            0.261     7.430
n5597.in[0] (.names)                                             1.014     8.444
n5597.out[0] (.names)                                            0.261     8.705
n5688.in[1] (.names)                                             1.014     9.719
n5688.out[0] (.names)                                            0.261     9.980
n5700.in[3] (.names)                                             1.014    10.993
n5700.out[0] (.names)                                            0.261    11.254
n5701.in[1] (.names)                                             1.014    12.268
n5701.out[0] (.names)                                            0.261    12.529
n5703.in[2] (.names)                                             1.014    13.543
n5703.out[0] (.names)                                            0.261    13.804
n5704.in[1] (.names)                                             1.014    14.818
n5704.out[0] (.names)                                            0.261    15.079
n5705.in[1] (.names)                                             1.014    16.093
n5705.out[0] (.names)                                            0.261    16.354
n5696.in[0] (.names)                                             1.014    17.367
n5696.out[0] (.names)                                            0.261    17.628
n5638.in[0] (.names)                                             1.014    18.642
n5638.out[0] (.names)                                            0.261    18.903
n6050.in[0] (.names)                                             1.014    19.917
n6050.out[0] (.names)                                            0.261    20.178
n6051.in[0] (.names)                                             1.014    21.192
n6051.out[0] (.names)                                            0.261    21.453
n6052.in[3] (.names)                                             1.014    22.467
n6052.out[0] (.names)                                            0.261    22.728
n6053.in[0] (.names)                                             1.014    23.742
n6053.out[0] (.names)                                            0.261    24.003
n6055.in[2] (.names)                                             1.014    25.016
n6055.out[0] (.names)                                            0.261    25.277
n6056.in[1] (.names)                                             1.014    26.291
n6056.out[0] (.names)                                            0.261    26.552
n6057.in[0] (.names)                                             1.014    27.566
n6057.out[0] (.names)                                            0.261    27.827
n6058.in[1] (.names)                                             1.014    28.841
n6058.out[0] (.names)                                            0.261    29.102
n6061.in[3] (.names)                                             1.014    30.116
n6061.out[0] (.names)                                            0.261    30.377
n6063.in[0] (.names)                                             1.014    31.390
n6063.out[0] (.names)                                            0.261    31.651
n6064.in[2] (.names)                                             1.014    32.665
n6064.out[0] (.names)                                            0.261    32.926
n6090.in[1] (.names)                                             1.014    33.940
n6090.out[0] (.names)                                            0.261    34.201
n6092.in[1] (.names)                                             1.014    35.215
n6092.out[0] (.names)                                            0.261    35.476
n6096.in[1] (.names)                                             1.014    36.490
n6096.out[0] (.names)                                            0.261    36.751
n6097.in[1] (.names)                                             1.014    37.765
n6097.out[0] (.names)                                            0.261    38.026
n6098.in[0] (.names)                                             1.014    39.039
n6098.out[0] (.names)                                            0.261    39.300
n6099.in[0] (.names)                                             1.014    40.314
n6099.out[0] (.names)                                            0.261    40.575
n6100.in[0] (.names)                                             1.014    41.589
n6100.out[0] (.names)                                            0.261    41.850
n6101.in[0] (.names)                                             1.014    42.864
n6101.out[0] (.names)                                            0.261    43.125
n6105.in[2] (.names)                                             1.014    44.139
n6105.out[0] (.names)                                            0.261    44.400
n6106.in[0] (.names)                                             1.014    45.413
n6106.out[0] (.names)                                            0.261    45.674
n6107.in[0] (.names)                                             1.014    46.688
n6107.out[0] (.names)                                            0.261    46.949
n6083.in[0] (.names)                                             1.014    47.963
n6083.out[0] (.names)                                            0.261    48.224
n6084.in[2] (.names)                                             1.014    49.238
n6084.out[0] (.names)                                            0.261    49.499
n6085.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6085.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n3985.Q[0] (.latch clocked by pclk)
Endpoint  : n3357.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3985.clk[0] (.latch)                                            1.014     1.014
n3985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3986.in[0] (.names)                                             1.014     2.070
n3986.out[0] (.names)                                            0.261     2.331
n3987.in[0] (.names)                                             1.014     3.344
n3987.out[0] (.names)                                            0.261     3.605
n3989.in[1] (.names)                                             1.014     4.619
n3989.out[0] (.names)                                            0.261     4.880
n3990.in[1] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n4222.in[1] (.names)                                             1.014     7.169
n4222.out[0] (.names)                                            0.261     7.430
n4223.in[3] (.names)                                             1.014     8.444
n4223.out[0] (.names)                                            0.261     8.705
n4225.in[0] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[2] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4230.in[0] (.names)                                             1.014    12.268
n4230.out[0] (.names)                                            0.261    12.529
n4232.in[0] (.names)                                             1.014    13.543
n4232.out[0] (.names)                                            0.261    13.804
n4234.in[1] (.names)                                             1.014    14.818
n4234.out[0] (.names)                                            0.261    15.079
n4236.in[1] (.names)                                             1.014    16.093
n4236.out[0] (.names)                                            0.261    16.354
n4237.in[0] (.names)                                             1.014    17.367
n4237.out[0] (.names)                                            0.261    17.628
n4238.in[0] (.names)                                             1.014    18.642
n4238.out[0] (.names)                                            0.261    18.903
n4268.in[2] (.names)                                             1.014    19.917
n4268.out[0] (.names)                                            0.261    20.178
n4269.in[1] (.names)                                             1.014    21.192
n4269.out[0] (.names)                                            0.261    21.453
n4270.in[1] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4272.in[0] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4273.in[2] (.names)                                             1.014    25.016
n4273.out[0] (.names)                                            0.261    25.277
n4275.in[1] (.names)                                             1.014    26.291
n4275.out[0] (.names)                                            0.261    26.552
n4283.in[1] (.names)                                             1.014    27.566
n4283.out[0] (.names)                                            0.261    27.827
n4304.in[0] (.names)                                             1.014    28.841
n4304.out[0] (.names)                                            0.261    29.102
n4305.in[0] (.names)                                             1.014    30.116
n4305.out[0] (.names)                                            0.261    30.377
n4306.in[0] (.names)                                             1.014    31.390
n4306.out[0] (.names)                                            0.261    31.651
n4211.in[0] (.names)                                             1.014    32.665
n4211.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n4290.in[0] (.names)                                             1.014    35.215
n4290.out[0] (.names)                                            0.261    35.476
n4291.in[1] (.names)                                             1.014    36.490
n4291.out[0] (.names)                                            0.261    36.751
n4292.in[2] (.names)                                             1.014    37.765
n4292.out[0] (.names)                                            0.261    38.026
n4293.in[0] (.names)                                             1.014    39.039
n4293.out[0] (.names)                                            0.261    39.300
n4294.in[0] (.names)                                             1.014    40.314
n4294.out[0] (.names)                                            0.261    40.575
n4295.in[0] (.names)                                             1.014    41.589
n4295.out[0] (.names)                                            0.261    41.850
n4296.in[1] (.names)                                             1.014    42.864
n4296.out[0] (.names)                                            0.261    43.125
n4298.in[2] (.names)                                             1.014    44.139
n4298.out[0] (.names)                                            0.261    44.400
n4299.in[0] (.names)                                             1.014    45.413
n4299.out[0] (.names)                                            0.261    45.674
n4300.in[2] (.names)                                             1.014    46.688
n4300.out[0] (.names)                                            0.261    46.949
n4301.in[0] (.names)                                             1.014    47.963
n4301.out[0] (.names)                                            0.261    48.224
n3356.in[0] (.names)                                             1.014    49.238
n3356.out[0] (.names)                                            0.261    49.499
n3357.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3357.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n7721.Q[0] (.latch clocked by pclk)
Endpoint  : n7336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7721.clk[0] (.latch)                                            1.014     1.014
n7721.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7722.in[0] (.names)                                             1.014     2.070
n7722.out[0] (.names)                                            0.261     2.331
n7723.in[0] (.names)                                             1.014     3.344
n7723.out[0] (.names)                                            0.261     3.605
n7724.in[1] (.names)                                             1.014     4.619
n7724.out[0] (.names)                                            0.261     4.880
n7726.in[0] (.names)                                             1.014     5.894
n7726.out[0] (.names)                                            0.261     6.155
n7727.in[0] (.names)                                             1.014     7.169
n7727.out[0] (.names)                                            0.261     7.430
n7728.in[0] (.names)                                             1.014     8.444
n7728.out[0] (.names)                                            0.261     8.705
n7711.in[0] (.names)                                             1.014     9.719
n7711.out[0] (.names)                                            0.261     9.980
n7729.in[0] (.names)                                             1.014    10.993
n7729.out[0] (.names)                                            0.261    11.254
n7730.in[0] (.names)                                             1.014    12.268
n7730.out[0] (.names)                                            0.261    12.529
n7712.in[1] (.names)                                             1.014    13.543
n7712.out[0] (.names)                                            0.261    13.804
n7705.in[0] (.names)                                             1.014    14.818
n7705.out[0] (.names)                                            0.261    15.079
n7706.in[0] (.names)                                             1.014    16.093
n7706.out[0] (.names)                                            0.261    16.354
n7708.in[0] (.names)                                             1.014    17.367
n7708.out[0] (.names)                                            0.261    17.628
n7709.in[0] (.names)                                             1.014    18.642
n7709.out[0] (.names)                                            0.261    18.903
n7710.in[1] (.names)                                             1.014    19.917
n7710.out[0] (.names)                                            0.261    20.178
n7713.in[1] (.names)                                             1.014    21.192
n7713.out[0] (.names)                                            0.261    21.453
n7714.in[0] (.names)                                             1.014    22.467
n7714.out[0] (.names)                                            0.261    22.728
n7318.in[0] (.names)                                             1.014    23.742
n7318.out[0] (.names)                                            0.261    24.003
n7319.in[3] (.names)                                             1.014    25.016
n7319.out[0] (.names)                                            0.261    25.277
n7329.in[0] (.names)                                             1.014    26.291
n7329.out[0] (.names)                                            0.261    26.552
n7330.in[0] (.names)                                             1.014    27.566
n7330.out[0] (.names)                                            0.261    27.827
n7331.in[0] (.names)                                             1.014    28.841
n7331.out[0] (.names)                                            0.261    29.102
n7332.in[0] (.names)                                             1.014    30.116
n7332.out[0] (.names)                                            0.261    30.377
n7326.in[0] (.names)                                             1.014    31.390
n7326.out[0] (.names)                                            0.261    31.651
n7327.in[1] (.names)                                             1.014    32.665
n7327.out[0] (.names)                                            0.261    32.926
n7328.in[0] (.names)                                             1.014    33.940
n7328.out[0] (.names)                                            0.261    34.201
n7314.in[0] (.names)                                             1.014    35.215
n7314.out[0] (.names)                                            0.261    35.476
n7335.in[0] (.names)                                             1.014    36.490
n7335.out[0] (.names)                                            0.261    36.751
n7346.in[0] (.names)                                             1.014    37.765
n7346.out[0] (.names)                                            0.261    38.026
n7348.in[0] (.names)                                             1.014    39.039
n7348.out[0] (.names)                                            0.261    39.300
n7349.in[1] (.names)                                             1.014    40.314
n7349.out[0] (.names)                                            0.261    40.575
n7350.in[0] (.names)                                             1.014    41.589
n7350.out[0] (.names)                                            0.261    41.850
n7351.in[0] (.names)                                             1.014    42.864
n7351.out[0] (.names)                                            0.261    43.125
n7343.in[0] (.names)                                             1.014    44.139
n7343.out[0] (.names)                                            0.261    44.400
n7344.in[0] (.names)                                             1.014    45.413
n7344.out[0] (.names)                                            0.261    45.674
n6705.in[1] (.names)                                             1.014    46.688
n6705.out[0] (.names)                                            0.261    46.949
n7345.in[2] (.names)                                             1.014    47.963
n7345.out[0] (.names)                                            0.261    48.224
n6163.in[0] (.names)                                             1.014    49.238
n6163.out[0] (.names)                                            0.261    49.499
n7336.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7336.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n2401.Q[0] (.latch clocked by pclk)
Endpoint  : n2426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2401.clk[0] (.latch)                                            1.014     1.014
n2401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2818.in[0] (.names)                                             1.014     2.070
n2818.out[0] (.names)                                            0.261     2.331
n2819.in[0] (.names)                                             1.014     3.344
n2819.out[0] (.names)                                            0.261     3.605
n2590.in[0] (.names)                                             1.014     4.619
n2590.out[0] (.names)                                            0.261     4.880
n2820.in[0] (.names)                                             1.014     5.894
n2820.out[0] (.names)                                            0.261     6.155
n2821.in[3] (.names)                                             1.014     7.169
n2821.out[0] (.names)                                            0.261     7.430
n2822.in[1] (.names)                                             1.014     8.444
n2822.out[0] (.names)                                            0.261     8.705
n2538.in[1] (.names)                                             1.014     9.719
n2538.out[0] (.names)                                            0.261     9.980
n2424.in[0] (.names)                                             1.014    10.993
n2424.out[0] (.names)                                            0.261    11.254
n2428.in[0] (.names)                                             1.014    12.268
n2428.out[0] (.names)                                            0.261    12.529
n2423.in[0] (.names)                                             1.014    13.543
n2423.out[0] (.names)                                            0.261    13.804
n2429.in[1] (.names)                                             1.014    14.818
n2429.out[0] (.names)                                            0.261    15.079
n2430.in[0] (.names)                                             1.014    16.093
n2430.out[0] (.names)                                            0.261    16.354
n2433.in[2] (.names)                                             1.014    17.367
n2433.out[0] (.names)                                            0.261    17.628
n2434.in[1] (.names)                                             1.014    18.642
n2434.out[0] (.names)                                            0.261    18.903
n2435.in[1] (.names)                                             1.014    19.917
n2435.out[0] (.names)                                            0.261    20.178
n2502.in[1] (.names)                                             1.014    21.192
n2502.out[0] (.names)                                            0.261    21.453
n2503.in[1] (.names)                                             1.014    22.467
n2503.out[0] (.names)                                            0.261    22.728
n2504.in[0] (.names)                                             1.014    23.742
n2504.out[0] (.names)                                            0.261    24.003
n2506.in[0] (.names)                                             1.014    25.016
n2506.out[0] (.names)                                            0.261    25.277
n2507.in[0] (.names)                                             1.014    26.291
n2507.out[0] (.names)                                            0.261    26.552
n2509.in[1] (.names)                                             1.014    27.566
n2509.out[0] (.names)                                            0.261    27.827
n2512.in[2] (.names)                                             1.014    28.841
n2512.out[0] (.names)                                            0.261    29.102
n2510.in[1] (.names)                                             1.014    30.116
n2510.out[0] (.names)                                            0.261    30.377
n2511.in[0] (.names)                                             1.014    31.390
n2511.out[0] (.names)                                            0.261    31.651
n2514.in[1] (.names)                                             1.014    32.665
n2514.out[0] (.names)                                            0.261    32.926
n2516.in[1] (.names)                                             1.014    33.940
n2516.out[0] (.names)                                            0.261    34.201
n2517.in[0] (.names)                                             1.014    35.215
n2517.out[0] (.names)                                            0.261    35.476
n2518.in[0] (.names)                                             1.014    36.490
n2518.out[0] (.names)                                            0.261    36.751
n2523.in[1] (.names)                                             1.014    37.765
n2523.out[0] (.names)                                            0.261    38.026
n2524.in[0] (.names)                                             1.014    39.039
n2524.out[0] (.names)                                            0.261    39.300
n2526.in[0] (.names)                                             1.014    40.314
n2526.out[0] (.names)                                            0.261    40.575
n2471.in[0] (.names)                                             1.014    41.589
n2471.out[0] (.names)                                            0.261    41.850
n2525.in[0] (.names)                                             1.014    42.864
n2525.out[0] (.names)                                            0.261    43.125
n2528.in[0] (.names)                                             1.014    44.139
n2528.out[0] (.names)                                            0.261    44.400
n2529.in[1] (.names)                                             1.014    45.413
n2529.out[0] (.names)                                            0.261    45.674
n2777.in[0] (.names)                                             1.014    46.688
n2777.out[0] (.names)                                            0.261    46.949
n162.in[0] (.names)                                              1.014    47.963
n162.out[0] (.names)                                             0.261    48.224
n2426.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2426.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 67
Startpoint: n3384.Q[0] (.latch clocked by pclk)
Endpoint  : n3478.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3384.clk[0] (.latch)                                            1.014     1.014
n3384.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3590.in[0] (.names)                                             1.014     2.070
n3590.out[0] (.names)                                            0.261     2.331
n3592.in[1] (.names)                                             1.014     3.344
n3592.out[0] (.names)                                            0.261     3.605
n3594.in[0] (.names)                                             1.014     4.619
n3594.out[0] (.names)                                            0.261     4.880
n3595.in[0] (.names)                                             1.014     5.894
n3595.out[0] (.names)                                            0.261     6.155
n3600.in[0] (.names)                                             1.014     7.169
n3600.out[0] (.names)                                            0.261     7.430
n3601.in[2] (.names)                                             1.014     8.444
n3601.out[0] (.names)                                            0.261     8.705
n3602.in[0] (.names)                                             1.014     9.719
n3602.out[0] (.names)                                            0.261     9.980
n3603.in[0] (.names)                                             1.014    10.993
n3603.out[0] (.names)                                            0.261    11.254
n3604.in[1] (.names)                                             1.014    12.268
n3604.out[0] (.names)                                            0.261    12.529
n3605.in[1] (.names)                                             1.014    13.543
n3605.out[0] (.names)                                            0.261    13.804
n3606.in[0] (.names)                                             1.014    14.818
n3606.out[0] (.names)                                            0.261    15.079
n3642.in[0] (.names)                                             1.014    16.093
n3642.out[0] (.names)                                            0.261    16.354
n3641.in[0] (.names)                                             1.014    17.367
n3641.out[0] (.names)                                            0.261    17.628
n3426.in[0] (.names)                                             1.014    18.642
n3426.out[0] (.names)                                            0.261    18.903
n3427.in[2] (.names)                                             1.014    19.917
n3427.out[0] (.names)                                            0.261    20.178
n3431.in[2] (.names)                                             1.014    21.192
n3431.out[0] (.names)                                            0.261    21.453
n3433.in[0] (.names)                                             1.014    22.467
n3433.out[0] (.names)                                            0.261    22.728
n3440.in[0] (.names)                                             1.014    23.742
n3440.out[0] (.names)                                            0.261    24.003
n3441.in[0] (.names)                                             1.014    25.016
n3441.out[0] (.names)                                            0.261    25.277
n3446.in[0] (.names)                                             1.014    26.291
n3446.out[0] (.names)                                            0.261    26.552
n3447.in[0] (.names)                                             1.014    27.566
n3447.out[0] (.names)                                            0.261    27.827
n3448.in[1] (.names)                                             1.014    28.841
n3448.out[0] (.names)                                            0.261    29.102
n3449.in[0] (.names)                                             1.014    30.116
n3449.out[0] (.names)                                            0.261    30.377
n3450.in[1] (.names)                                             1.014    31.390
n3450.out[0] (.names)                                            0.261    31.651
n3451.in[1] (.names)                                             1.014    32.665
n3451.out[0] (.names)                                            0.261    32.926
n3452.in[0] (.names)                                             1.014    33.940
n3452.out[0] (.names)                                            0.261    34.201
n3453.in[0] (.names)                                             1.014    35.215
n3453.out[0] (.names)                                            0.261    35.476
n3372.in[0] (.names)                                             1.014    36.490
n3372.out[0] (.names)                                            0.261    36.751
n3376.in[0] (.names)                                             1.014    37.765
n3376.out[0] (.names)                                            0.261    38.026
n3455.in[0] (.names)                                             1.014    39.039
n3455.out[0] (.names)                                            0.261    39.300
n3661.in[1] (.names)                                             1.014    40.314
n3661.out[0] (.names)                                            0.261    40.575
n3662.in[0] (.names)                                             1.014    41.589
n3662.out[0] (.names)                                            0.261    41.850
n3667.in[1] (.names)                                             1.014    42.864
n3667.out[0] (.names)                                            0.261    43.125
n3664.in[1] (.names)                                             1.014    44.139
n3664.out[0] (.names)                                            0.261    44.400
n3669.in[1] (.names)                                             1.014    45.413
n3669.out[0] (.names)                                            0.261    45.674
n3410.in[1] (.names)                                             1.014    46.688
n3410.out[0] (.names)                                            0.261    46.949
n3671.in[1] (.names)                                             1.014    47.963
n3671.out[0] (.names)                                            0.261    48.224
n3478.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3478.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 68
Startpoint: n3714.Q[0] (.latch clocked by pclk)
Endpoint  : n3827.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3714.clk[0] (.latch)                                            1.014     1.014
n3714.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3842.in[0] (.names)                                             1.014     2.070
n3842.out[0] (.names)                                            0.261     2.331
n3844.in[2] (.names)                                             1.014     3.344
n3844.out[0] (.names)                                            0.261     3.605
n3845.in[0] (.names)                                             1.014     4.619
n3845.out[0] (.names)                                            0.261     4.880
n3846.in[1] (.names)                                             1.014     5.894
n3846.out[0] (.names)                                            0.261     6.155
n3847.in[1] (.names)                                             1.014     7.169
n3847.out[0] (.names)                                            0.261     7.430
n3849.in[0] (.names)                                             1.014     8.444
n3849.out[0] (.names)                                            0.261     8.705
n3850.in[0] (.names)                                             1.014     9.719
n3850.out[0] (.names)                                            0.261     9.980
n3851.in[0] (.names)                                             1.014    10.993
n3851.out[0] (.names)                                            0.261    11.254
n3726.in[0] (.names)                                             1.014    12.268
n3726.out[0] (.names)                                            0.261    12.529
n3745.in[0] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[3] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[0] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3750.in[2] (.names)                                             1.014    18.642
n3750.out[0] (.names)                                            0.261    18.903
n3757.in[0] (.names)                                             1.014    19.917
n3757.out[0] (.names)                                            0.261    20.178
n3758.in[0] (.names)                                             1.014    21.192
n3758.out[0] (.names)                                            0.261    21.453
n3760.in[0] (.names)                                             1.014    22.467
n3760.out[0] (.names)                                            0.261    22.728
n3761.in[0] (.names)                                             1.014    23.742
n3761.out[0] (.names)                                            0.261    24.003
n3762.in[1] (.names)                                             1.014    25.016
n3762.out[0] (.names)                                            0.261    25.277
n3763.in[0] (.names)                                             1.014    26.291
n3763.out[0] (.names)                                            0.261    26.552
n3764.in[0] (.names)                                             1.014    27.566
n3764.out[0] (.names)                                            0.261    27.827
n3765.in[1] (.names)                                             1.014    28.841
n3765.out[0] (.names)                                            0.261    29.102
n3766.in[2] (.names)                                             1.014    30.116
n3766.out[0] (.names)                                            0.261    30.377
n3769.in[2] (.names)                                             1.014    31.390
n3769.out[0] (.names)                                            0.261    31.651
n3770.in[0] (.names)                                             1.014    32.665
n3770.out[0] (.names)                                            0.261    32.926
n3772.in[0] (.names)                                             1.014    33.940
n3772.out[0] (.names)                                            0.261    34.201
n3773.in[0] (.names)                                             1.014    35.215
n3773.out[0] (.names)                                            0.261    35.476
n3774.in[0] (.names)                                             1.014    36.490
n3774.out[0] (.names)                                            0.261    36.751
n3778.in[0] (.names)                                             1.014    37.765
n3778.out[0] (.names)                                            0.261    38.026
n3837.in[1] (.names)                                             1.014    39.039
n3837.out[0] (.names)                                            0.261    39.300
n3838.in[1] (.names)                                             1.014    40.314
n3838.out[0] (.names)                                            0.261    40.575
n3702.in[0] (.names)                                             1.014    41.589
n3702.out[0] (.names)                                            0.261    41.850
n3806.in[0] (.names)                                             1.014    42.864
n3806.out[0] (.names)                                            0.261    43.125
n3808.in[0] (.names)                                             1.014    44.139
n3808.out[0] (.names)                                            0.261    44.400
n3810.in[1] (.names)                                             1.014    45.413
n3810.out[0] (.names)                                            0.261    45.674
n3692.in[0] (.names)                                             1.014    46.688
n3692.out[0] (.names)                                            0.261    46.949
n3813.in[0] (.names)                                             1.014    47.963
n3813.out[0] (.names)                                            0.261    48.224
n3827.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3827.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 69
Startpoint: n3714.Q[0] (.latch clocked by pclk)
Endpoint  : n3925.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3714.clk[0] (.latch)                                            1.014     1.014
n3714.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3842.in[0] (.names)                                             1.014     2.070
n3842.out[0] (.names)                                            0.261     2.331
n3844.in[2] (.names)                                             1.014     3.344
n3844.out[0] (.names)                                            0.261     3.605
n3845.in[0] (.names)                                             1.014     4.619
n3845.out[0] (.names)                                            0.261     4.880
n3846.in[1] (.names)                                             1.014     5.894
n3846.out[0] (.names)                                            0.261     6.155
n3853.in[0] (.names)                                             1.014     7.169
n3853.out[0] (.names)                                            0.261     7.430
n3897.in[1] (.names)                                             1.014     8.444
n3897.out[0] (.names)                                            0.261     8.705
n3899.in[0] (.names)                                             1.014     9.719
n3899.out[0] (.names)                                            0.261     9.980
n3902.in[1] (.names)                                             1.014    10.993
n3902.out[0] (.names)                                            0.261    11.254
n3903.in[0] (.names)                                             1.014    12.268
n3903.out[0] (.names)                                            0.261    12.529
n3855.in[0] (.names)                                             1.014    13.543
n3855.out[0] (.names)                                            0.261    13.804
n3857.in[0] (.names)                                             1.014    14.818
n3857.out[0] (.names)                                            0.261    15.079
n3859.in[0] (.names)                                             1.014    16.093
n3859.out[0] (.names)                                            0.261    16.354
n3867.in[0] (.names)                                             1.014    17.367
n3867.out[0] (.names)                                            0.261    17.628
n3868.in[1] (.names)                                             1.014    18.642
n3868.out[0] (.names)                                            0.261    18.903
n3905.in[1] (.names)                                             1.014    19.917
n3905.out[0] (.names)                                            0.261    20.178
n3906.in[0] (.names)                                             1.014    21.192
n3906.out[0] (.names)                                            0.261    21.453
n3908.in[0] (.names)                                             1.014    22.467
n3908.out[0] (.names)                                            0.261    22.728
n3909.in[2] (.names)                                             1.014    23.742
n3909.out[0] (.names)                                            0.261    24.003
n3910.in[1] (.names)                                             1.014    25.016
n3910.out[0] (.names)                                            0.261    25.277
n3912.in[1] (.names)                                             1.014    26.291
n3912.out[0] (.names)                                            0.261    26.552
n3913.in[0] (.names)                                             1.014    27.566
n3913.out[0] (.names)                                            0.261    27.827
n3914.in[0] (.names)                                             1.014    28.841
n3914.out[0] (.names)                                            0.261    29.102
n3915.in[0] (.names)                                             1.014    30.116
n3915.out[0] (.names)                                            0.261    30.377
n3917.in[2] (.names)                                             1.014    31.390
n3917.out[0] (.names)                                            0.261    31.651
n3929.in[1] (.names)                                             1.014    32.665
n3929.out[0] (.names)                                            0.261    32.926
n3930.in[1] (.names)                                             1.014    33.940
n3930.out[0] (.names)                                            0.261    34.201
n3931.in[0] (.names)                                             1.014    35.215
n3931.out[0] (.names)                                            0.261    35.476
n3932.in[0] (.names)                                             1.014    36.490
n3932.out[0] (.names)                                            0.261    36.751
n3920.in[0] (.names)                                             1.014    37.765
n3920.out[0] (.names)                                            0.261    38.026
n3921.in[1] (.names)                                             1.014    39.039
n3921.out[0] (.names)                                            0.261    39.300
n3926.in[1] (.names)                                             1.014    40.314
n3926.out[0] (.names)                                            0.261    40.575
n3923.in[0] (.names)                                             1.014    41.589
n3923.out[0] (.names)                                            0.261    41.850
n3927.in[0] (.names)                                             1.014    42.864
n3927.out[0] (.names)                                            0.261    43.125
n3674.in[1] (.names)                                             1.014    44.139
n3674.out[0] (.names)                                            0.261    44.400
n3873.in[0] (.names)                                             1.014    45.413
n3873.out[0] (.names)                                            0.261    45.674
n3922.in[1] (.names)                                             1.014    46.688
n3922.out[0] (.names)                                            0.261    46.949
n3924.in[2] (.names)                                             1.014    47.963
n3924.out[0] (.names)                                            0.261    48.224
n3925.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3925.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 70
Startpoint: n3675.Q[0] (.latch clocked by pclk)
Endpoint  : n4152.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3675.clk[0] (.latch)                                            1.014     1.014
n3675.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4335.in[0] (.names)                                             1.014     2.070
n4335.out[0] (.names)                                            0.261     2.331
n4336.in[1] (.names)                                             1.014     3.344
n4336.out[0] (.names)                                            0.261     3.605
n4337.in[1] (.names)                                             1.014     4.619
n4337.out[0] (.names)                                            0.261     4.880
n4338.in[3] (.names)                                             1.014     5.894
n4338.out[0] (.names)                                            0.261     6.155
n4339.in[2] (.names)                                             1.014     7.169
n4339.out[0] (.names)                                            0.261     7.430
n4340.in[1] (.names)                                             1.014     8.444
n4340.out[0] (.names)                                            0.261     8.705
n4341.in[0] (.names)                                             1.014     9.719
n4341.out[0] (.names)                                            0.261     9.980
n4158.in[1] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n4159.in[1] (.names)                                             1.014    12.268
n4159.out[0] (.names)                                            0.261    12.529
n4160.in[0] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4162.in[1] (.names)                                             1.014    14.818
n4162.out[0] (.names)                                            0.261    15.079
n4163.in[1] (.names)                                             1.014    16.093
n4163.out[0] (.names)                                            0.261    16.354
n4164.in[1] (.names)                                             1.014    17.367
n4164.out[0] (.names)                                            0.261    17.628
n4165.in[0] (.names)                                             1.014    18.642
n4165.out[0] (.names)                                            0.261    18.903
n4166.in[0] (.names)                                             1.014    19.917
n4166.out[0] (.names)                                            0.261    20.178
n4168.in[2] (.names)                                             1.014    21.192
n4168.out[0] (.names)                                            0.261    21.453
n4145.in[1] (.names)                                             1.014    22.467
n4145.out[0] (.names)                                            0.261    22.728
n4173.in[2] (.names)                                             1.014    23.742
n4173.out[0] (.names)                                            0.261    24.003
n4177.in[0] (.names)                                             1.014    25.016
n4177.out[0] (.names)                                            0.261    25.277
n4178.in[0] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n4175.in[0] (.names)                                             1.014    27.566
n4175.out[0] (.names)                                            0.261    27.827
n4176.in[0] (.names)                                             1.014    28.841
n4176.out[0] (.names)                                            0.261    29.102
n4179.in[1] (.names)                                             1.014    30.116
n4179.out[0] (.names)                                            0.261    30.377
n4180.in[0] (.names)                                             1.014    31.390
n4180.out[0] (.names)                                            0.261    31.651
n4181.in[1] (.names)                                             1.014    32.665
n4181.out[0] (.names)                                            0.261    32.926
n4144.in[1] (.names)                                             1.014    33.940
n4144.out[0] (.names)                                            0.261    34.201
n4327.in[0] (.names)                                             1.014    35.215
n4327.out[0] (.names)                                            0.261    35.476
n4323.in[0] (.names)                                             1.014    36.490
n4323.out[0] (.names)                                            0.261    36.751
n4324.in[0] (.names)                                             1.014    37.765
n4324.out[0] (.names)                                            0.261    38.026
n4328.in[0] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4330.in[0] (.names)                                             1.014    40.314
n4330.out[0] (.names)                                            0.261    40.575
n4331.in[1] (.names)                                             1.014    41.589
n4331.out[0] (.names)                                            0.261    41.850
n4332.in[0] (.names)                                             1.014    42.864
n4332.out[0] (.names)                                            0.261    43.125
n4333.in[0] (.names)                                             1.014    44.139
n4333.out[0] (.names)                                            0.261    44.400
n4147.in[0] (.names)                                             1.014    45.413
n4147.out[0] (.names)                                            0.261    45.674
n4310.in[0] (.names)                                             1.014    46.688
n4310.out[0] (.names)                                            0.261    46.949
n4151.in[0] (.names)                                             1.014    47.963
n4151.out[0] (.names)                                            0.261    48.224
n4152.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4152.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 71
Startpoint: n3675.Q[0] (.latch clocked by pclk)
Endpoint  : n4311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3675.clk[0] (.latch)                                            1.014     1.014
n3675.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4335.in[0] (.names)                                             1.014     2.070
n4335.out[0] (.names)                                            0.261     2.331
n4336.in[1] (.names)                                             1.014     3.344
n4336.out[0] (.names)                                            0.261     3.605
n4337.in[1] (.names)                                             1.014     4.619
n4337.out[0] (.names)                                            0.261     4.880
n4338.in[3] (.names)                                             1.014     5.894
n4338.out[0] (.names)                                            0.261     6.155
n4339.in[2] (.names)                                             1.014     7.169
n4339.out[0] (.names)                                            0.261     7.430
n4340.in[1] (.names)                                             1.014     8.444
n4340.out[0] (.names)                                            0.261     8.705
n4341.in[0] (.names)                                             1.014     9.719
n4341.out[0] (.names)                                            0.261     9.980
n4158.in[1] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n4159.in[1] (.names)                                             1.014    12.268
n4159.out[0] (.names)                                            0.261    12.529
n4160.in[0] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4162.in[1] (.names)                                             1.014    14.818
n4162.out[0] (.names)                                            0.261    15.079
n4163.in[1] (.names)                                             1.014    16.093
n4163.out[0] (.names)                                            0.261    16.354
n4164.in[1] (.names)                                             1.014    17.367
n4164.out[0] (.names)                                            0.261    17.628
n4165.in[0] (.names)                                             1.014    18.642
n4165.out[0] (.names)                                            0.261    18.903
n4166.in[0] (.names)                                             1.014    19.917
n4166.out[0] (.names)                                            0.261    20.178
n4168.in[2] (.names)                                             1.014    21.192
n4168.out[0] (.names)                                            0.261    21.453
n4145.in[1] (.names)                                             1.014    22.467
n4145.out[0] (.names)                                            0.261    22.728
n4173.in[2] (.names)                                             1.014    23.742
n4173.out[0] (.names)                                            0.261    24.003
n4177.in[0] (.names)                                             1.014    25.016
n4177.out[0] (.names)                                            0.261    25.277
n4178.in[0] (.names)                                             1.014    26.291
n4178.out[0] (.names)                                            0.261    26.552
n4175.in[0] (.names)                                             1.014    27.566
n4175.out[0] (.names)                                            0.261    27.827
n4176.in[0] (.names)                                             1.014    28.841
n4176.out[0] (.names)                                            0.261    29.102
n4179.in[1] (.names)                                             1.014    30.116
n4179.out[0] (.names)                                            0.261    30.377
n4180.in[0] (.names)                                             1.014    31.390
n4180.out[0] (.names)                                            0.261    31.651
n4181.in[1] (.names)                                             1.014    32.665
n4181.out[0] (.names)                                            0.261    32.926
n4144.in[1] (.names)                                             1.014    33.940
n4144.out[0] (.names)                                            0.261    34.201
n4327.in[0] (.names)                                             1.014    35.215
n4327.out[0] (.names)                                            0.261    35.476
n4323.in[0] (.names)                                             1.014    36.490
n4323.out[0] (.names)                                            0.261    36.751
n4324.in[0] (.names)                                             1.014    37.765
n4324.out[0] (.names)                                            0.261    38.026
n4328.in[0] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4330.in[0] (.names)                                             1.014    40.314
n4330.out[0] (.names)                                            0.261    40.575
n4331.in[1] (.names)                                             1.014    41.589
n4331.out[0] (.names)                                            0.261    41.850
n4332.in[0] (.names)                                             1.014    42.864
n4332.out[0] (.names)                                            0.261    43.125
n4333.in[0] (.names)                                             1.014    44.139
n4333.out[0] (.names)                                            0.261    44.400
n4147.in[0] (.names)                                             1.014    45.413
n4147.out[0] (.names)                                            0.261    45.674
n4310.in[0] (.names)                                             1.014    46.688
n4310.out[0] (.names)                                            0.261    46.949
n4151.in[0] (.names)                                             1.014    47.963
n4151.out[0] (.names)                                            0.261    48.224
n4311.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4311.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 72
Startpoint: n3985.Q[0] (.latch clocked by pclk)
Endpoint  : n3683.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3985.clk[0] (.latch)                                            1.014     1.014
n3985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3986.in[0] (.names)                                             1.014     2.070
n3986.out[0] (.names)                                            0.261     2.331
n3987.in[0] (.names)                                             1.014     3.344
n3987.out[0] (.names)                                            0.261     3.605
n3989.in[1] (.names)                                             1.014     4.619
n3989.out[0] (.names)                                            0.261     4.880
n3990.in[1] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n4222.in[1] (.names)                                             1.014     7.169
n4222.out[0] (.names)                                            0.261     7.430
n4223.in[3] (.names)                                             1.014     8.444
n4223.out[0] (.names)                                            0.261     8.705
n4225.in[0] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[2] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4230.in[0] (.names)                                             1.014    12.268
n4230.out[0] (.names)                                            0.261    12.529
n4232.in[0] (.names)                                             1.014    13.543
n4232.out[0] (.names)                                            0.261    13.804
n4234.in[1] (.names)                                             1.014    14.818
n4234.out[0] (.names)                                            0.261    15.079
n4236.in[1] (.names)                                             1.014    16.093
n4236.out[0] (.names)                                            0.261    16.354
n4237.in[0] (.names)                                             1.014    17.367
n4237.out[0] (.names)                                            0.261    17.628
n4238.in[0] (.names)                                             1.014    18.642
n4238.out[0] (.names)                                            0.261    18.903
n4268.in[2] (.names)                                             1.014    19.917
n4268.out[0] (.names)                                            0.261    20.178
n4269.in[1] (.names)                                             1.014    21.192
n4269.out[0] (.names)                                            0.261    21.453
n4270.in[1] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4272.in[0] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4273.in[2] (.names)                                             1.014    25.016
n4273.out[0] (.names)                                            0.261    25.277
n4275.in[1] (.names)                                             1.014    26.291
n4275.out[0] (.names)                                            0.261    26.552
n4283.in[1] (.names)                                             1.014    27.566
n4283.out[0] (.names)                                            0.261    27.827
n4304.in[0] (.names)                                             1.014    28.841
n4304.out[0] (.names)                                            0.261    29.102
n4305.in[0] (.names)                                             1.014    30.116
n4305.out[0] (.names)                                            0.261    30.377
n4306.in[0] (.names)                                             1.014    31.390
n4306.out[0] (.names)                                            0.261    31.651
n4211.in[0] (.names)                                             1.014    32.665
n4211.out[0] (.names)                                            0.261    32.926
n4212.in[3] (.names)                                             1.014    33.940
n4212.out[0] (.names)                                            0.261    34.201
n4214.in[1] (.names)                                             1.014    35.215
n4214.out[0] (.names)                                            0.261    35.476
n4215.in[3] (.names)                                             1.014    36.490
n4215.out[0] (.names)                                            0.261    36.751
n4216.in[2] (.names)                                             1.014    37.765
n4216.out[0] (.names)                                            0.261    38.026
n4217.in[2] (.names)                                             1.014    39.039
n4217.out[0] (.names)                                            0.261    39.300
n3406.in[0] (.names)                                             1.014    40.314
n3406.out[0] (.names)                                            0.261    40.575
n4219.in[0] (.names)                                             1.014    41.589
n4219.out[0] (.names)                                            0.261    41.850
n4342.in[3] (.names)                                             1.014    42.864
n4342.out[0] (.names)                                            0.261    43.125
n3713.in[3] (.names)                                             1.014    44.139
n3713.out[0] (.names)                                            0.261    44.400
n4374.in[2] (.names)                                             1.014    45.413
n4374.out[0] (.names)                                            0.261    45.674
n4376.in[0] (.names)                                             1.014    46.688
n4376.out[0] (.names)                                            0.261    46.949
n3682.in[1] (.names)                                             1.014    47.963
n3682.out[0] (.names)                                            0.261    48.224
n3683.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3683.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 73
Startpoint: n3985.Q[0] (.latch clocked by pclk)
Endpoint  : n4373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3985.clk[0] (.latch)                                            1.014     1.014
n3985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3986.in[0] (.names)                                             1.014     2.070
n3986.out[0] (.names)                                            0.261     2.331
n3987.in[0] (.names)                                             1.014     3.344
n3987.out[0] (.names)                                            0.261     3.605
n3989.in[1] (.names)                                             1.014     4.619
n3989.out[0] (.names)                                            0.261     4.880
n3990.in[1] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n4222.in[1] (.names)                                             1.014     7.169
n4222.out[0] (.names)                                            0.261     7.430
n4223.in[3] (.names)                                             1.014     8.444
n4223.out[0] (.names)                                            0.261     8.705
n4225.in[0] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[2] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4230.in[0] (.names)                                             1.014    12.268
n4230.out[0] (.names)                                            0.261    12.529
n4232.in[0] (.names)                                             1.014    13.543
n4232.out[0] (.names)                                            0.261    13.804
n4234.in[1] (.names)                                             1.014    14.818
n4234.out[0] (.names)                                            0.261    15.079
n4236.in[1] (.names)                                             1.014    16.093
n4236.out[0] (.names)                                            0.261    16.354
n4237.in[0] (.names)                                             1.014    17.367
n4237.out[0] (.names)                                            0.261    17.628
n4238.in[0] (.names)                                             1.014    18.642
n4238.out[0] (.names)                                            0.261    18.903
n4268.in[2] (.names)                                             1.014    19.917
n4268.out[0] (.names)                                            0.261    20.178
n4269.in[1] (.names)                                             1.014    21.192
n4269.out[0] (.names)                                            0.261    21.453
n4270.in[1] (.names)                                             1.014    22.467
n4270.out[0] (.names)                                            0.261    22.728
n4272.in[0] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4273.in[2] (.names)                                             1.014    25.016
n4273.out[0] (.names)                                            0.261    25.277
n4275.in[1] (.names)                                             1.014    26.291
n4275.out[0] (.names)                                            0.261    26.552
n4283.in[1] (.names)                                             1.014    27.566
n4283.out[0] (.names)                                            0.261    27.827
n4304.in[0] (.names)                                             1.014    28.841
n4304.out[0] (.names)                                            0.261    29.102
n4305.in[0] (.names)                                             1.014    30.116
n4305.out[0] (.names)                                            0.261    30.377
n4306.in[0] (.names)                                             1.014    31.390
n4306.out[0] (.names)                                            0.261    31.651
n4211.in[0] (.names)                                             1.014    32.665
n4211.out[0] (.names)                                            0.261    32.926
n4212.in[3] (.names)                                             1.014    33.940
n4212.out[0] (.names)                                            0.261    34.201
n4214.in[1] (.names)                                             1.014    35.215
n4214.out[0] (.names)                                            0.261    35.476
n4215.in[3] (.names)                                             1.014    36.490
n4215.out[0] (.names)                                            0.261    36.751
n4216.in[2] (.names)                                             1.014    37.765
n4216.out[0] (.names)                                            0.261    38.026
n4217.in[2] (.names)                                             1.014    39.039
n4217.out[0] (.names)                                            0.261    39.300
n3406.in[0] (.names)                                             1.014    40.314
n3406.out[0] (.names)                                            0.261    40.575
n4219.in[0] (.names)                                             1.014    41.589
n4219.out[0] (.names)                                            0.261    41.850
n4342.in[3] (.names)                                             1.014    42.864
n4342.out[0] (.names)                                            0.261    43.125
n3713.in[3] (.names)                                             1.014    44.139
n3713.out[0] (.names)                                            0.261    44.400
n4374.in[2] (.names)                                             1.014    45.413
n4374.out[0] (.names)                                            0.261    45.674
n4376.in[0] (.names)                                             1.014    46.688
n4376.out[0] (.names)                                            0.261    46.949
n3682.in[1] (.names)                                             1.014    47.963
n3682.out[0] (.names)                                            0.261    48.224
n4373.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4373.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 74
Startpoint: n4697.Q[0] (.latch clocked by pclk)
Endpoint  : n4730.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4697.clk[0] (.latch)                                            1.014     1.014
n4697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4744.in[0] (.names)                                             1.014     2.070
n4744.out[0] (.names)                                            0.261     2.331
n4745.in[0] (.names)                                             1.014     3.344
n4745.out[0] (.names)                                            0.261     3.605
n4746.in[0] (.names)                                             1.014     4.619
n4746.out[0] (.names)                                            0.261     4.880
n4742.in[0] (.names)                                             1.014     5.894
n4742.out[0] (.names)                                            0.261     6.155
n4743.in[0] (.names)                                             1.014     7.169
n4743.out[0] (.names)                                            0.261     7.430
n4808.in[3] (.names)                                             1.014     8.444
n4808.out[0] (.names)                                            0.261     8.705
n4809.in[1] (.names)                                             1.014     9.719
n4809.out[0] (.names)                                            0.261     9.980
n4810.in[0] (.names)                                             1.014    10.993
n4810.out[0] (.names)                                            0.261    11.254
n4812.in[0] (.names)                                             1.014    12.268
n4812.out[0] (.names)                                            0.261    12.529
n4816.in[2] (.names)                                             1.014    13.543
n4816.out[0] (.names)                                            0.261    13.804
n4817.in[2] (.names)                                             1.014    14.818
n4817.out[0] (.names)                                            0.261    15.079
n4819.in[0] (.names)                                             1.014    16.093
n4819.out[0] (.names)                                            0.261    16.354
n4763.in[0] (.names)                                             1.014    17.367
n4763.out[0] (.names)                                            0.261    17.628
n4782.in[0] (.names)                                             1.014    18.642
n4782.out[0] (.names)                                            0.261    18.903
n4783.in[1] (.names)                                             1.014    19.917
n4783.out[0] (.names)                                            0.261    20.178
n4780.in[3] (.names)                                             1.014    21.192
n4780.out[0] (.names)                                            0.261    21.453
n4781.in[1] (.names)                                             1.014    22.467
n4781.out[0] (.names)                                            0.261    22.728
n4784.in[0] (.names)                                             1.014    23.742
n4784.out[0] (.names)                                            0.261    24.003
n4785.in[0] (.names)                                             1.014    25.016
n4785.out[0] (.names)                                            0.261    25.277
n4786.in[2] (.names)                                             1.014    26.291
n4786.out[0] (.names)                                            0.261    26.552
n4787.in[2] (.names)                                             1.014    27.566
n4787.out[0] (.names)                                            0.261    27.827
n4789.in[1] (.names)                                             1.014    28.841
n4789.out[0] (.names)                                            0.261    29.102
n4753.in[0] (.names)                                             1.014    30.116
n4753.out[0] (.names)                                            0.261    30.377
n4754.in[2] (.names)                                             1.014    31.390
n4754.out[0] (.names)                                            0.261    31.651
n4769.in[0] (.names)                                             1.014    32.665
n4769.out[0] (.names)                                            0.261    32.926
n4767.in[1] (.names)                                             1.014    33.940
n4767.out[0] (.names)                                            0.261    34.201
n4768.in[0] (.names)                                             1.014    35.215
n4768.out[0] (.names)                                            0.261    35.476
n4770.in[1] (.names)                                             1.014    36.490
n4770.out[0] (.names)                                            0.261    36.751
n4771.in[0] (.names)                                             1.014    37.765
n4771.out[0] (.names)                                            0.261    38.026
n4772.in[0] (.names)                                             1.014    39.039
n4772.out[0] (.names)                                            0.261    39.300
n4773.in[0] (.names)                                             1.014    40.314
n4773.out[0] (.names)                                            0.261    40.575
n4804.in[1] (.names)                                             1.014    41.589
n4804.out[0] (.names)                                            0.261    41.850
n4805.in[2] (.names)                                             1.014    42.864
n4805.out[0] (.names)                                            0.261    43.125
n4806.in[1] (.names)                                             1.014    44.139
n4806.out[0] (.names)                                            0.261    44.400
n4807.in[0] (.names)                                             1.014    45.413
n4807.out[0] (.names)                                            0.261    45.674
n4719.in[0] (.names)                                             1.014    46.688
n4719.out[0] (.names)                                            0.261    46.949
n4729.in[0] (.names)                                             1.014    47.963
n4729.out[0] (.names)                                            0.261    48.224
n4730.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4730.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 75
Startpoint: n4921.Q[0] (.latch clocked by pclk)
Endpoint  : n4985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
n4921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5515.in[0] (.names)                                             1.014     2.070
n5515.out[0] (.names)                                            0.261     2.331
n5518.in[0] (.names)                                             1.014     3.344
n5518.out[0] (.names)                                            0.261     3.605
n5519.in[0] (.names)                                             1.014     4.619
n5519.out[0] (.names)                                            0.261     4.880
n5520.in[2] (.names)                                             1.014     5.894
n5520.out[0] (.names)                                            0.261     6.155
n5521.in[3] (.names)                                             1.014     7.169
n5521.out[0] (.names)                                            0.261     7.430
n5523.in[0] (.names)                                             1.014     8.444
n5523.out[0] (.names)                                            0.261     8.705
n5524.in[1] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4935.in[0] (.names)                                             1.014    10.993
n4935.out[0] (.names)                                            0.261    11.254
n4932.in[1] (.names)                                             1.014    12.268
n4932.out[0] (.names)                                            0.261    12.529
n4933.in[0] (.names)                                             1.014    13.543
n4933.out[0] (.names)                                            0.261    13.804
n4938.in[1] (.names)                                             1.014    14.818
n4938.out[0] (.names)                                            0.261    15.079
n4939.in[1] (.names)                                             1.014    16.093
n4939.out[0] (.names)                                            0.261    16.354
n4940.in[1] (.names)                                             1.014    17.367
n4940.out[0] (.names)                                            0.261    17.628
n4941.in[0] (.names)                                             1.014    18.642
n4941.out[0] (.names)                                            0.261    18.903
n4942.in[0] (.names)                                             1.014    19.917
n4942.out[0] (.names)                                            0.261    20.178
n4943.in[3] (.names)                                             1.014    21.192
n4943.out[0] (.names)                                            0.261    21.453
n4944.in[3] (.names)                                             1.014    22.467
n4944.out[0] (.names)                                            0.261    22.728
n4945.in[0] (.names)                                             1.014    23.742
n4945.out[0] (.names)                                            0.261    24.003
n4949.in[2] (.names)                                             1.014    25.016
n4949.out[0] (.names)                                            0.261    25.277
n4951.in[1] (.names)                                             1.014    26.291
n4951.out[0] (.names)                                            0.261    26.552
n4953.in[0] (.names)                                             1.014    27.566
n4953.out[0] (.names)                                            0.261    27.827
n4955.in[0] (.names)                                             1.014    28.841
n4955.out[0] (.names)                                            0.261    29.102
n4956.in[0] (.names)                                             1.014    30.116
n4956.out[0] (.names)                                            0.261    30.377
n4957.in[2] (.names)                                             1.014    31.390
n4957.out[0] (.names)                                            0.261    31.651
n4960.in[0] (.names)                                             1.014    32.665
n4960.out[0] (.names)                                            0.261    32.926
n4958.in[0] (.names)                                             1.014    33.940
n4958.out[0] (.names)                                            0.261    34.201
n4959.in[0] (.names)                                             1.014    35.215
n4959.out[0] (.names)                                            0.261    35.476
n4961.in[1] (.names)                                             1.014    36.490
n4961.out[0] (.names)                                            0.261    36.751
n4962.in[1] (.names)                                             1.014    37.765
n4962.out[0] (.names)                                            0.261    38.026
n4930.in[1] (.names)                                             1.014    39.039
n4930.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4968.in[3] (.names)                                             1.014    41.589
n4968.out[0] (.names)                                            0.261    41.850
n4980.in[1] (.names)                                             1.014    42.864
n4980.out[0] (.names)                                            0.261    43.125
n4981.in[3] (.names)                                             1.014    44.139
n4981.out[0] (.names)                                            0.261    44.400
n4982.in[1] (.names)                                             1.014    45.413
n4982.out[0] (.names)                                            0.261    45.674
n4983.in[0] (.names)                                             1.014    46.688
n4983.out[0] (.names)                                            0.261    46.949
n4984.in[0] (.names)                                             1.014    47.963
n4984.out[0] (.names)                                            0.261    48.224
n4985.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4985.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 76
Startpoint: n4921.Q[0] (.latch clocked by pclk)
Endpoint  : n4915.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
n4921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5515.in[0] (.names)                                             1.014     2.070
n5515.out[0] (.names)                                            0.261     2.331
n5518.in[0] (.names)                                             1.014     3.344
n5518.out[0] (.names)                                            0.261     3.605
n5519.in[0] (.names)                                             1.014     4.619
n5519.out[0] (.names)                                            0.261     4.880
n5520.in[2] (.names)                                             1.014     5.894
n5520.out[0] (.names)                                            0.261     6.155
n5521.in[3] (.names)                                             1.014     7.169
n5521.out[0] (.names)                                            0.261     7.430
n5523.in[0] (.names)                                             1.014     8.444
n5523.out[0] (.names)                                            0.261     8.705
n5524.in[1] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4935.in[0] (.names)                                             1.014    10.993
n4935.out[0] (.names)                                            0.261    11.254
n5516.in[0] (.names)                                             1.014    12.268
n5516.out[0] (.names)                                            0.261    12.529
n5339.in[2] (.names)                                             1.014    13.543
n5339.out[0] (.names)                                            0.261    13.804
n5340.in[0] (.names)                                             1.014    14.818
n5340.out[0] (.names)                                            0.261    15.079
n5341.in[0] (.names)                                             1.014    16.093
n5341.out[0] (.names)                                            0.261    16.354
n5342.in[0] (.names)                                             1.014    17.367
n5342.out[0] (.names)                                            0.261    17.628
n5358.in[2] (.names)                                             1.014    18.642
n5358.out[0] (.names)                                            0.261    18.903
n5359.in[0] (.names)                                             1.014    19.917
n5359.out[0] (.names)                                            0.261    20.178
n5360.in[0] (.names)                                             1.014    21.192
n5360.out[0] (.names)                                            0.261    21.453
n5362.in[0] (.names)                                             1.014    22.467
n5362.out[0] (.names)                                            0.261    22.728
n5364.in[0] (.names)                                             1.014    23.742
n5364.out[0] (.names)                                            0.261    24.003
n5365.in[0] (.names)                                             1.014    25.016
n5365.out[0] (.names)                                            0.261    25.277
n5324.in[1] (.names)                                             1.014    26.291
n5324.out[0] (.names)                                            0.261    26.552
n5317.in[1] (.names)                                             1.014    27.566
n5317.out[0] (.names)                                            0.261    27.827
n5318.in[1] (.names)                                             1.014    28.841
n5318.out[0] (.names)                                            0.261    29.102
n5320.in[1] (.names)                                             1.014    30.116
n5320.out[0] (.names)                                            0.261    30.377
n5321.in[0] (.names)                                             1.014    31.390
n5321.out[0] (.names)                                            0.261    31.651
n5322.in[0] (.names)                                             1.014    32.665
n5322.out[0] (.names)                                            0.261    32.926
n5323.in[0] (.names)                                             1.014    33.940
n5323.out[0] (.names)                                            0.261    34.201
n5327.in[2] (.names)                                             1.014    35.215
n5327.out[0] (.names)                                            0.261    35.476
n5329.in[0] (.names)                                             1.014    36.490
n5329.out[0] (.names)                                            0.261    36.751
n5330.in[0] (.names)                                             1.014    37.765
n5330.out[0] (.names)                                            0.261    38.026
n5331.in[0] (.names)                                             1.014    39.039
n5331.out[0] (.names)                                            0.261    39.300
n5332.in[2] (.names)                                             1.014    40.314
n5332.out[0] (.names)                                            0.261    40.575
n5333.in[0] (.names)                                             1.014    41.589
n5333.out[0] (.names)                                            0.261    41.850
n5334.in[0] (.names)                                             1.014    42.864
n5334.out[0] (.names)                                            0.261    43.125
n5335.in[0] (.names)                                             1.014    44.139
n5335.out[0] (.names)                                            0.261    44.400
n5299.in[0] (.names)                                             1.014    45.413
n5299.out[0] (.names)                                            0.261    45.674
n5300.in[1] (.names)                                             1.014    46.688
n5300.out[0] (.names)                                            0.261    46.949
n4914.in[1] (.names)                                             1.014    47.963
n4914.out[0] (.names)                                            0.261    48.224
n4915.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4915.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 77
Startpoint: n4921.Q[0] (.latch clocked by pclk)
Endpoint  : n5245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4921.clk[0] (.latch)                                            1.014     1.014
n4921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5515.in[0] (.names)                                             1.014     2.070
n5515.out[0] (.names)                                            0.261     2.331
n5518.in[0] (.names)                                             1.014     3.344
n5518.out[0] (.names)                                            0.261     3.605
n5519.in[0] (.names)                                             1.014     4.619
n5519.out[0] (.names)                                            0.261     4.880
n5520.in[2] (.names)                                             1.014     5.894
n5520.out[0] (.names)                                            0.261     6.155
n5521.in[3] (.names)                                             1.014     7.169
n5521.out[0] (.names)                                            0.261     7.430
n5523.in[0] (.names)                                             1.014     8.444
n5523.out[0] (.names)                                            0.261     8.705
n5524.in[1] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4935.in[0] (.names)                                             1.014    10.993
n4935.out[0] (.names)                                            0.261    11.254
n5516.in[0] (.names)                                             1.014    12.268
n5516.out[0] (.names)                                            0.261    12.529
n5339.in[2] (.names)                                             1.014    13.543
n5339.out[0] (.names)                                            0.261    13.804
n5340.in[0] (.names)                                             1.014    14.818
n5340.out[0] (.names)                                            0.261    15.079
n5341.in[0] (.names)                                             1.014    16.093
n5341.out[0] (.names)                                            0.261    16.354
n5342.in[0] (.names)                                             1.014    17.367
n5342.out[0] (.names)                                            0.261    17.628
n5358.in[2] (.names)                                             1.014    18.642
n5358.out[0] (.names)                                            0.261    18.903
n5359.in[0] (.names)                                             1.014    19.917
n5359.out[0] (.names)                                            0.261    20.178
n5360.in[0] (.names)                                             1.014    21.192
n5360.out[0] (.names)                                            0.261    21.453
n5362.in[0] (.names)                                             1.014    22.467
n5362.out[0] (.names)                                            0.261    22.728
n5364.in[0] (.names)                                             1.014    23.742
n5364.out[0] (.names)                                            0.261    24.003
n5365.in[0] (.names)                                             1.014    25.016
n5365.out[0] (.names)                                            0.261    25.277
n5324.in[1] (.names)                                             1.014    26.291
n5324.out[0] (.names)                                            0.261    26.552
n5317.in[1] (.names)                                             1.014    27.566
n5317.out[0] (.names)                                            0.261    27.827
n5318.in[1] (.names)                                             1.014    28.841
n5318.out[0] (.names)                                            0.261    29.102
n5320.in[1] (.names)                                             1.014    30.116
n5320.out[0] (.names)                                            0.261    30.377
n5321.in[0] (.names)                                             1.014    31.390
n5321.out[0] (.names)                                            0.261    31.651
n5322.in[0] (.names)                                             1.014    32.665
n5322.out[0] (.names)                                            0.261    32.926
n5323.in[0] (.names)                                             1.014    33.940
n5323.out[0] (.names)                                            0.261    34.201
n5327.in[2] (.names)                                             1.014    35.215
n5327.out[0] (.names)                                            0.261    35.476
n5329.in[0] (.names)                                             1.014    36.490
n5329.out[0] (.names)                                            0.261    36.751
n5330.in[0] (.names)                                             1.014    37.765
n5330.out[0] (.names)                                            0.261    38.026
n5331.in[0] (.names)                                             1.014    39.039
n5331.out[0] (.names)                                            0.261    39.300
n5332.in[2] (.names)                                             1.014    40.314
n5332.out[0] (.names)                                            0.261    40.575
n5333.in[0] (.names)                                             1.014    41.589
n5333.out[0] (.names)                                            0.261    41.850
n5334.in[0] (.names)                                             1.014    42.864
n5334.out[0] (.names)                                            0.261    43.125
n5335.in[0] (.names)                                             1.014    44.139
n5335.out[0] (.names)                                            0.261    44.400
n5299.in[0] (.names)                                             1.014    45.413
n5299.out[0] (.names)                                            0.261    45.674
n5300.in[1] (.names)                                             1.014    46.688
n5300.out[0] (.names)                                            0.261    46.949
n4914.in[1] (.names)                                             1.014    47.963
n4914.out[0] (.names)                                            0.261    48.224
n5245.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5245.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 78
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n5623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
n5623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5624.in[0] (.names)                                             1.014     2.070
n5624.out[0] (.names)                                            0.261     2.331
n5625.in[0] (.names)                                             1.014     3.344
n5625.out[0] (.names)                                            0.261     3.605
n5599.in[1] (.names)                                             1.014     4.619
n5599.out[0] (.names)                                            0.261     4.880
n5600.in[0] (.names)                                             1.014     5.894
n5600.out[0] (.names)                                            0.261     6.155
n5594.in[1] (.names)                                             1.014     7.169
n5594.out[0] (.names)                                            0.261     7.430
n5597.in[0] (.names)                                             1.014     8.444
n5597.out[0] (.names)                                            0.261     8.705
n5688.in[1] (.names)                                             1.014     9.719
n5688.out[0] (.names)                                            0.261     9.980
n5700.in[3] (.names)                                             1.014    10.993
n5700.out[0] (.names)                                            0.261    11.254
n5701.in[1] (.names)                                             1.014    12.268
n5701.out[0] (.names)                                            0.261    12.529
n5703.in[2] (.names)                                             1.014    13.543
n5703.out[0] (.names)                                            0.261    13.804
n5704.in[1] (.names)                                             1.014    14.818
n5704.out[0] (.names)                                            0.261    15.079
n5705.in[1] (.names)                                             1.014    16.093
n5705.out[0] (.names)                                            0.261    16.354
n5696.in[0] (.names)                                             1.014    17.367
n5696.out[0] (.names)                                            0.261    17.628
n5638.in[0] (.names)                                             1.014    18.642
n5638.out[0] (.names)                                            0.261    18.903
n5639.in[2] (.names)                                             1.014    19.917
n5639.out[0] (.names)                                            0.261    20.178
n5608.in[2] (.names)                                             1.014    21.192
n5608.out[0] (.names)                                            0.261    21.453
n5640.in[0] (.names)                                             1.014    22.467
n5640.out[0] (.names)                                            0.261    22.728
n5642.in[0] (.names)                                             1.014    23.742
n5642.out[0] (.names)                                            0.261    24.003
n5634.in[0] (.names)                                             1.014    25.016
n5634.out[0] (.names)                                            0.261    25.277
n5643.in[0] (.names)                                             1.014    26.291
n5643.out[0] (.names)                                            0.261    26.552
n5652.in[2] (.names)                                             1.014    27.566
n5652.out[0] (.names)                                            0.261    27.827
n5667.in[0] (.names)                                             1.014    28.841
n5667.out[0] (.names)                                            0.261    29.102
n5656.in[1] (.names)                                             1.014    30.116
n5656.out[0] (.names)                                            0.261    30.377
n5657.in[2] (.names)                                             1.014    31.390
n5657.out[0] (.names)                                            0.261    31.651
n5661.in[1] (.names)                                             1.014    32.665
n5661.out[0] (.names)                                            0.261    32.926
n5662.in[0] (.names)                                             1.014    33.940
n5662.out[0] (.names)                                            0.261    34.201
n5663.in[0] (.names)                                             1.014    35.215
n5663.out[0] (.names)                                            0.261    35.476
n5653.in[0] (.names)                                             1.014    36.490
n5653.out[0] (.names)                                            0.261    36.751
n5655.in[0] (.names)                                             1.014    37.765
n5655.out[0] (.names)                                            0.261    38.026
n5664.in[1] (.names)                                             1.014    39.039
n5664.out[0] (.names)                                            0.261    39.300
n5666.in[0] (.names)                                             1.014    40.314
n5666.out[0] (.names)                                            0.261    40.575
n5669.in[0] (.names)                                             1.014    41.589
n5669.out[0] (.names)                                            0.261    41.850
n5672.in[2] (.names)                                             1.014    42.864
n5672.out[0] (.names)                                            0.261    43.125
n5674.in[1] (.names)                                             1.014    44.139
n5674.out[0] (.names)                                            0.261    44.400
n5620.in[1] (.names)                                             1.014    45.413
n5620.out[0] (.names)                                            0.261    45.674
n5621.in[2] (.names)                                             1.014    46.688
n5621.out[0] (.names)                                            0.261    46.949
n5622.in[1] (.names)                                             1.014    47.963
n5622.out[0] (.names)                                            0.261    48.224
n5623.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 79
Startpoint: n2401.Q[0] (.latch clocked by pclk)
Endpoint  : n128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2401.clk[0] (.latch)                                            1.014     1.014
n2401.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2818.in[0] (.names)                                             1.014     2.070
n2818.out[0] (.names)                                            0.261     2.331
n2819.in[0] (.names)                                             1.014     3.344
n2819.out[0] (.names)                                            0.261     3.605
n2590.in[0] (.names)                                             1.014     4.619
n2590.out[0] (.names)                                            0.261     4.880
n2820.in[0] (.names)                                             1.014     5.894
n2820.out[0] (.names)                                            0.261     6.155
n2821.in[3] (.names)                                             1.014     7.169
n2821.out[0] (.names)                                            0.261     7.430
n2822.in[1] (.names)                                             1.014     8.444
n2822.out[0] (.names)                                            0.261     8.705
n2538.in[1] (.names)                                             1.014     9.719
n2538.out[0] (.names)                                            0.261     9.980
n2424.in[0] (.names)                                             1.014    10.993
n2424.out[0] (.names)                                            0.261    11.254
n2428.in[0] (.names)                                             1.014    12.268
n2428.out[0] (.names)                                            0.261    12.529
n2423.in[0] (.names)                                             1.014    13.543
n2423.out[0] (.names)                                            0.261    13.804
n2429.in[1] (.names)                                             1.014    14.818
n2429.out[0] (.names)                                            0.261    15.079
n2430.in[0] (.names)                                             1.014    16.093
n2430.out[0] (.names)                                            0.261    16.354
n2433.in[2] (.names)                                             1.014    17.367
n2433.out[0] (.names)                                            0.261    17.628
n2434.in[1] (.names)                                             1.014    18.642
n2434.out[0] (.names)                                            0.261    18.903
n2435.in[1] (.names)                                             1.014    19.917
n2435.out[0] (.names)                                            0.261    20.178
n2502.in[1] (.names)                                             1.014    21.192
n2502.out[0] (.names)                                            0.261    21.453
n2503.in[1] (.names)                                             1.014    22.467
n2503.out[0] (.names)                                            0.261    22.728
n2504.in[0] (.names)                                             1.014    23.742
n2504.out[0] (.names)                                            0.261    24.003
n2506.in[0] (.names)                                             1.014    25.016
n2506.out[0] (.names)                                            0.261    25.277
n2507.in[0] (.names)                                             1.014    26.291
n2507.out[0] (.names)                                            0.261    26.552
n2509.in[1] (.names)                                             1.014    27.566
n2509.out[0] (.names)                                            0.261    27.827
n2512.in[2] (.names)                                             1.014    28.841
n2512.out[0] (.names)                                            0.261    29.102
n2510.in[1] (.names)                                             1.014    30.116
n2510.out[0] (.names)                                            0.261    30.377
n2511.in[0] (.names)                                             1.014    31.390
n2511.out[0] (.names)                                            0.261    31.651
n2514.in[1] (.names)                                             1.014    32.665
n2514.out[0] (.names)                                            0.261    32.926
n2516.in[1] (.names)                                             1.014    33.940
n2516.out[0] (.names)                                            0.261    34.201
n2517.in[0] (.names)                                             1.014    35.215
n2517.out[0] (.names)                                            0.261    35.476
n2518.in[0] (.names)                                             1.014    36.490
n2518.out[0] (.names)                                            0.261    36.751
n2523.in[1] (.names)                                             1.014    37.765
n2523.out[0] (.names)                                            0.261    38.026
n2524.in[0] (.names)                                             1.014    39.039
n2524.out[0] (.names)                                            0.261    39.300
n2526.in[0] (.names)                                             1.014    40.314
n2526.out[0] (.names)                                            0.261    40.575
n2471.in[0] (.names)                                             1.014    41.589
n2471.out[0] (.names)                                            0.261    41.850
n2525.in[0] (.names)                                             1.014    42.864
n2525.out[0] (.names)                                            0.261    43.125
n2528.in[0] (.names)                                             1.014    44.139
n2528.out[0] (.names)                                            0.261    44.400
n2529.in[1] (.names)                                             1.014    45.413
n2529.out[0] (.names)                                            0.261    45.674
n2777.in[0] (.names)                                             1.014    46.688
n2777.out[0] (.names)                                            0.261    46.949
n162.in[0] (.names)                                              1.014    47.963
n162.out[0] (.names)                                             0.261    48.224
n128.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n128.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 80
Startpoint: n2381.Q[0] (.latch clocked by pclk)
Endpoint  : n2379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2381.clk[0] (.latch)                                            1.014     1.014
n2381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2402.in[0] (.names)                                             1.014     2.070
n2402.out[0] (.names)                                            0.261     2.331
n2403.in[1] (.names)                                             1.014     3.344
n2403.out[0] (.names)                                            0.261     3.605
n2405.in[2] (.names)                                             1.014     4.619
n2405.out[0] (.names)                                            0.261     4.880
n2406.in[1] (.names)                                             1.014     5.894
n2406.out[0] (.names)                                            0.261     6.155
n2408.in[1] (.names)                                             1.014     7.169
n2408.out[0] (.names)                                            0.261     7.430
n2409.in[0] (.names)                                             1.014     8.444
n2409.out[0] (.names)                                            0.261     8.705
n2411.in[2] (.names)                                             1.014     9.719
n2411.out[0] (.names)                                            0.261     9.980
n2412.in[0] (.names)                                             1.014    10.993
n2412.out[0] (.names)                                            0.261    11.254
n2591.in[3] (.names)                                             1.014    12.268
n2591.out[0] (.names)                                            0.261    12.529
n2600.in[1] (.names)                                             1.014    13.543
n2600.out[0] (.names)                                            0.261    13.804
n2601.in[1] (.names)                                             1.014    14.818
n2601.out[0] (.names)                                            0.261    15.079
n2602.in[0] (.names)                                             1.014    16.093
n2602.out[0] (.names)                                            0.261    16.354
n2603.in[1] (.names)                                             1.014    17.367
n2603.out[0] (.names)                                            0.261    17.628
n2604.in[0] (.names)                                             1.014    18.642
n2604.out[0] (.names)                                            0.261    18.903
n2581.in[1] (.names)                                             1.014    19.917
n2581.out[0] (.names)                                            0.261    20.178
n2545.in[0] (.names)                                             1.014    21.192
n2545.out[0] (.names)                                            0.261    21.453
n2606.in[1] (.names)                                             1.014    22.467
n2606.out[0] (.names)                                            0.261    22.728
n2607.in[0] (.names)                                             1.014    23.742
n2607.out[0] (.names)                                            0.261    24.003
n2608.in[1] (.names)                                             1.014    25.016
n2608.out[0] (.names)                                            0.261    25.277
n2610.in[0] (.names)                                             1.014    26.291
n2610.out[0] (.names)                                            0.261    26.552
n2611.in[0] (.names)                                             1.014    27.566
n2611.out[0] (.names)                                            0.261    27.827
n2780.in[0] (.names)                                             1.014    28.841
n2780.out[0] (.names)                                            0.261    29.102
n2782.in[0] (.names)                                             1.014    30.116
n2782.out[0] (.names)                                            0.261    30.377
n2784.in[1] (.names)                                             1.014    31.390
n2784.out[0] (.names)                                            0.261    31.651
n2786.in[0] (.names)                                             1.014    32.665
n2786.out[0] (.names)                                            0.261    32.926
n2787.in[2] (.names)                                             1.014    33.940
n2787.out[0] (.names)                                            0.261    34.201
n2788.in[0] (.names)                                             1.014    35.215
n2788.out[0] (.names)                                            0.261    35.476
n2789.in[0] (.names)                                             1.014    36.490
n2789.out[0] (.names)                                            0.261    36.751
n2790.in[0] (.names)                                             1.014    37.765
n2790.out[0] (.names)                                            0.261    38.026
n133.in[0] (.names)                                              1.014    39.039
n133.out[0] (.names)                                             0.261    39.300
n2791.in[0] (.names)                                             1.014    40.314
n2791.out[0] (.names)                                            0.261    40.575
n2792.in[0] (.names)                                             1.014    41.589
n2792.out[0] (.names)                                            0.261    41.850
n2793.in[1] (.names)                                             1.014    42.864
n2793.out[0] (.names)                                            0.261    43.125
n2795.in[1] (.names)                                             1.014    44.139
n2795.out[0] (.names)                                            0.261    44.400
n2796.in[0] (.names)                                             1.014    45.413
n2796.out[0] (.names)                                            0.261    45.674
n2398.in[1] (.names)                                             1.014    46.688
n2398.out[0] (.names)                                            0.261    46.949
n2378.in[0] (.names)                                             1.014    47.963
n2378.out[0] (.names)                                            0.261    48.224
n2379.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2379.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 81
Startpoint: n191.Q[0] (.latch clocked by pclk)
Endpoint  : n1658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n191.clk[0] (.latch)                                             1.014     1.014
n191.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2279.in[0] (.names)                                             1.014     2.070
n2279.out[0] (.names)                                            0.261     2.331
n2282.in[1] (.names)                                             1.014     3.344
n2282.out[0] (.names)                                            0.261     3.605
n2280.in[0] (.names)                                             1.014     4.619
n2280.out[0] (.names)                                            0.261     4.880
n2284.in[0] (.names)                                             1.014     5.894
n2284.out[0] (.names)                                            0.261     6.155
n2197.in[0] (.names)                                             1.014     7.169
n2197.out[0] (.names)                                            0.261     7.430
n2198.in[0] (.names)                                             1.014     8.444
n2198.out[0] (.names)                                            0.261     8.705
n2183.in[3] (.names)                                             1.014     9.719
n2183.out[0] (.names)                                            0.261     9.980
n2174.in[1] (.names)                                             1.014    10.993
n2174.out[0] (.names)                                            0.261    11.254
n2275.in[0] (.names)                                             1.014    12.268
n2275.out[0] (.names)                                            0.261    12.529
n2261.in[1] (.names)                                             1.014    13.543
n2261.out[0] (.names)                                            0.261    13.804
n2228.in[2] (.names)                                             1.014    14.818
n2228.out[0] (.names)                                            0.261    15.079
n2217.in[2] (.names)                                             1.014    16.093
n2217.out[0] (.names)                                            0.261    16.354
n2218.in[3] (.names)                                             1.014    17.367
n2218.out[0] (.names)                                            0.261    17.628
n2220.in[0] (.names)                                             1.014    18.642
n2220.out[0] (.names)                                            0.261    18.903
n2222.in[1] (.names)                                             1.014    19.917
n2222.out[0] (.names)                                            0.261    20.178
n2224.in[0] (.names)                                             1.014    21.192
n2224.out[0] (.names)                                            0.261    21.453
n2225.in[0] (.names)                                             1.014    22.467
n2225.out[0] (.names)                                            0.261    22.728
n2226.in[0] (.names)                                             1.014    23.742
n2226.out[0] (.names)                                            0.261    24.003
n2227.in[0] (.names)                                             1.014    25.016
n2227.out[0] (.names)                                            0.261    25.277
n2238.in[1] (.names)                                             1.014    26.291
n2238.out[0] (.names)                                            0.261    26.552
n2239.in[0] (.names)                                             1.014    27.566
n2239.out[0] (.names)                                            0.261    27.827
n2240.in[0] (.names)                                             1.014    28.841
n2240.out[0] (.names)                                            0.261    29.102
n2241.in[1] (.names)                                             1.014    30.116
n2241.out[0] (.names)                                            0.261    30.377
n2242.in[2] (.names)                                             1.014    31.390
n2242.out[0] (.names)                                            0.261    31.651
n2243.in[2] (.names)                                             1.014    32.665
n2243.out[0] (.names)                                            0.261    32.926
n2244.in[1] (.names)                                             1.014    33.940
n2244.out[0] (.names)                                            0.261    34.201
n2245.in[0] (.names)                                             1.014    35.215
n2245.out[0] (.names)                                            0.261    35.476
n2246.in[0] (.names)                                             1.014    36.490
n2246.out[0] (.names)                                            0.261    36.751
n2252.in[0] (.names)                                             1.014    37.765
n2252.out[0] (.names)                                            0.261    38.026
n1615.in[1] (.names)                                             1.014    39.039
n1615.out[0] (.names)                                            0.261    39.300
n2254.in[1] (.names)                                             1.014    40.314
n2254.out[0] (.names)                                            0.261    40.575
n2255.in[0] (.names)                                             1.014    41.589
n2255.out[0] (.names)                                            0.261    41.850
n2256.in[0] (.names)                                             1.014    42.864
n2256.out[0] (.names)                                            0.261    43.125
n2257.in[1] (.names)                                             1.014    44.139
n2257.out[0] (.names)                                            0.261    44.400
n2259.in[1] (.names)                                             1.014    45.413
n2259.out[0] (.names)                                            0.261    45.674
n211.in[1] (.names)                                              1.014    46.688
n211.out[0] (.names)                                             0.261    46.949
n1657.in[0] (.names)                                             1.014    47.963
n1657.out[0] (.names)                                            0.261    48.224
n1658.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 82
Startpoint: n1670.Q[0] (.latch clocked by pclk)
Endpoint  : n1670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1670.clk[0] (.latch)                                            1.014     1.014
n1670.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1677.in[0] (.names)                                             1.014     2.070
n1677.out[0] (.names)                                            0.261     2.331
n1852.in[0] (.names)                                             1.014     3.344
n1852.out[0] (.names)                                            0.261     3.605
n1854.in[2] (.names)                                             1.014     4.619
n1854.out[0] (.names)                                            0.261     4.880
n1855.in[1] (.names)                                             1.014     5.894
n1855.out[0] (.names)                                            0.261     6.155
n1857.in[0] (.names)                                             1.014     7.169
n1857.out[0] (.names)                                            0.261     7.430
n1858.in[0] (.names)                                             1.014     8.444
n1858.out[0] (.names)                                            0.261     8.705
n1859.in[0] (.names)                                             1.014     9.719
n1859.out[0] (.names)                                            0.261     9.980
n1863.in[0] (.names)                                             1.014    10.993
n1863.out[0] (.names)                                            0.261    11.254
n1861.in[0] (.names)                                             1.014    12.268
n1861.out[0] (.names)                                            0.261    12.529
n1862.in[0] (.names)                                             1.014    13.543
n1862.out[0] (.names)                                            0.261    13.804
n1864.in[0] (.names)                                             1.014    14.818
n1864.out[0] (.names)                                            0.261    15.079
n1886.in[2] (.names)                                             1.014    16.093
n1886.out[0] (.names)                                            0.261    16.354
n1887.in[0] (.names)                                             1.014    17.367
n1887.out[0] (.names)                                            0.261    17.628
n1888.in[0] (.names)                                             1.014    18.642
n1888.out[0] (.names)                                            0.261    18.903
n1889.in[0] (.names)                                             1.014    19.917
n1889.out[0] (.names)                                            0.261    20.178
n1890.in[0] (.names)                                             1.014    21.192
n1890.out[0] (.names)                                            0.261    21.453
n1891.in[1] (.names)                                             1.014    22.467
n1891.out[0] (.names)                                            0.261    22.728
n1892.in[1] (.names)                                             1.014    23.742
n1892.out[0] (.names)                                            0.261    24.003
n1893.in[0] (.names)                                             1.014    25.016
n1893.out[0] (.names)                                            0.261    25.277
n1894.in[1] (.names)                                             1.014    26.291
n1894.out[0] (.names)                                            0.261    26.552
n1867.in[1] (.names)                                             1.014    27.566
n1867.out[0] (.names)                                            0.261    27.827
n1868.in[0] (.names)                                             1.014    28.841
n1868.out[0] (.names)                                            0.261    29.102
n1884.in[1] (.names)                                             1.014    30.116
n1884.out[0] (.names)                                            0.261    30.377
n1885.in[0] (.names)                                             1.014    31.390
n1885.out[0] (.names)                                            0.261    31.651
n1882.in[0] (.names)                                             1.014    32.665
n1882.out[0] (.names)                                            0.261    32.926
n1680.in[0] (.names)                                             1.014    33.940
n1680.out[0] (.names)                                            0.261    34.201
n1681.in[1] (.names)                                             1.014    35.215
n1681.out[0] (.names)                                            0.261    35.476
n1682.in[0] (.names)                                             1.014    36.490
n1682.out[0] (.names)                                            0.261    36.751
n1683.in[0] (.names)                                             1.014    37.765
n1683.out[0] (.names)                                            0.261    38.026
n1684.in[0] (.names)                                             1.014    39.039
n1684.out[0] (.names)                                            0.261    39.300
n1688.in[0] (.names)                                             1.014    40.314
n1688.out[0] (.names)                                            0.261    40.575
n1689.in[0] (.names)                                             1.014    41.589
n1689.out[0] (.names)                                            0.261    41.850
n1690.in[0] (.names)                                             1.014    42.864
n1690.out[0] (.names)                                            0.261    43.125
n1687.in[0] (.names)                                             1.014    44.139
n1687.out[0] (.names)                                            0.261    44.400
n202.in[0] (.names)                                              1.014    45.413
n202.out[0] (.names)                                             0.261    45.674
n1675.in[2] (.names)                                             1.014    46.688
n1675.out[0] (.names)                                            0.261    46.949
n1676.in[1] (.names)                                             1.014    47.963
n1676.out[0] (.names)                                            0.261    48.224
n1670.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1670.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 83
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1532.in[0] (.names)                                             1.014    10.993
n1532.out[0] (.names)                                            0.261    11.254
n1533.in[0] (.names)                                             1.014    12.268
n1533.out[0] (.names)                                            0.261    12.529
n1534.in[1] (.names)                                             1.014    13.543
n1534.out[0] (.names)                                            0.261    13.804
n1536.in[2] (.names)                                             1.014    14.818
n1536.out[0] (.names)                                            0.261    15.079
n1429.in[1] (.names)                                             1.014    16.093
n1429.out[0] (.names)                                            0.261    16.354
n1212.in[0] (.names)                                             1.014    17.367
n1212.out[0] (.names)                                            0.261    17.628
n1213.in[1] (.names)                                             1.014    18.642
n1213.out[0] (.names)                                            0.261    18.903
n1214.in[3] (.names)                                             1.014    19.917
n1214.out[0] (.names)                                            0.261    20.178
n1216.in[1] (.names)                                             1.014    21.192
n1216.out[0] (.names)                                            0.261    21.453
n1217.in[1] (.names)                                             1.014    22.467
n1217.out[0] (.names)                                            0.261    22.728
n1218.in[2] (.names)                                             1.014    23.742
n1218.out[0] (.names)                                            0.261    24.003
n1220.in[1] (.names)                                             1.014    25.016
n1220.out[0] (.names)                                            0.261    25.277
n1222.in[1] (.names)                                             1.014    26.291
n1222.out[0] (.names)                                            0.261    26.552
n1224.in[1] (.names)                                             1.014    27.566
n1224.out[0] (.names)                                            0.261    27.827
n1225.in[0] (.names)                                             1.014    28.841
n1225.out[0] (.names)                                            0.261    29.102
n1548.in[1] (.names)                                             1.014    30.116
n1548.out[0] (.names)                                            0.261    30.377
n1549.in[1] (.names)                                             1.014    31.390
n1549.out[0] (.names)                                            0.261    31.651
n1550.in[0] (.names)                                             1.014    32.665
n1550.out[0] (.names)                                            0.261    32.926
n1551.in[0] (.names)                                             1.014    33.940
n1551.out[0] (.names)                                            0.261    34.201
n1552.in[0] (.names)                                             1.014    35.215
n1552.out[0] (.names)                                            0.261    35.476
n1553.in[0] (.names)                                             1.014    36.490
n1553.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1596.in[1] (.names)                                             1.014    39.039
n1596.out[0] (.names)                                            0.261    39.300
n1597.in[0] (.names)                                             1.014    40.314
n1597.out[0] (.names)                                            0.261    40.575
n1598.in[0] (.names)                                             1.014    41.589
n1598.out[0] (.names)                                            0.261    41.850
n1601.in[1] (.names)                                             1.014    42.864
n1601.out[0] (.names)                                            0.261    43.125
n1603.in[1] (.names)                                             1.014    44.139
n1603.out[0] (.names)                                            0.261    44.400
n1605.in[0] (.names)                                             1.014    45.413
n1605.out[0] (.names)                                            0.261    45.674
n1592.in[0] (.names)                                             1.014    46.688
n1592.out[0] (.names)                                            0.261    46.949
n222.in[0] (.names)                                              1.014    47.963
n222.out[0] (.names)                                             0.261    48.224
n223.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 84
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n1593.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1532.in[0] (.names)                                             1.014    10.993
n1532.out[0] (.names)                                            0.261    11.254
n1533.in[0] (.names)                                             1.014    12.268
n1533.out[0] (.names)                                            0.261    12.529
n1534.in[1] (.names)                                             1.014    13.543
n1534.out[0] (.names)                                            0.261    13.804
n1536.in[2] (.names)                                             1.014    14.818
n1536.out[0] (.names)                                            0.261    15.079
n1429.in[1] (.names)                                             1.014    16.093
n1429.out[0] (.names)                                            0.261    16.354
n1212.in[0] (.names)                                             1.014    17.367
n1212.out[0] (.names)                                            0.261    17.628
n1213.in[1] (.names)                                             1.014    18.642
n1213.out[0] (.names)                                            0.261    18.903
n1214.in[3] (.names)                                             1.014    19.917
n1214.out[0] (.names)                                            0.261    20.178
n1216.in[1] (.names)                                             1.014    21.192
n1216.out[0] (.names)                                            0.261    21.453
n1217.in[1] (.names)                                             1.014    22.467
n1217.out[0] (.names)                                            0.261    22.728
n1218.in[2] (.names)                                             1.014    23.742
n1218.out[0] (.names)                                            0.261    24.003
n1220.in[1] (.names)                                             1.014    25.016
n1220.out[0] (.names)                                            0.261    25.277
n1222.in[1] (.names)                                             1.014    26.291
n1222.out[0] (.names)                                            0.261    26.552
n1224.in[1] (.names)                                             1.014    27.566
n1224.out[0] (.names)                                            0.261    27.827
n1225.in[0] (.names)                                             1.014    28.841
n1225.out[0] (.names)                                            0.261    29.102
n1548.in[1] (.names)                                             1.014    30.116
n1548.out[0] (.names)                                            0.261    30.377
n1549.in[1] (.names)                                             1.014    31.390
n1549.out[0] (.names)                                            0.261    31.651
n1550.in[0] (.names)                                             1.014    32.665
n1550.out[0] (.names)                                            0.261    32.926
n1551.in[0] (.names)                                             1.014    33.940
n1551.out[0] (.names)                                            0.261    34.201
n1552.in[0] (.names)                                             1.014    35.215
n1552.out[0] (.names)                                            0.261    35.476
n1553.in[0] (.names)                                             1.014    36.490
n1553.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1596.in[1] (.names)                                             1.014    39.039
n1596.out[0] (.names)                                            0.261    39.300
n1597.in[0] (.names)                                             1.014    40.314
n1597.out[0] (.names)                                            0.261    40.575
n1598.in[0] (.names)                                             1.014    41.589
n1598.out[0] (.names)                                            0.261    41.850
n1601.in[1] (.names)                                             1.014    42.864
n1601.out[0] (.names)                                            0.261    43.125
n1603.in[1] (.names)                                             1.014    44.139
n1603.out[0] (.names)                                            0.261    44.400
n1605.in[0] (.names)                                             1.014    45.413
n1605.out[0] (.names)                                            0.261    45.674
n1592.in[0] (.names)                                             1.014    46.688
n1592.out[0] (.names)                                            0.261    46.949
n236.in[1] (.names)                                              1.014    47.963
n236.out[0] (.names)                                             0.261    48.224
n1593.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1593.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 85
Startpoint: n199.Q[0] (.latch clocked by pclk)
Endpoint  : n237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n199.clk[0] (.latch)                                             1.014     1.014
n199.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1522.in[0] (.names)                                             1.014     2.070
n1522.out[0] (.names)                                            0.261     2.331
n1523.in[0] (.names)                                             1.014     3.344
n1523.out[0] (.names)                                            0.261     3.605
n1525.in[0] (.names)                                             1.014     4.619
n1525.out[0] (.names)                                            0.261     4.880
n1526.in[0] (.names)                                             1.014     5.894
n1526.out[0] (.names)                                            0.261     6.155
n1527.in[0] (.names)                                             1.014     7.169
n1527.out[0] (.names)                                            0.261     7.430
n1529.in[3] (.names)                                             1.014     8.444
n1529.out[0] (.names)                                            0.261     8.705
n1531.in[2] (.names)                                             1.014     9.719
n1531.out[0] (.names)                                            0.261     9.980
n1532.in[0] (.names)                                             1.014    10.993
n1532.out[0] (.names)                                            0.261    11.254
n1533.in[0] (.names)                                             1.014    12.268
n1533.out[0] (.names)                                            0.261    12.529
n1534.in[1] (.names)                                             1.014    13.543
n1534.out[0] (.names)                                            0.261    13.804
n1536.in[2] (.names)                                             1.014    14.818
n1536.out[0] (.names)                                            0.261    15.079
n1429.in[1] (.names)                                             1.014    16.093
n1429.out[0] (.names)                                            0.261    16.354
n1212.in[0] (.names)                                             1.014    17.367
n1212.out[0] (.names)                                            0.261    17.628
n1213.in[1] (.names)                                             1.014    18.642
n1213.out[0] (.names)                                            0.261    18.903
n1214.in[3] (.names)                                             1.014    19.917
n1214.out[0] (.names)                                            0.261    20.178
n1216.in[1] (.names)                                             1.014    21.192
n1216.out[0] (.names)                                            0.261    21.453
n1217.in[1] (.names)                                             1.014    22.467
n1217.out[0] (.names)                                            0.261    22.728
n1218.in[2] (.names)                                             1.014    23.742
n1218.out[0] (.names)                                            0.261    24.003
n1220.in[1] (.names)                                             1.014    25.016
n1220.out[0] (.names)                                            0.261    25.277
n1222.in[1] (.names)                                             1.014    26.291
n1222.out[0] (.names)                                            0.261    26.552
n1224.in[1] (.names)                                             1.014    27.566
n1224.out[0] (.names)                                            0.261    27.827
n1225.in[0] (.names)                                             1.014    28.841
n1225.out[0] (.names)                                            0.261    29.102
n1548.in[1] (.names)                                             1.014    30.116
n1548.out[0] (.names)                                            0.261    30.377
n1549.in[1] (.names)                                             1.014    31.390
n1549.out[0] (.names)                                            0.261    31.651
n1550.in[0] (.names)                                             1.014    32.665
n1550.out[0] (.names)                                            0.261    32.926
n1551.in[0] (.names)                                             1.014    33.940
n1551.out[0] (.names)                                            0.261    34.201
n1552.in[0] (.names)                                             1.014    35.215
n1552.out[0] (.names)                                            0.261    35.476
n1553.in[0] (.names)                                             1.014    36.490
n1553.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1596.in[1] (.names)                                             1.014    39.039
n1596.out[0] (.names)                                            0.261    39.300
n1597.in[0] (.names)                                             1.014    40.314
n1597.out[0] (.names)                                            0.261    40.575
n1598.in[0] (.names)                                             1.014    41.589
n1598.out[0] (.names)                                            0.261    41.850
n1601.in[1] (.names)                                             1.014    42.864
n1601.out[0] (.names)                                            0.261    43.125
n1603.in[1] (.names)                                             1.014    44.139
n1603.out[0] (.names)                                            0.261    44.400
n1605.in[0] (.names)                                             1.014    45.413
n1605.out[0] (.names)                                            0.261    45.674
n1592.in[0] (.names)                                             1.014    46.688
n1592.out[0] (.names)                                            0.261    46.949
n236.in[1] (.names)                                              1.014    47.963
n236.out[0] (.names)                                             0.261    48.224
n237.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n237.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 86
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1226.in[0] (.names)                                             1.014     3.344
n1226.out[0] (.names)                                            0.261     3.605
n1228.in[0] (.names)                                             1.014     4.619
n1228.out[0] (.names)                                            0.261     4.880
n1229.in[0] (.names)                                             1.014     5.894
n1229.out[0] (.names)                                            0.261     6.155
n1230.in[0] (.names)                                             1.014     7.169
n1230.out[0] (.names)                                            0.261     7.430
n1231.in[1] (.names)                                             1.014     8.444
n1231.out[0] (.names)                                            0.261     8.705
n1243.in[1] (.names)                                             1.014     9.719
n1243.out[0] (.names)                                            0.261     9.980
n1245.in[1] (.names)                                             1.014    10.993
n1245.out[0] (.names)                                            0.261    11.254
n1247.in[1] (.names)                                             1.014    12.268
n1247.out[0] (.names)                                            0.261    12.529
n1248.in[0] (.names)                                             1.014    13.543
n1248.out[0] (.names)                                            0.261    13.804
n1249.in[0] (.names)                                             1.014    14.818
n1249.out[0] (.names)                                            0.261    15.079
n1255.in[1] (.names)                                             1.014    16.093
n1255.out[0] (.names)                                            0.261    16.354
n1289.in[2] (.names)                                             1.014    17.367
n1289.out[0] (.names)                                            0.261    17.628
n1292.in[1] (.names)                                             1.014    18.642
n1292.out[0] (.names)                                            0.261    18.903
n1293.in[0] (.names)                                             1.014    19.917
n1293.out[0] (.names)                                            0.261    20.178
n1290.in[0] (.names)                                             1.014    21.192
n1290.out[0] (.names)                                            0.261    21.453
n1291.in[0] (.names)                                             1.014    22.467
n1291.out[0] (.names)                                            0.261    22.728
n1295.in[1] (.names)                                             1.014    23.742
n1295.out[0] (.names)                                            0.261    24.003
n1332.in[0] (.names)                                             1.014    25.016
n1332.out[0] (.names)                                            0.261    25.277
n1334.in[0] (.names)                                             1.014    26.291
n1334.out[0] (.names)                                            0.261    26.552
n1335.in[0] (.names)                                             1.014    27.566
n1335.out[0] (.names)                                            0.261    27.827
n1308.in[0] (.names)                                             1.014    28.841
n1308.out[0] (.names)                                            0.261    29.102
n1337.in[3] (.names)                                             1.014    30.116
n1337.out[0] (.names)                                            0.261    30.377
n1338.in[1] (.names)                                             1.014    31.390
n1338.out[0] (.names)                                            0.261    31.651
n1339.in[1] (.names)                                             1.014    32.665
n1339.out[0] (.names)                                            0.261    32.926
n1341.in[1] (.names)                                             1.014    33.940
n1341.out[0] (.names)                                            0.261    34.201
n1343.in[0] (.names)                                             1.014    35.215
n1343.out[0] (.names)                                            0.261    35.476
n1344.in[0] (.names)                                             1.014    36.490
n1344.out[0] (.names)                                            0.261    36.751
n1375.in[3] (.names)                                             1.014    37.765
n1375.out[0] (.names)                                            0.261    38.026
n1376.in[1] (.names)                                             1.014    39.039
n1376.out[0] (.names)                                            0.261    39.300
n1377.in[0] (.names)                                             1.014    40.314
n1377.out[0] (.names)                                            0.261    40.575
n224.in[0] (.names)                                              1.014    41.589
n224.out[0] (.names)                                             0.261    41.850
n1379.in[0] (.names)                                             1.014    42.864
n1379.out[0] (.names)                                            0.261    43.125
n1380.in[1] (.names)                                             1.014    44.139
n1380.out[0] (.names)                                            0.261    44.400
n1381.in[0] (.names)                                             1.014    45.413
n1381.out[0] (.names)                                            0.261    45.674
n263.in[0] (.names)                                              1.014    46.688
n263.out[0] (.names)                                             0.261    46.949
n216.in[0] (.names)                                              1.014    47.963
n216.out[0] (.names)                                             0.261    48.224
n217.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n217.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 87
Startpoint: n290.Q[0] (.latch clocked by pclk)
Endpoint  : n1062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n290.clk[0] (.latch)                                             1.014     1.014
n290.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n898.in[0] (.names)                                              1.014     2.070
n898.out[0] (.names)                                             0.261     2.331
n899.in[1] (.names)                                              1.014     3.344
n899.out[0] (.names)                                             0.261     3.605
n903.in[0] (.names)                                              1.014     4.619
n903.out[0] (.names)                                             0.261     4.880
n901.in[0] (.names)                                              1.014     5.894
n901.out[0] (.names)                                             0.261     6.155
n902.in[0] (.names)                                              1.014     7.169
n902.out[0] (.names)                                             0.261     7.430
n822.in[1] (.names)                                              1.014     8.444
n822.out[0] (.names)                                             0.261     8.705
n823.in[1] (.names)                                              1.014     9.719
n823.out[0] (.names)                                             0.261     9.980
n824.in[2] (.names)                                              1.014    10.993
n824.out[0] (.names)                                             0.261    11.254
n825.in[0] (.names)                                              1.014    12.268
n825.out[0] (.names)                                             0.261    12.529
n827.in[2] (.names)                                              1.014    13.543
n827.out[0] (.names)                                             0.261    13.804
n828.in[0] (.names)                                              1.014    14.818
n828.out[0] (.names)                                             0.261    15.079
n830.in[1] (.names)                                              1.014    16.093
n830.out[0] (.names)                                             0.261    16.354
n831.in[0] (.names)                                              1.014    17.367
n831.out[0] (.names)                                             0.261    17.628
n978.in[0] (.names)                                              1.014    18.642
n978.out[0] (.names)                                             0.261    18.903
n979.in[1] (.names)                                              1.014    19.917
n979.out[0] (.names)                                             0.261    20.178
n980.in[0] (.names)                                              1.014    21.192
n980.out[0] (.names)                                             0.261    21.453
n983.in[0] (.names)                                              1.014    22.467
n983.out[0] (.names)                                             0.261    22.728
n984.in[0] (.names)                                              1.014    23.742
n984.out[0] (.names)                                             0.261    24.003
n988.in[0] (.names)                                              1.014    25.016
n988.out[0] (.names)                                             0.261    25.277
n989.in[0] (.names)                                              1.014    26.291
n989.out[0] (.names)                                             0.261    26.552
n905.in[0] (.names)                                              1.014    27.566
n905.out[0] (.names)                                             0.261    27.827
n1000.in[0] (.names)                                             1.014    28.841
n1000.out[0] (.names)                                            0.261    29.102
n1001.in[0] (.names)                                             1.014    30.116
n1001.out[0] (.names)                                            0.261    30.377
n1003.in[0] (.names)                                             1.014    31.390
n1003.out[0] (.names)                                            0.261    31.651
n1004.in[0] (.names)                                             1.014    32.665
n1004.out[0] (.names)                                            0.261    32.926
n1005.in[2] (.names)                                             1.014    33.940
n1005.out[0] (.names)                                            0.261    34.201
n1009.in[0] (.names)                                             1.014    35.215
n1009.out[0] (.names)                                            0.261    35.476
n1007.in[3] (.names)                                             1.014    36.490
n1007.out[0] (.names)                                            0.261    36.751
n1008.in[0] (.names)                                             1.014    37.765
n1008.out[0] (.names)                                            0.261    38.026
n1010.in[2] (.names)                                             1.014    39.039
n1010.out[0] (.names)                                            0.261    39.300
n1011.in[0] (.names)                                             1.014    40.314
n1011.out[0] (.names)                                            0.261    40.575
n1012.in[0] (.names)                                             1.014    41.589
n1012.out[0] (.names)                                            0.261    41.850
n1014.in[1] (.names)                                             1.014    42.864
n1014.out[0] (.names)                                            0.261    43.125
n1016.in[0] (.names)                                             1.014    44.139
n1016.out[0] (.names)                                            0.261    44.400
n1017.in[0] (.names)                                             1.014    45.413
n1017.out[0] (.names)                                            0.261    45.674
n992.in[0] (.names)                                              1.014    46.688
n992.out[0] (.names)                                             0.261    46.949
n1018.in[0] (.names)                                             1.014    47.963
n1018.out[0] (.names)                                            0.261    48.224
n1062.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 88
Startpoint: n290.Q[0] (.latch clocked by pclk)
Endpoint  : n994.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n290.clk[0] (.latch)                                             1.014     1.014
n290.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n898.in[0] (.names)                                              1.014     2.070
n898.out[0] (.names)                                             0.261     2.331
n899.in[1] (.names)                                              1.014     3.344
n899.out[0] (.names)                                             0.261     3.605
n903.in[0] (.names)                                              1.014     4.619
n903.out[0] (.names)                                             0.261     4.880
n901.in[0] (.names)                                              1.014     5.894
n901.out[0] (.names)                                             0.261     6.155
n902.in[0] (.names)                                              1.014     7.169
n902.out[0] (.names)                                             0.261     7.430
n822.in[1] (.names)                                              1.014     8.444
n822.out[0] (.names)                                             0.261     8.705
n823.in[1] (.names)                                              1.014     9.719
n823.out[0] (.names)                                             0.261     9.980
n824.in[2] (.names)                                              1.014    10.993
n824.out[0] (.names)                                             0.261    11.254
n825.in[0] (.names)                                              1.014    12.268
n825.out[0] (.names)                                             0.261    12.529
n827.in[2] (.names)                                              1.014    13.543
n827.out[0] (.names)                                             0.261    13.804
n828.in[0] (.names)                                              1.014    14.818
n828.out[0] (.names)                                             0.261    15.079
n830.in[1] (.names)                                              1.014    16.093
n830.out[0] (.names)                                             0.261    16.354
n831.in[0] (.names)                                              1.014    17.367
n831.out[0] (.names)                                             0.261    17.628
n978.in[0] (.names)                                              1.014    18.642
n978.out[0] (.names)                                             0.261    18.903
n979.in[1] (.names)                                              1.014    19.917
n979.out[0] (.names)                                             0.261    20.178
n980.in[0] (.names)                                              1.014    21.192
n980.out[0] (.names)                                             0.261    21.453
n983.in[0] (.names)                                              1.014    22.467
n983.out[0] (.names)                                             0.261    22.728
n984.in[0] (.names)                                              1.014    23.742
n984.out[0] (.names)                                             0.261    24.003
n988.in[0] (.names)                                              1.014    25.016
n988.out[0] (.names)                                             0.261    25.277
n989.in[0] (.names)                                              1.014    26.291
n989.out[0] (.names)                                             0.261    26.552
n905.in[0] (.names)                                              1.014    27.566
n905.out[0] (.names)                                             0.261    27.827
n1000.in[0] (.names)                                             1.014    28.841
n1000.out[0] (.names)                                            0.261    29.102
n1001.in[0] (.names)                                             1.014    30.116
n1001.out[0] (.names)                                            0.261    30.377
n1003.in[0] (.names)                                             1.014    31.390
n1003.out[0] (.names)                                            0.261    31.651
n1004.in[0] (.names)                                             1.014    32.665
n1004.out[0] (.names)                                            0.261    32.926
n1005.in[2] (.names)                                             1.014    33.940
n1005.out[0] (.names)                                            0.261    34.201
n1009.in[0] (.names)                                             1.014    35.215
n1009.out[0] (.names)                                            0.261    35.476
n1007.in[3] (.names)                                             1.014    36.490
n1007.out[0] (.names)                                            0.261    36.751
n1008.in[0] (.names)                                             1.014    37.765
n1008.out[0] (.names)                                            0.261    38.026
n1010.in[2] (.names)                                             1.014    39.039
n1010.out[0] (.names)                                            0.261    39.300
n1011.in[0] (.names)                                             1.014    40.314
n1011.out[0] (.names)                                            0.261    40.575
n1012.in[0] (.names)                                             1.014    41.589
n1012.out[0] (.names)                                            0.261    41.850
n1014.in[1] (.names)                                             1.014    42.864
n1014.out[0] (.names)                                            0.261    43.125
n1016.in[0] (.names)                                             1.014    44.139
n1016.out[0] (.names)                                            0.261    44.400
n1017.in[0] (.names)                                             1.014    45.413
n1017.out[0] (.names)                                            0.261    45.674
n992.in[0] (.names)                                              1.014    46.688
n992.out[0] (.names)                                             0.261    46.949
n993.in[1] (.names)                                              1.014    47.963
n993.out[0] (.names)                                             0.261    48.224
n994.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n994.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n264.Q[0] (.latch clocked by pclk)
Endpoint  : n724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n264.clk[0] (.latch)                                             1.014     1.014
n264.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n543.in[0] (.names)                                              1.014     2.070
n543.out[0] (.names)                                             0.261     2.331
n546.in[0] (.names)                                              1.014     3.344
n546.out[0] (.names)                                             0.261     3.605
n547.in[0] (.names)                                              1.014     4.619
n547.out[0] (.names)                                             0.261     4.880
n548.in[1] (.names)                                              1.014     5.894
n548.out[0] (.names)                                             0.261     6.155
n551.in[1] (.names)                                              1.014     7.169
n551.out[0] (.names)                                             0.261     7.430
n552.in[2] (.names)                                              1.014     8.444
n552.out[0] (.names)                                             0.261     8.705
n555.in[0] (.names)                                              1.014     9.719
n555.out[0] (.names)                                             0.261     9.980
n558.in[0] (.names)                                              1.014    10.993
n558.out[0] (.names)                                             0.261    11.254
n553.in[1] (.names)                                              1.014    12.268
n553.out[0] (.names)                                             0.261    12.529
n554.in[0] (.names)                                              1.014    13.543
n554.out[0] (.names)                                             0.261    13.804
n560.in[1] (.names)                                              1.014    14.818
n560.out[0] (.names)                                             0.261    15.079
n561.in[1] (.names)                                              1.014    16.093
n561.out[0] (.names)                                             0.261    16.354
n562.in[1] (.names)                                              1.014    17.367
n562.out[0] (.names)                                             0.261    17.628
n564.in[1] (.names)                                              1.014    18.642
n564.out[0] (.names)                                             0.261    18.903
n565.in[0] (.names)                                              1.014    19.917
n565.out[0] (.names)                                             0.261    20.178
n660.in[1] (.names)                                              1.014    21.192
n660.out[0] (.names)                                             0.261    21.453
n661.in[0] (.names)                                              1.014    22.467
n661.out[0] (.names)                                             0.261    22.728
n666.in[2] (.names)                                              1.014    23.742
n666.out[0] (.names)                                             0.261    24.003
n667.in[1] (.names)                                              1.014    25.016
n667.out[0] (.names)                                             0.261    25.277
n668.in[1] (.names)                                              1.014    26.291
n668.out[0] (.names)                                             0.261    26.552
n669.in[1] (.names)                                              1.014    27.566
n669.out[0] (.names)                                             0.261    27.827
n670.in[1] (.names)                                              1.014    28.841
n670.out[0] (.names)                                             0.261    29.102
n671.in[0] (.names)                                              1.014    30.116
n671.out[0] (.names)                                             0.261    30.377
n672.in[0] (.names)                                              1.014    31.390
n672.out[0] (.names)                                             0.261    31.651
n673.in[0] (.names)                                              1.014    32.665
n673.out[0] (.names)                                             0.261    32.926
n686.in[1] (.names)                                              1.014    33.940
n686.out[0] (.names)                                             0.261    34.201
n687.in[0] (.names)                                              1.014    35.215
n687.out[0] (.names)                                             0.261    35.476
n588.in[0] (.names)                                              1.014    36.490
n588.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n675.in[0] (.names)                                              1.014    39.039
n675.out[0] (.names)                                             0.261    39.300
n676.in[3] (.names)                                              1.014    40.314
n676.out[0] (.names)                                             0.261    40.575
n678.in[1] (.names)                                              1.014    41.589
n678.out[0] (.names)                                             0.261    41.850
n679.in[1] (.names)                                              1.014    42.864
n679.out[0] (.names)                                             0.261    43.125
n683.in[1] (.names)                                              1.014    44.139
n683.out[0] (.names)                                             0.261    44.400
n307.in[1] (.names)                                              1.014    45.413
n307.out[0] (.names)                                             0.261    45.674
n744.in[2] (.names)                                              1.014    46.688
n744.out[0] (.names)                                             0.261    46.949
n746.in[2] (.names)                                              1.014    47.963
n746.out[0] (.names)                                             0.261    48.224
n724.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n724.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n191.Q[0] (.latch clocked by pclk)
Endpoint  : n1648.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n191.clk[0] (.latch)                                             1.014     1.014
n191.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2000.in[0] (.names)                                             1.014     2.070
n2000.out[0] (.names)                                            0.261     2.331
n2119.in[2] (.names)                                             1.014     3.344
n2119.out[0] (.names)                                            0.261     3.605
n2120.in[2] (.names)                                             1.014     4.619
n2120.out[0] (.names)                                            0.261     4.880
n2121.in[1] (.names)                                             1.014     5.894
n2121.out[0] (.names)                                            0.261     6.155
n2122.in[0] (.names)                                             1.014     7.169
n2122.out[0] (.names)                                            0.261     7.430
n2004.in[0] (.names)                                             1.014     8.444
n2004.out[0] (.names)                                            0.261     8.705
n2007.in[0] (.names)                                             1.014     9.719
n2007.out[0] (.names)                                            0.261     9.980
n2016.in[1] (.names)                                             1.014    10.993
n2016.out[0] (.names)                                            0.261    11.254
n2066.in[0] (.names)                                             1.014    12.268
n2066.out[0] (.names)                                            0.261    12.529
n2067.in[0] (.names)                                             1.014    13.543
n2067.out[0] (.names)                                            0.261    13.804
n2071.in[2] (.names)                                             1.014    14.818
n2071.out[0] (.names)                                            0.261    15.079
n2070.in[0] (.names)                                             1.014    16.093
n2070.out[0] (.names)                                            0.261    16.354
n2068.in[0] (.names)                                             1.014    17.367
n2068.out[0] (.names)                                            0.261    17.628
n2069.in[0] (.names)                                             1.014    18.642
n2069.out[0] (.names)                                            0.261    18.903
n2044.in[1] (.names)                                             1.014    19.917
n2044.out[0] (.names)                                            0.261    20.178
n2073.in[3] (.names)                                             1.014    21.192
n2073.out[0] (.names)                                            0.261    21.453
n2075.in[1] (.names)                                             1.014    22.467
n2075.out[0] (.names)                                            0.261    22.728
n2077.in[1] (.names)                                             1.014    23.742
n2077.out[0] (.names)                                            0.261    24.003
n2078.in[0] (.names)                                             1.014    25.016
n2078.out[0] (.names)                                            0.261    25.277
n2047.in[0] (.names)                                             1.014    26.291
n2047.out[0] (.names)                                            0.261    26.552
n2079.in[0] (.names)                                             1.014    27.566
n2079.out[0] (.names)                                            0.261    27.827
n2105.in[2] (.names)                                             1.014    28.841
n2105.out[0] (.names)                                            0.261    29.102
n2106.in[1] (.names)                                             1.014    30.116
n2106.out[0] (.names)                                            0.261    30.377
n2109.in[1] (.names)                                             1.014    31.390
n2109.out[0] (.names)                                            0.261    31.651
n2107.in[0] (.names)                                             1.014    32.665
n2107.out[0] (.names)                                            0.261    32.926
n2108.in[0] (.names)                                             1.014    33.940
n2108.out[0] (.names)                                            0.261    34.201
n2111.in[1] (.names)                                             1.014    35.215
n2111.out[0] (.names)                                            0.261    35.476
n2117.in[0] (.names)                                             1.014    36.490
n2117.out[0] (.names)                                            0.261    36.751
n1622.in[1] (.names)                                             1.014    37.765
n1622.out[0] (.names)                                            0.261    38.026
n2113.in[0] (.names)                                             1.014    39.039
n2113.out[0] (.names)                                            0.261    39.300
n2114.in[0] (.names)                                             1.014    40.314
n2114.out[0] (.names)                                            0.261    40.575
n2116.in[0] (.names)                                             1.014    41.589
n2116.out[0] (.names)                                            0.261    41.850
n1649.in[1] (.names)                                             1.014    42.864
n1649.out[0] (.names)                                            0.261    43.125
n2097.in[1] (.names)                                             1.014    44.139
n2097.out[0] (.names)                                            0.261    44.400
n2101.in[0] (.names)                                             1.014    45.413
n2101.out[0] (.names)                                            0.261    45.674
n2084.in[0] (.names)                                             1.014    46.688
n2084.out[0] (.names)                                            0.261    46.949
n1647.in[0] (.names)                                             1.014    47.963
n1647.out[0] (.names)                                            0.261    48.224
n1648.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1648.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n191.Q[0] (.latch clocked by pclk)
Endpoint  : n1626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n191.clk[0] (.latch)                                             1.014     1.014
n191.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2279.in[0] (.names)                                             1.014     2.070
n2279.out[0] (.names)                                            0.261     2.331
n2282.in[1] (.names)                                             1.014     3.344
n2282.out[0] (.names)                                            0.261     3.605
n2280.in[0] (.names)                                             1.014     4.619
n2280.out[0] (.names)                                            0.261     4.880
n2284.in[0] (.names)                                             1.014     5.894
n2284.out[0] (.names)                                            0.261     6.155
n2293.in[0] (.names)                                             1.014     7.169
n2293.out[0] (.names)                                            0.261     7.430
n2285.in[1] (.names)                                             1.014     8.444
n2285.out[0] (.names)                                            0.261     8.705
n2286.in[0] (.names)                                             1.014     9.719
n2286.out[0] (.names)                                            0.261     9.980
n2288.in[1] (.names)                                             1.014    10.993
n2288.out[0] (.names)                                            0.261    11.254
n2291.in[0] (.names)                                             1.014    12.268
n2291.out[0] (.names)                                            0.261    12.529
n2125.in[1] (.names)                                             1.014    13.543
n2125.out[0] (.names)                                            0.261    13.804
n2292.in[0] (.names)                                             1.014    14.818
n2292.out[0] (.names)                                            0.261    15.079
n2129.in[1] (.names)                                             1.014    16.093
n2129.out[0] (.names)                                            0.261    16.354
n2131.in[1] (.names)                                             1.014    17.367
n2131.out[0] (.names)                                            0.261    17.628
n2132.in[0] (.names)                                             1.014    18.642
n2132.out[0] (.names)                                            0.261    18.903
n2133.in[0] (.names)                                             1.014    19.917
n2133.out[0] (.names)                                            0.261    20.178
n2134.in[1] (.names)                                             1.014    21.192
n2134.out[0] (.names)                                            0.261    21.453
n2135.in[0] (.names)                                             1.014    22.467
n2135.out[0] (.names)                                            0.261    22.728
n2136.in[0] (.names)                                             1.014    23.742
n2136.out[0] (.names)                                            0.261    24.003
n2138.in[1] (.names)                                             1.014    25.016
n2138.out[0] (.names)                                            0.261    25.277
n2140.in[0] (.names)                                             1.014    26.291
n2140.out[0] (.names)                                            0.261    26.552
n2142.in[0] (.names)                                             1.014    27.566
n2142.out[0] (.names)                                            0.261    27.827
n2143.in[0] (.names)                                             1.014    28.841
n2143.out[0] (.names)                                            0.261    29.102
n2145.in[0] (.names)                                             1.014    30.116
n2145.out[0] (.names)                                            0.261    30.377
n2147.in[0] (.names)                                             1.014    31.390
n2147.out[0] (.names)                                            0.261    31.651
n2148.in[1] (.names)                                             1.014    32.665
n2148.out[0] (.names)                                            0.261    32.926
n2149.in[0] (.names)                                             1.014    33.940
n2149.out[0] (.names)                                            0.261    34.201
n2150.in[0] (.names)                                             1.014    35.215
n2150.out[0] (.names)                                            0.261    35.476
n1631.in[0] (.names)                                             1.014    36.490
n1631.out[0] (.names)                                            0.261    36.751
n2151.in[0] (.names)                                             1.014    37.765
n2151.out[0] (.names)                                            0.261    38.026
n2152.in[1] (.names)                                             1.014    39.039
n2152.out[0] (.names)                                            0.261    39.300
n2154.in[1] (.names)                                             1.014    40.314
n2154.out[0] (.names)                                            0.261    40.575
n2156.in[0] (.names)                                             1.014    41.589
n2156.out[0] (.names)                                            0.261    41.850
n2157.in[2] (.names)                                             1.014    42.864
n2157.out[0] (.names)                                            0.261    43.125
n2158.in[1] (.names)                                             1.014    44.139
n2158.out[0] (.names)                                            0.261    44.400
n2159.in[1] (.names)                                             1.014    45.413
n2159.out[0] (.names)                                            0.261    45.674
n1617.in[0] (.names)                                             1.014    46.688
n1617.out[0] (.names)                                            0.261    46.949
n1625.in[0] (.names)                                             1.014    47.963
n1625.out[0] (.names)                                            0.261    48.224
n1626.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1626.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n3323.Q[0] (.latch clocked by pclk)
Endpoint  : n3317.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3323.clk[0] (.latch)                                            1.014     1.014
n3323.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5721.in[0] (.names)                                             1.014     2.070
n5721.out[0] (.names)                                            0.261     2.331
n5722.in[0] (.names)                                             1.014     3.344
n5722.out[0] (.names)                                            0.261     3.605
n5724.in[0] (.names)                                             1.014     4.619
n5724.out[0] (.names)                                            0.261     4.880
n5788.in[1] (.names)                                             1.014     5.894
n5788.out[0] (.names)                                            0.261     6.155
n5789.in[0] (.names)                                             1.014     7.169
n5789.out[0] (.names)                                            0.261     7.430
n5750.in[1] (.names)                                             1.014     8.444
n5750.out[0] (.names)                                            0.261     8.705
n5798.in[0] (.names)                                             1.014     9.719
n5798.out[0] (.names)                                            0.261     9.980
n5799.in[0] (.names)                                             1.014    10.993
n5799.out[0] (.names)                                            0.261    11.254
n5800.in[0] (.names)                                             1.014    12.268
n5800.out[0] (.names)                                            0.261    12.529
n5801.in[0] (.names)                                             1.014    13.543
n5801.out[0] (.names)                                            0.261    13.804
n5762.in[0] (.names)                                             1.014    14.818
n5762.out[0] (.names)                                            0.261    15.079
n5763.in[1] (.names)                                             1.014    16.093
n5763.out[0] (.names)                                            0.261    16.354
n5764.in[0] (.names)                                             1.014    17.367
n5764.out[0] (.names)                                            0.261    17.628
n5760.in[0] (.names)                                             1.014    18.642
n5760.out[0] (.names)                                            0.261    18.903
n5761.in[0] (.names)                                             1.014    19.917
n5761.out[0] (.names)                                            0.261    20.178
n5765.in[0] (.names)                                             1.014    21.192
n5765.out[0] (.names)                                            0.261    21.453
n5748.in[1] (.names)                                             1.014    22.467
n5748.out[0] (.names)                                            0.261    22.728
n5749.in[1] (.names)                                             1.014    23.742
n5749.out[0] (.names)                                            0.261    24.003
n5752.in[1] (.names)                                             1.014    25.016
n5752.out[0] (.names)                                            0.261    25.277
n5768.in[0] (.names)                                             1.014    26.291
n5768.out[0] (.names)                                            0.261    26.552
n5770.in[1] (.names)                                             1.014    27.566
n5770.out[0] (.names)                                            0.261    27.827
n5771.in[1] (.names)                                             1.014    28.841
n5771.out[0] (.names)                                            0.261    29.102
n5772.in[0] (.names)                                             1.014    30.116
n5772.out[0] (.names)                                            0.261    30.377
n5718.in[2] (.names)                                             1.014    31.390
n5718.out[0] (.names)                                            0.261    31.651
n5773.in[0] (.names)                                             1.014    32.665
n5773.out[0] (.names)                                            0.261    32.926
n5775.in[0] (.names)                                             1.014    33.940
n5775.out[0] (.names)                                            0.261    34.201
n5776.in[1] (.names)                                             1.014    35.215
n5776.out[0] (.names)                                            0.261    35.476
n5777.in[0] (.names)                                             1.014    36.490
n5777.out[0] (.names)                                            0.261    36.751
n5778.in[0] (.names)                                             1.014    37.765
n5778.out[0] (.names)                                            0.261    38.026
n5781.in[0] (.names)                                             1.014    39.039
n5781.out[0] (.names)                                            0.261    39.300
n5782.in[0] (.names)                                             1.014    40.314
n5782.out[0] (.names)                                            0.261    40.575
n5783.in[1] (.names)                                             1.014    41.589
n5783.out[0] (.names)                                            0.261    41.850
n3258.in[0] (.names)                                             1.014    42.864
n3258.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5786.in[0] (.names)                                             1.014    45.413
n5786.out[0] (.names)                                            0.261    45.674
n5787.in[0] (.names)                                             1.014    46.688
n5787.out[0] (.names)                                            0.261    46.949
n3316.in[0] (.names)                                             1.014    47.963
n3316.out[0] (.names)                                            0.261    48.224
n3317.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3317.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.014     1.014
n5623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5624.in[0] (.names)                                             1.014     2.070
n5624.out[0] (.names)                                            0.261     2.331
n5625.in[0] (.names)                                             1.014     3.344
n5625.out[0] (.names)                                            0.261     3.605
n5599.in[1] (.names)                                             1.014     4.619
n5599.out[0] (.names)                                            0.261     4.880
n5600.in[0] (.names)                                             1.014     5.894
n5600.out[0] (.names)                                            0.261     6.155
n5594.in[1] (.names)                                             1.014     7.169
n5594.out[0] (.names)                                            0.261     7.430
n5597.in[0] (.names)                                             1.014     8.444
n5597.out[0] (.names)                                            0.261     8.705
n5688.in[1] (.names)                                             1.014     9.719
n5688.out[0] (.names)                                            0.261     9.980
n5700.in[3] (.names)                                             1.014    10.993
n5700.out[0] (.names)                                            0.261    11.254
n5701.in[1] (.names)                                             1.014    12.268
n5701.out[0] (.names)                                            0.261    12.529
n5703.in[2] (.names)                                             1.014    13.543
n5703.out[0] (.names)                                            0.261    13.804
n5704.in[1] (.names)                                             1.014    14.818
n5704.out[0] (.names)                                            0.261    15.079
n5705.in[1] (.names)                                             1.014    16.093
n5705.out[0] (.names)                                            0.261    16.354
n5696.in[0] (.names)                                             1.014    17.367
n5696.out[0] (.names)                                            0.261    17.628
n5638.in[0] (.names)                                             1.014    18.642
n5638.out[0] (.names)                                            0.261    18.903
n6050.in[0] (.names)                                             1.014    19.917
n6050.out[0] (.names)                                            0.261    20.178
n6051.in[0] (.names)                                             1.014    21.192
n6051.out[0] (.names)                                            0.261    21.453
n6052.in[3] (.names)                                             1.014    22.467
n6052.out[0] (.names)                                            0.261    22.728
n6053.in[0] (.names)                                             1.014    23.742
n6053.out[0] (.names)                                            0.261    24.003
n6055.in[2] (.names)                                             1.014    25.016
n6055.out[0] (.names)                                            0.261    25.277
n6056.in[1] (.names)                                             1.014    26.291
n6056.out[0] (.names)                                            0.261    26.552
n6057.in[0] (.names)                                             1.014    27.566
n6057.out[0] (.names)                                            0.261    27.827
n6058.in[1] (.names)                                             1.014    28.841
n6058.out[0] (.names)                                            0.261    29.102
n6061.in[3] (.names)                                             1.014    30.116
n6061.out[0] (.names)                                            0.261    30.377
n6063.in[0] (.names)                                             1.014    31.390
n6063.out[0] (.names)                                            0.261    31.651
n6064.in[2] (.names)                                             1.014    32.665
n6064.out[0] (.names)                                            0.261    32.926
n6067.in[0] (.names)                                             1.014    33.940
n6067.out[0] (.names)                                            0.261    34.201
n6068.in[0] (.names)                                             1.014    35.215
n6068.out[0] (.names)                                            0.261    35.476
n6069.in[0] (.names)                                             1.014    36.490
n6069.out[0] (.names)                                            0.261    36.751
n6070.in[0] (.names)                                             1.014    37.765
n6070.out[0] (.names)                                            0.261    38.026
n6071.in[0] (.names)                                             1.014    39.039
n6071.out[0] (.names)                                            0.261    39.300
n6072.in[0] (.names)                                             1.014    40.314
n6072.out[0] (.names)                                            0.261    40.575
n6073.in[0] (.names)                                             1.014    41.589
n6073.out[0] (.names)                                            0.261    41.850
n6074.in[0] (.names)                                             1.014    42.864
n6074.out[0] (.names)                                            0.261    43.125
n6075.in[0] (.names)                                             1.014    44.139
n6075.out[0] (.names)                                            0.261    44.400
n6076.in[1] (.names)                                             1.014    45.413
n6076.out[0] (.names)                                            0.261    45.674
n5684.in[1] (.names)                                             1.014    46.688
n5684.out[0] (.names)                                            0.261    46.949
n3276.in[0] (.names)                                             1.014    47.963
n3276.out[0] (.names)                                            0.261    48.224
n3277.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3277.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n10405.Q[0] (.latch clocked by pclk)
Endpoint  : n3299.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10405.clk[0] (.latch)                                           1.014     1.014
n10405.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10406.in[0] (.names)                                            1.014     2.070
n10406.out[0] (.names)                                           0.261     2.331
n10398.in[0] (.names)                                            1.014     3.344
n10398.out[0] (.names)                                           0.261     3.605
n10400.in[0] (.names)                                            1.014     4.619
n10400.out[0] (.names)                                           0.261     4.880
n10444.in[0] (.names)                                            1.014     5.894
n10444.out[0] (.names)                                           0.261     6.155
n10447.in[1] (.names)                                            1.014     7.169
n10447.out[0] (.names)                                           0.261     7.430
n10474.in[1] (.names)                                            1.014     8.444
n10474.out[0] (.names)                                           0.261     8.705
n10518.in[2] (.names)                                            1.014     9.719
n10518.out[0] (.names)                                           0.261     9.980
n10520.in[0] (.names)                                            1.014    10.993
n10520.out[0] (.names)                                           0.261    11.254
n10521.in[2] (.names)                                            1.014    12.268
n10521.out[0] (.names)                                           0.261    12.529
n10522.in[0] (.names)                                            1.014    13.543
n10522.out[0] (.names)                                           0.261    13.804
n10523.in[1] (.names)                                            1.014    14.818
n10523.out[0] (.names)                                           0.261    15.079
n10524.in[0] (.names)                                            1.014    16.093
n10524.out[0] (.names)                                           0.261    16.354
n10525.in[0] (.names)                                            1.014    17.367
n10525.out[0] (.names)                                           0.261    17.628
n10526.in[0] (.names)                                            1.014    18.642
n10526.out[0] (.names)                                           0.261    18.903
n10476.in[0] (.names)                                            1.014    19.917
n10476.out[0] (.names)                                           0.261    20.178
n10477.in[1] (.names)                                            1.014    21.192
n10477.out[0] (.names)                                           0.261    21.453
n10479.in[0] (.names)                                            1.014    22.467
n10479.out[0] (.names)                                           0.261    22.728
n10481.in[1] (.names)                                            1.014    23.742
n10481.out[0] (.names)                                           0.261    24.003
n10485.in[0] (.names)                                            1.014    25.016
n10485.out[0] (.names)                                           0.261    25.277
n10486.in[1] (.names)                                            1.014    26.291
n10486.out[0] (.names)                                           0.261    26.552
n10487.in[1] (.names)                                            1.014    27.566
n10487.out[0] (.names)                                           0.261    27.827
n10489.in[2] (.names)                                            1.014    28.841
n10489.out[0] (.names)                                           0.261    29.102
n10490.in[0] (.names)                                            1.014    30.116
n10490.out[0] (.names)                                           0.261    30.377
n10491.in[0] (.names)                                            1.014    31.390
n10491.out[0] (.names)                                           0.261    31.651
n10492.in[0] (.names)                                            1.014    32.665
n10492.out[0] (.names)                                           0.261    32.926
n10493.in[0] (.names)                                            1.014    33.940
n10493.out[0] (.names)                                           0.261    34.201
n10497.in[1] (.names)                                            1.014    35.215
n10497.out[0] (.names)                                           0.261    35.476
n10499.in[0] (.names)                                            1.014    36.490
n10499.out[0] (.names)                                           0.261    36.751
n10500.in[0] (.names)                                            1.014    37.765
n10500.out[0] (.names)                                           0.261    38.026
n10503.in[2] (.names)                                            1.014    39.039
n10503.out[0] (.names)                                           0.261    39.300
n10504.in[1] (.names)                                            1.014    40.314
n10504.out[0] (.names)                                           0.261    40.575
n10512.in[3] (.names)                                            1.014    41.589
n10512.out[0] (.names)                                           0.261    41.850
n98.in[1] (.names)                                               1.014    42.864
n98.out[0] (.names)                                              0.261    43.125
n10507.in[0] (.names)                                            1.014    44.139
n10507.out[0] (.names)                                           0.261    44.400
n10532.in[3] (.names)                                            1.014    45.413
n10532.out[0] (.names)                                           0.261    45.674
n8249.in[1] (.names)                                             1.014    46.688
n8249.out[0] (.names)                                            0.261    46.949
n3298.in[0] (.names)                                             1.014    47.963
n3298.out[0] (.names)                                            0.261    48.224
n3299.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3299.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n10405.Q[0] (.latch clocked by pclk)
Endpoint  : n10515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10405.clk[0] (.latch)                                           1.014     1.014
n10405.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10406.in[0] (.names)                                            1.014     2.070
n10406.out[0] (.names)                                           0.261     2.331
n10398.in[0] (.names)                                            1.014     3.344
n10398.out[0] (.names)                                           0.261     3.605
n10400.in[0] (.names)                                            1.014     4.619
n10400.out[0] (.names)                                           0.261     4.880
n10444.in[0] (.names)                                            1.014     5.894
n10444.out[0] (.names)                                           0.261     6.155
n10447.in[1] (.names)                                            1.014     7.169
n10447.out[0] (.names)                                           0.261     7.430
n10474.in[1] (.names)                                            1.014     8.444
n10474.out[0] (.names)                                           0.261     8.705
n10518.in[2] (.names)                                            1.014     9.719
n10518.out[0] (.names)                                           0.261     9.980
n10520.in[0] (.names)                                            1.014    10.993
n10520.out[0] (.names)                                           0.261    11.254
n10521.in[2] (.names)                                            1.014    12.268
n10521.out[0] (.names)                                           0.261    12.529
n10522.in[0] (.names)                                            1.014    13.543
n10522.out[0] (.names)                                           0.261    13.804
n10523.in[1] (.names)                                            1.014    14.818
n10523.out[0] (.names)                                           0.261    15.079
n10524.in[0] (.names)                                            1.014    16.093
n10524.out[0] (.names)                                           0.261    16.354
n10525.in[0] (.names)                                            1.014    17.367
n10525.out[0] (.names)                                           0.261    17.628
n10526.in[0] (.names)                                            1.014    18.642
n10526.out[0] (.names)                                           0.261    18.903
n10476.in[0] (.names)                                            1.014    19.917
n10476.out[0] (.names)                                           0.261    20.178
n10477.in[1] (.names)                                            1.014    21.192
n10477.out[0] (.names)                                           0.261    21.453
n10479.in[0] (.names)                                            1.014    22.467
n10479.out[0] (.names)                                           0.261    22.728
n10481.in[1] (.names)                                            1.014    23.742
n10481.out[0] (.names)                                           0.261    24.003
n10485.in[0] (.names)                                            1.014    25.016
n10485.out[0] (.names)                                           0.261    25.277
n10486.in[1] (.names)                                            1.014    26.291
n10486.out[0] (.names)                                           0.261    26.552
n10487.in[1] (.names)                                            1.014    27.566
n10487.out[0] (.names)                                           0.261    27.827
n10489.in[2] (.names)                                            1.014    28.841
n10489.out[0] (.names)                                           0.261    29.102
n10490.in[0] (.names)                                            1.014    30.116
n10490.out[0] (.names)                                           0.261    30.377
n10491.in[0] (.names)                                            1.014    31.390
n10491.out[0] (.names)                                           0.261    31.651
n10492.in[0] (.names)                                            1.014    32.665
n10492.out[0] (.names)                                           0.261    32.926
n10493.in[0] (.names)                                            1.014    33.940
n10493.out[0] (.names)                                           0.261    34.201
n10497.in[1] (.names)                                            1.014    35.215
n10497.out[0] (.names)                                           0.261    35.476
n10499.in[0] (.names)                                            1.014    36.490
n10499.out[0] (.names)                                           0.261    36.751
n10500.in[0] (.names)                                            1.014    37.765
n10500.out[0] (.names)                                           0.261    38.026
n10503.in[2] (.names)                                            1.014    39.039
n10503.out[0] (.names)                                           0.261    39.300
n10504.in[1] (.names)                                            1.014    40.314
n10504.out[0] (.names)                                           0.261    40.575
n10512.in[3] (.names)                                            1.014    41.589
n10512.out[0] (.names)                                           0.261    41.850
n98.in[1] (.names)                                               1.014    42.864
n98.out[0] (.names)                                              0.261    43.125
n10507.in[0] (.names)                                            1.014    44.139
n10507.out[0] (.names)                                           0.261    44.400
n135.in[1] (.names)                                              1.014    45.413
n135.out[0] (.names)                                             0.261    45.674
n10509.in[1] (.names)                                            1.014    46.688
n10509.out[0] (.names)                                           0.261    46.949
n10514.in[1] (.names)                                            1.014    47.963
n10514.out[0] (.names)                                           0.261    48.224
n10515.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10515.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n10405.Q[0] (.latch clocked by pclk)
Endpoint  : n10508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10405.clk[0] (.latch)                                           1.014     1.014
n10405.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10406.in[0] (.names)                                            1.014     2.070
n10406.out[0] (.names)                                           0.261     2.331
n10398.in[0] (.names)                                            1.014     3.344
n10398.out[0] (.names)                                           0.261     3.605
n10400.in[0] (.names)                                            1.014     4.619
n10400.out[0] (.names)                                           0.261     4.880
n10444.in[0] (.names)                                            1.014     5.894
n10444.out[0] (.names)                                           0.261     6.155
n10447.in[1] (.names)                                            1.014     7.169
n10447.out[0] (.names)                                           0.261     7.430
n10474.in[1] (.names)                                            1.014     8.444
n10474.out[0] (.names)                                           0.261     8.705
n10518.in[2] (.names)                                            1.014     9.719
n10518.out[0] (.names)                                           0.261     9.980
n10520.in[0] (.names)                                            1.014    10.993
n10520.out[0] (.names)                                           0.261    11.254
n10521.in[2] (.names)                                            1.014    12.268
n10521.out[0] (.names)                                           0.261    12.529
n10522.in[0] (.names)                                            1.014    13.543
n10522.out[0] (.names)                                           0.261    13.804
n10523.in[1] (.names)                                            1.014    14.818
n10523.out[0] (.names)                                           0.261    15.079
n10524.in[0] (.names)                                            1.014    16.093
n10524.out[0] (.names)                                           0.261    16.354
n10525.in[0] (.names)                                            1.014    17.367
n10525.out[0] (.names)                                           0.261    17.628
n10526.in[0] (.names)                                            1.014    18.642
n10526.out[0] (.names)                                           0.261    18.903
n10476.in[0] (.names)                                            1.014    19.917
n10476.out[0] (.names)                                           0.261    20.178
n10477.in[1] (.names)                                            1.014    21.192
n10477.out[0] (.names)                                           0.261    21.453
n10479.in[0] (.names)                                            1.014    22.467
n10479.out[0] (.names)                                           0.261    22.728
n10481.in[1] (.names)                                            1.014    23.742
n10481.out[0] (.names)                                           0.261    24.003
n10485.in[0] (.names)                                            1.014    25.016
n10485.out[0] (.names)                                           0.261    25.277
n10486.in[1] (.names)                                            1.014    26.291
n10486.out[0] (.names)                                           0.261    26.552
n10487.in[1] (.names)                                            1.014    27.566
n10487.out[0] (.names)                                           0.261    27.827
n10489.in[2] (.names)                                            1.014    28.841
n10489.out[0] (.names)                                           0.261    29.102
n10490.in[0] (.names)                                            1.014    30.116
n10490.out[0] (.names)                                           0.261    30.377
n10491.in[0] (.names)                                            1.014    31.390
n10491.out[0] (.names)                                           0.261    31.651
n10492.in[0] (.names)                                            1.014    32.665
n10492.out[0] (.names)                                           0.261    32.926
n10493.in[0] (.names)                                            1.014    33.940
n10493.out[0] (.names)                                           0.261    34.201
n10497.in[1] (.names)                                            1.014    35.215
n10497.out[0] (.names)                                           0.261    35.476
n10499.in[0] (.names)                                            1.014    36.490
n10499.out[0] (.names)                                           0.261    36.751
n10500.in[0] (.names)                                            1.014    37.765
n10500.out[0] (.names)                                           0.261    38.026
n10503.in[2] (.names)                                            1.014    39.039
n10503.out[0] (.names)                                           0.261    39.300
n10504.in[1] (.names)                                            1.014    40.314
n10504.out[0] (.names)                                           0.261    40.575
n10512.in[3] (.names)                                            1.014    41.589
n10512.out[0] (.names)                                           0.261    41.850
n98.in[1] (.names)                                               1.014    42.864
n98.out[0] (.names)                                              0.261    43.125
n10507.in[0] (.names)                                            1.014    44.139
n10507.out[0] (.names)                                           0.261    44.400
n135.in[1] (.names)                                              1.014    45.413
n135.out[0] (.names)                                             0.261    45.674
n10509.in[1] (.names)                                            1.014    46.688
n10509.out[0] (.names)                                           0.261    46.949
n10514.in[1] (.names)                                            1.014    47.963
n10514.out[0] (.names)                                           0.261    48.224
n10508.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10508.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n9424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9991.in[1] (.names)                                             1.014    14.818
n9991.out[0] (.names)                                            0.261    15.079
n9992.in[2] (.names)                                             1.014    16.093
n9992.out[0] (.names)                                            0.261    16.354
n9995.in[0] (.names)                                             1.014    17.367
n9995.out[0] (.names)                                            0.261    17.628
n10000.in[0] (.names)                                            1.014    18.642
n10000.out[0] (.names)                                           0.261    18.903
n10001.in[0] (.names)                                            1.014    19.917
n10001.out[0] (.names)                                           0.261    20.178
n10002.in[1] (.names)                                            1.014    21.192
n10002.out[0] (.names)                                           0.261    21.453
n10004.in[0] (.names)                                            1.014    22.467
n10004.out[0] (.names)                                           0.261    22.728
n10005.in[0] (.names)                                            1.014    23.742
n10005.out[0] (.names)                                           0.261    24.003
n10006.in[0] (.names)                                            1.014    25.016
n10006.out[0] (.names)                                           0.261    25.277
n9997.in[0] (.names)                                             1.014    26.291
n9997.out[0] (.names)                                            0.261    26.552
n9998.in[0] (.names)                                             1.014    27.566
n9998.out[0] (.names)                                            0.261    27.827
n10007.in[2] (.names)                                            1.014    28.841
n10007.out[0] (.names)                                           0.261    29.102
n10008.in[0] (.names)                                            1.014    30.116
n10008.out[0] (.names)                                           0.261    30.377
n10009.in[1] (.names)                                            1.014    31.390
n10009.out[0] (.names)                                           0.261    31.651
n10010.in[1] (.names)                                            1.014    32.665
n10010.out[0] (.names)                                           0.261    32.926
n9960.in[0] (.names)                                             1.014    33.940
n9960.out[0] (.names)                                            0.261    34.201
n9962.in[1] (.names)                                             1.014    35.215
n9962.out[0] (.names)                                            0.261    35.476
n9971.in[1] (.names)                                             1.014    36.490
n9971.out[0] (.names)                                            0.261    36.751
n9972.in[2] (.names)                                             1.014    37.765
n9972.out[0] (.names)                                            0.261    38.026
n9974.in[0] (.names)                                             1.014    39.039
n9974.out[0] (.names)                                            0.261    39.300
n9976.in[0] (.names)                                             1.014    40.314
n9976.out[0] (.names)                                            0.261    40.575
n9977.in[0] (.names)                                             1.014    41.589
n9977.out[0] (.names)                                            0.261    41.850
n9978.in[0] (.names)                                             1.014    42.864
n9978.out[0] (.names)                                            0.261    43.125
n9979.in[0] (.names)                                             1.014    44.139
n9979.out[0] (.names)                                            0.261    44.400
n9981.in[2] (.names)                                             1.014    45.413
n9981.out[0] (.names)                                            0.261    45.674
n9982.in[0] (.names)                                             1.014    46.688
n9982.out[0] (.names)                                            0.261    46.949
n9423.in[0] (.names)                                             1.014    47.963
n9423.out[0] (.names)                                            0.261    48.224
n9424.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9424.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n9404.Q[0] (.latch clocked by pclk)
Endpoint  : n8808.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9404.clk[0] (.latch)                                            1.014     1.014
n9404.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9547.in[0] (.names)                                             1.014     2.070
n9547.out[0] (.names)                                            0.261     2.331
n9548.in[1] (.names)                                             1.014     3.344
n9548.out[0] (.names)                                            0.261     3.605
n9549.in[2] (.names)                                             1.014     4.619
n9549.out[0] (.names)                                            0.261     4.880
n9550.in[0] (.names)                                             1.014     5.894
n9550.out[0] (.names)                                            0.261     6.155
n9551.in[0] (.names)                                             1.014     7.169
n9551.out[0] (.names)                                            0.261     7.430
n9436.in[3] (.names)                                             1.014     8.444
n9436.out[0] (.names)                                            0.261     8.705
n9894.in[1] (.names)                                             1.014     9.719
n9894.out[0] (.names)                                            0.261     9.980
n9902.in[0] (.names)                                             1.014    10.993
n9902.out[0] (.names)                                            0.261    11.254
n9903.in[1] (.names)                                             1.014    12.268
n9903.out[0] (.names)                                            0.261    12.529
n9873.in[1] (.names)                                             1.014    13.543
n9873.out[0] (.names)                                            0.261    13.804
n9884.in[0] (.names)                                             1.014    14.818
n9884.out[0] (.names)                                            0.261    15.079
n9913.in[1] (.names)                                             1.014    16.093
n9913.out[0] (.names)                                            0.261    16.354
n9915.in[0] (.names)                                             1.014    17.367
n9915.out[0] (.names)                                            0.261    17.628
n9916.in[0] (.names)                                             1.014    18.642
n9916.out[0] (.names)                                            0.261    18.903
n9918.in[0] (.names)                                             1.014    19.917
n9918.out[0] (.names)                                            0.261    20.178
n9907.in[1] (.names)                                             1.014    21.192
n9907.out[0] (.names)                                            0.261    21.453
n9908.in[0] (.names)                                             1.014    22.467
n9908.out[0] (.names)                                            0.261    22.728
n9928.in[1] (.names)                                             1.014    23.742
n9928.out[0] (.names)                                            0.261    24.003
n9904.in[0] (.names)                                             1.014    25.016
n9904.out[0] (.names)                                            0.261    25.277
n9872.in[0] (.names)                                             1.014    26.291
n9872.out[0] (.names)                                            0.261    26.552
n9874.in[0] (.names)                                             1.014    27.566
n9874.out[0] (.names)                                            0.261    27.827
n9875.in[0] (.names)                                             1.014    28.841
n9875.out[0] (.names)                                            0.261    29.102
n9877.in[0] (.names)                                             1.014    30.116
n9877.out[0] (.names)                                            0.261    30.377
n9878.in[0] (.names)                                             1.014    31.390
n9878.out[0] (.names)                                            0.261    31.651
n9879.in[0] (.names)                                             1.014    32.665
n9879.out[0] (.names)                                            0.261    32.926
n9880.in[0] (.names)                                             1.014    33.940
n9880.out[0] (.names)                                            0.261    34.201
n9881.in[0] (.names)                                             1.014    35.215
n9881.out[0] (.names)                                            0.261    35.476
n9885.in[0] (.names)                                             1.014    36.490
n9885.out[0] (.names)                                            0.261    36.751
n9887.in[0] (.names)                                             1.014    37.765
n9887.out[0] (.names)                                            0.261    38.026
n9889.in[2] (.names)                                             1.014    39.039
n9889.out[0] (.names)                                            0.261    39.300
n9890.in[2] (.names)                                             1.014    40.314
n9890.out[0] (.names)                                            0.261    40.575
n9891.in[0] (.names)                                             1.014    41.589
n9891.out[0] (.names)                                            0.261    41.850
n9405.in[1] (.names)                                             1.014    42.864
n9405.out[0] (.names)                                            0.261    43.125
n9892.in[0] (.names)                                             1.014    44.139
n9892.out[0] (.names)                                            0.261    44.400
n9893.in[1] (.names)                                             1.014    45.413
n9893.out[0] (.names)                                            0.261    45.674
n8815.in[0] (.names)                                             1.014    46.688
n8815.out[0] (.names)                                            0.261    46.949
n8807.in[0] (.names)                                             1.014    47.963
n8807.out[0] (.names)                                            0.261    48.224
n8808.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8808.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n9420.Q[0] (.latch clocked by pclk)
Endpoint  : n9402.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9420.clk[0] (.latch)                                            1.014     1.014
n9420.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9438.in[0] (.names)                                             1.014     2.070
n9438.out[0] (.names)                                            0.261     2.331
n9433.in[0] (.names)                                             1.014     3.344
n9433.out[0] (.names)                                            0.261     3.605
n9434.in[1] (.names)                                             1.014     4.619
n9434.out[0] (.names)                                            0.261     4.880
n9463.in[1] (.names)                                             1.014     5.894
n9463.out[0] (.names)                                            0.261     6.155
n9466.in[0] (.names)                                             1.014     7.169
n9466.out[0] (.names)                                            0.261     7.430
n9471.in[0] (.names)                                             1.014     8.444
n9471.out[0] (.names)                                            0.261     8.705
n9472.in[0] (.names)                                             1.014     9.719
n9472.out[0] (.names)                                            0.261     9.980
n9473.in[0] (.names)                                             1.014    10.993
n9473.out[0] (.names)                                            0.261    11.254
n9468.in[0] (.names)                                             1.014    12.268
n9468.out[0] (.names)                                            0.261    12.529
n9474.in[0] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[2] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9476.in[0] (.names)                                             1.014    16.093
n9476.out[0] (.names)                                            0.261    16.354
n9478.in[0] (.names)                                             1.014    17.367
n9478.out[0] (.names)                                            0.261    17.628
n9479.in[1] (.names)                                             1.014    18.642
n9479.out[0] (.names)                                            0.261    18.903
n9507.in[1] (.names)                                             1.014    19.917
n9507.out[0] (.names)                                            0.261    20.178
n9508.in[1] (.names)                                             1.014    21.192
n9508.out[0] (.names)                                            0.261    21.453
n9509.in[1] (.names)                                             1.014    22.467
n9509.out[0] (.names)                                            0.261    22.728
n9514.in[2] (.names)                                             1.014    23.742
n9514.out[0] (.names)                                            0.261    24.003
n9515.in[2] (.names)                                             1.014    25.016
n9515.out[0] (.names)                                            0.261    25.277
n9517.in[1] (.names)                                             1.014    26.291
n9517.out[0] (.names)                                            0.261    26.552
n9518.in[0] (.names)                                             1.014    27.566
n9518.out[0] (.names)                                            0.261    27.827
n9519.in[1] (.names)                                             1.014    28.841
n9519.out[0] (.names)                                            0.261    29.102
n9520.in[0] (.names)                                             1.014    30.116
n9520.out[0] (.names)                                            0.261    30.377
n9521.in[1] (.names)                                             1.014    31.390
n9521.out[0] (.names)                                            0.261    31.651
n9510.in[0] (.names)                                             1.014    32.665
n9510.out[0] (.names)                                            0.261    32.926
n9530.in[0] (.names)                                             1.014    33.940
n9530.out[0] (.names)                                            0.261    34.201
n9532.in[0] (.names)                                             1.014    35.215
n9532.out[0] (.names)                                            0.261    35.476
n9533.in[0] (.names)                                             1.014    36.490
n9533.out[0] (.names)                                            0.261    36.751
n9534.in[0] (.names)                                             1.014    37.765
n9534.out[0] (.names)                                            0.261    38.026
n9522.in[0] (.names)                                             1.014    39.039
n9522.out[0] (.names)                                            0.261    39.300
n9523.in[3] (.names)                                             1.014    40.314
n9523.out[0] (.names)                                            0.261    40.575
n9524.in[0] (.names)                                             1.014    41.589
n9524.out[0] (.names)                                            0.261    41.850
n9525.in[0] (.names)                                             1.014    42.864
n9525.out[0] (.names)                                            0.261    43.125
n9526.in[0] (.names)                                             1.014    44.139
n9526.out[0] (.names)                                            0.261    44.400
n9527.in[0] (.names)                                             1.014    45.413
n9527.out[0] (.names)                                            0.261    45.674
n9528.in[0] (.names)                                             1.014    46.688
n9528.out[0] (.names)                                            0.261    46.949
n9401.in[1] (.names)                                             1.014    47.963
n9401.out[0] (.names)                                            0.261    48.224
n9402.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9402.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n9420.Q[0] (.latch clocked by pclk)
Endpoint  : n9531.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9420.clk[0] (.latch)                                            1.014     1.014
n9420.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9438.in[0] (.names)                                             1.014     2.070
n9438.out[0] (.names)                                            0.261     2.331
n9433.in[0] (.names)                                             1.014     3.344
n9433.out[0] (.names)                                            0.261     3.605
n9434.in[1] (.names)                                             1.014     4.619
n9434.out[0] (.names)                                            0.261     4.880
n9463.in[1] (.names)                                             1.014     5.894
n9463.out[0] (.names)                                            0.261     6.155
n9466.in[0] (.names)                                             1.014     7.169
n9466.out[0] (.names)                                            0.261     7.430
n9471.in[0] (.names)                                             1.014     8.444
n9471.out[0] (.names)                                            0.261     8.705
n9472.in[0] (.names)                                             1.014     9.719
n9472.out[0] (.names)                                            0.261     9.980
n9473.in[0] (.names)                                             1.014    10.993
n9473.out[0] (.names)                                            0.261    11.254
n9468.in[0] (.names)                                             1.014    12.268
n9468.out[0] (.names)                                            0.261    12.529
n9474.in[0] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[2] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9476.in[0] (.names)                                             1.014    16.093
n9476.out[0] (.names)                                            0.261    16.354
n9478.in[0] (.names)                                             1.014    17.367
n9478.out[0] (.names)                                            0.261    17.628
n9479.in[1] (.names)                                             1.014    18.642
n9479.out[0] (.names)                                            0.261    18.903
n9507.in[1] (.names)                                             1.014    19.917
n9507.out[0] (.names)                                            0.261    20.178
n9508.in[1] (.names)                                             1.014    21.192
n9508.out[0] (.names)                                            0.261    21.453
n9509.in[1] (.names)                                             1.014    22.467
n9509.out[0] (.names)                                            0.261    22.728
n9514.in[2] (.names)                                             1.014    23.742
n9514.out[0] (.names)                                            0.261    24.003
n9515.in[2] (.names)                                             1.014    25.016
n9515.out[0] (.names)                                            0.261    25.277
n9517.in[1] (.names)                                             1.014    26.291
n9517.out[0] (.names)                                            0.261    26.552
n9518.in[0] (.names)                                             1.014    27.566
n9518.out[0] (.names)                                            0.261    27.827
n9519.in[1] (.names)                                             1.014    28.841
n9519.out[0] (.names)                                            0.261    29.102
n9520.in[0] (.names)                                             1.014    30.116
n9520.out[0] (.names)                                            0.261    30.377
n9521.in[1] (.names)                                             1.014    31.390
n9521.out[0] (.names)                                            0.261    31.651
n9510.in[0] (.names)                                             1.014    32.665
n9510.out[0] (.names)                                            0.261    32.926
n9530.in[0] (.names)                                             1.014    33.940
n9530.out[0] (.names)                                            0.261    34.201
n9532.in[0] (.names)                                             1.014    35.215
n9532.out[0] (.names)                                            0.261    35.476
n9533.in[0] (.names)                                             1.014    36.490
n9533.out[0] (.names)                                            0.261    36.751
n9534.in[0] (.names)                                             1.014    37.765
n9534.out[0] (.names)                                            0.261    38.026
n9522.in[0] (.names)                                             1.014    39.039
n9522.out[0] (.names)                                            0.261    39.300
n9523.in[3] (.names)                                             1.014    40.314
n9523.out[0] (.names)                                            0.261    40.575
n9524.in[0] (.names)                                             1.014    41.589
n9524.out[0] (.names)                                            0.261    41.850
n9525.in[0] (.names)                                             1.014    42.864
n9525.out[0] (.names)                                            0.261    43.125
n9526.in[0] (.names)                                             1.014    44.139
n9526.out[0] (.names)                                            0.261    44.400
n9527.in[0] (.names)                                             1.014    45.413
n9527.out[0] (.names)                                            0.261    45.674
n9528.in[0] (.names)                                             1.014    46.688
n9528.out[0] (.names)                                            0.261    46.949
n9529.in[0] (.names)                                             1.014    47.963
n9529.out[0] (.names)                                            0.261    48.224
n9531.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9531.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
