#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 12 23:26:16 2019
# Process ID: 4361
# Current directory: /home/gsaied/Desktop/verilog_rtl/conv10/part2
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/conv10/part2/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/conv10/part2/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/conv10/part2
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top  xx -part xc7vx690t 
Command: synth_design -top xx -part xc7vx690t
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4368 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 3687 ; free virtual = 7746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xx' [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:21]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_1.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_2.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:24]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_3.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:25]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity xx does not have driver. [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xx' (1#1) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1485.207 ; gain = 129.750 ; free physical = 3686 ; free virtual = 7745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1485.207 ; gain = 129.750 ; free physical = 3689 ; free virtual = 7748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.211 ; gain = 137.754 ; free physical = 3688 ; free virtual = 7746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1644.203 ; gain = 288.746 ; free physical = 3480 ; free virtual = 7539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3344 ; free virtual = 7411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3343 ; free virtual = 7411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3343 ; free virtual = 7410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3343 ; free virtual = 7410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 3072 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.570 ; gain = 462.113 ; free physical = 3342 ; free virtual = 7410
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1817.578 ; gain = 462.113 ; free physical = 3343 ; free virtual = 7410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.641 ; gain = 0.000 ; free physical = 3261 ; free virtual = 7321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 100 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1858.641 ; gain = 511.188 ; free physical = 3304 ; free virtual = 7370
# report_design_analysis -file $dirt/design.rpt
INFO: [Timing 38-72] No paths found.
INFO: [Timing 38-72] No paths found.
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2491.961 ; gain = 633.320 ; free physical = 2620 ; free virtual = 6692
# report_utilization -file $dirt/utiliziation.rpt
vi rom.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi rom.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/conv10/part2
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/biasing.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/ram.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top  xx -part xc7vx690t 
Command: synth_design -top xx -part xc7vx690t
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4518 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2581.961 ; gain = 88.996 ; free physical = 2488 ; free virtual = 6607
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xx' [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:21]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:23]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:24]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'xx' (1#1) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2640.211 ; gain = 147.246 ; free physical = 2485 ; free virtual = 6607
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2640.211 ; gain = 147.246 ; free physical = 2487 ; free virtual = 6608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2640.211 ; gain = 147.246 ; free physical = 2487 ; free virtual = 6608
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.055 ; gain = 0.000 ; free physical = 2394 ; free virtual = 6516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.055 ; gain = 0.000 ; free physical = 2394 ; free virtual = 6516
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2732.055 ; gain = 3.000 ; free physical = 2392 ; free virtual = 6514
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2481 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2481 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2481 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2481 ; free virtual = 6604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2426 ; free virtual = 6558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2373 ; free virtual = 6506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2373 ; free virtual = 6505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |     3|
|3     |LUT4  |     3|
|4     |LUT5  |    35|
|5     |LUT6  |   410|
|6     |MUXF7 |   198|
|7     |MUXF8 |    96|
|8     |IBUF  |    10|
|9     |OBUF  |    48|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   805|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.055 ; gain = 239.090 ; free physical = 2366 ; free virtual = 6498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2732.055 ; gain = 147.246 ; free physical = 2419 ; free virtual = 6551
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2732.062 ; gain = 239.090 ; free physical = 2426 ; free virtual = 6558
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.062 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2732.062 ; gain = 239.102 ; free physical = 2545 ; free virtual = 6676
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
/home/gsaied/Desktop/verilog_rtl/conv10/part2/utiliziation.rpt
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/conv10/part2
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/biasing.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/conv10/part2/ram.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top  xx
Command: synth_design -top xx
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4598 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2735.070 ; gain = 0.000 ; free physical = 2412 ; free virtual = 6528
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xx' [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:21]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:23]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:24]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'xx' (1#1) [/home/gsaied/Desktop/verilog_rtl/conv10/part2/rom.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.070 ; gain = 0.000 ; free physical = 2395 ; free virtual = 6519
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.070 ; gain = 0.000 ; free physical = 2404 ; free virtual = 6528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.070 ; gain = 0.000 ; free physical = 2404 ; free virtual = 6528
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.121 ; gain = 0.000 ; free physical = 2081 ; free virtual = 6197
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.121 ; gain = 0.000 ; free physical = 2081 ; free virtual = 6197
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.121 ; gain = 0.000 ; free physical = 2081 ; free virtual = 6197
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3077.121 ; gain = 342.051 ; free physical = 2154 ; free virtual = 6270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3077.121 ; gain = 342.051 ; free physical = 2154 ; free virtual = 6270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3077.121 ; gain = 342.051 ; free physical = 2157 ; free virtual = 6272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3077.121 ; gain = 342.051 ; free physical = 2154 ; free virtual = 6278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 3085.129 ; gain = 350.059 ; free physical = 2112 ; free virtual = 6248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
|xx          | p_0_out    | 1024x16       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3104.129 ; gain = 369.059 ; free physical = 2007 ; free virtual = 6132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3104.129 ; gain = 369.059 ; free physical = 1998 ; free virtual = 6131
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |     3|
|3     |LUT4  |     3|
|4     |LUT5  |    35|
|5     |LUT6  |   410|
|6     |MUXF7 |   198|
|7     |MUXF8 |    96|
|8     |IBUF  |    10|
|9     |OBUF  |    48|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   805|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.160 ; gain = 390.090 ; free physical = 1991 ; free virtual = 6124
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 3125.160 ; gain = 48.039 ; free physical = 2048 ; free virtual = 6178
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3125.168 ; gain = 390.090 ; free physical = 2049 ; free virtual = 6178
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.160 ; gain = 0.000 ; free physical = 1988 ; free virtual = 6117
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 3130.160 ; gain = 395.094 ; free physical = 2039 ; free virtual = 6169
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3581.656 ; gain = 451.496 ; free physical = 1593 ; free virtual = 5724
# report_utilization -file $dirt/utiliziation.rpt
/home/gsaied/Desktop/verilog_rtl/conv10/part2/utiliziation.rpt
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 00:08:21 2019...
