.include "shell.inc"

.macro wdsp ; addr, data
	mov $F2,#\1
	mov $F3,#\2
.endm
	
; DSP registers
.define mvoll	$0C
.define mvolr	$1C
.define evoll	$2C
.define evolr	$3C
.define kon		$4C
.define koff	$5C
.define flg		$6C	; RMENNNNN Reset, Mute, Echo write, Noise rate
.define endx	$7C
.define efb		$0D
.define pmon	$2D
.define non		$3D
.define eon		$4D
.define dir		$5D
.define esa		$6D
.define edl		$7D	; ----LLLL Length / $800
.define fir		$0F

; Voice registers
.define vvoll	$00
.define vvolr	$01
.define vpitchl	$02
.define vpitchh	$03
.define vsrcn	$04
.define vadsr0	$05	; EDDDAAAA Enable, Decay rate, Attack rate
.define vadsr1	$06	; LLLSSSSS Sustain level, Sustain rate
.define vgain	$07	; EMMRRRRR Enable, Mode, Rate
.define venvx	$08
.define voutx	$09

directory:
	.dw sample,sample_loop
	
sample:
sample_loop:
	.db $b0,$78,$78,$78,$78,$78,$78,$78,$78
	.db $b3,$78,$78,$78,$78,$78,$78,$78,$78

main:
	setb $D000,<sample
	setb $D001,>sample
	setb $D002,<sample_loop
	setb $D003,>sample_loop
	
	wdsp flg,$20
	wdsp kon,0
	wdsp koff,$FF
	wdsp dir,$D0
	
	wdsp vvoll,$7F
	wdsp vvolr,$7F
	wdsp vpitchl,$00
	wdsp vpitchh,$02
	wdsp vsrcn,0
	wdsp vadsr0,$C3
	wdsp vadsr1,$2F
	wdsp vgain,$CF
	
	wdsp koff,0
	wdsp non,0
	wdsp eon,0
	wdsp mvoll,$7F
	wdsp mvolr,$7F
	wdsp evoll,0
	wdsp evolr,0
	
	wdsp kon,$01
	
	jmp !$FFC0
	
	delay_msec 500
	delay_msec 500
	delay_msec 500
	delay_msec 500
	
	ret
