#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2342310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2339c70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x2379fd0 .functor NOT 1, L_0x237b6c0, C4<0>, C4<0>, C4<0>;
L_0x237b4e0 .functor XOR 1, L_0x237b260, L_0x237b3b0, C4<0>, C4<0>;
L_0x237b650 .functor XOR 1, L_0x237b4e0, L_0x237b580, C4<0>, C4<0>;
v0x2379390_0 .net *"_ivl_10", 0 0, L_0x237b580;  1 drivers
v0x2379490_0 .net *"_ivl_12", 0 0, L_0x237b650;  1 drivers
v0x2379570_0 .net *"_ivl_2", 0 0, L_0x237b1a0;  1 drivers
v0x2379630_0 .net *"_ivl_4", 0 0, L_0x237b260;  1 drivers
v0x2379710_0 .net *"_ivl_6", 0 0, L_0x237b3b0;  1 drivers
v0x2379840_0 .net *"_ivl_8", 0 0, L_0x237b4e0;  1 drivers
v0x2379920_0 .var "clk", 0 0;
v0x23799c0_0 .var/2u "stats1", 159 0;
v0x2379a80_0 .var/2u "strobe", 0 0;
v0x2379bd0_0 .net "tb_match", 0 0, L_0x237b6c0;  1 drivers
v0x2379c90_0 .net "tb_mismatch", 0 0, L_0x2379fd0;  1 drivers
v0x2379d50_0 .net "x", 0 0, v0x2375920_0;  1 drivers
v0x2379df0_0 .net "y", 0 0, v0x23759e0_0;  1 drivers
v0x2379e90_0 .net "z_dut", 0 0, L_0x237afd0;  1 drivers
v0x2379f30_0 .net "z_ref", 0 0, L_0x237a0b0;  1 drivers
L_0x237b1a0 .concat [ 1 0 0 0], L_0x237a0b0;
L_0x237b260 .concat [ 1 0 0 0], L_0x237a0b0;
L_0x237b3b0 .concat [ 1 0 0 0], L_0x237afd0;
L_0x237b580 .concat [ 1 0 0 0], L_0x237a0b0;
L_0x237b6c0 .cmp/eeq 1, L_0x237b1a0, L_0x237b650;
S_0x2346da0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x2339c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x237a040 .functor NOT 1, v0x23759e0_0, C4<0>, C4<0>, C4<0>;
L_0x237a0b0 .functor OR 1, v0x2375920_0, L_0x237a040, C4<0>, C4<0>;
v0x23437f0_0 .net *"_ivl_0", 0 0, L_0x237a040;  1 drivers
v0x2343890_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x2375470_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x2375510_0 .net "z", 0 0, L_0x237a0b0;  alias, 1 drivers
S_0x2375650 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x2339c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x2375840_0 .net "clk", 0 0, v0x2379920_0;  1 drivers
v0x2375920_0 .var "x", 0 0;
v0x23759e0_0 .var "y", 0 0;
E_0x23465d0 .event negedge, v0x2375840_0;
E_0x2346770/0 .event negedge, v0x2375840_0;
E_0x2346770/1 .event posedge, v0x2375840_0;
E_0x2346770 .event/or E_0x2346770/0, E_0x2346770/1;
S_0x2375a80 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x2339c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x2378940_0 .net "and_out", 0 0, L_0x237ae00;  1 drivers
v0x2378a30_0 .net "or_out", 0 0, L_0x237ad70;  1 drivers
v0x2378b40_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x2378be0_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x2378c80_0 .net "z", 0 0, L_0x237afd0;  alias, 1 drivers
v0x2378d70_0 .net "z1", 0 0, L_0x237a380;  1 drivers
v0x2378e60_0 .net "z2", 0 0, L_0x237a730;  1 drivers
v0x2378f50_0 .net "z3", 0 0, L_0x237a8b0;  1 drivers
v0x2379040_0 .net "z4", 0 0, L_0x237ac60;  1 drivers
S_0x2375c60 .scope module, "A1" "A" 4 6, 4 16 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x237a2f0 .functor XOR 1, v0x2375920_0, v0x23759e0_0, C4<0>, C4<0>;
L_0x237a380 .functor AND 1, L_0x237a2f0, v0x2375920_0, C4<1>, C4<1>;
v0x2375ed0_0 .net *"_ivl_0", 0 0, L_0x237a2f0;  1 drivers
v0x2375fd0_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x23760e0_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x23761d0_0 .net "z", 0 0, L_0x237a380;  alias, 1 drivers
S_0x23762d0 .scope module, "A2" "A" 4 8, 4 16 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x237a840 .functor XOR 1, v0x2375920_0, v0x23759e0_0, C4<0>, C4<0>;
L_0x237a8b0 .functor AND 1, L_0x237a840, v0x2375920_0, C4<1>, C4<1>;
v0x2376520_0 .net *"_ivl_0", 0 0, L_0x237a840;  1 drivers
v0x2376620_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x23766e0_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x2376780_0 .net "z", 0 0, L_0x237a8b0;  alias, 1 drivers
S_0x2376880 .scope module, "B1" "B" 4 7, 4 24 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x237a460 .functor NOT 1, v0x23759e0_0, C4<0>, C4<0>, C4<0>;
L_0x237a4f0 .functor AND 1, v0x2375920_0, L_0x237a460, C4<1>, C4<1>;
L_0x237a5d0 .functor NOT 1, v0x2375920_0, C4<0>, C4<0>, C4<0>;
L_0x237a640 .functor AND 1, L_0x237a5d0, v0x23759e0_0, C4<1>, C4<1>;
L_0x237a730 .functor OR 1, L_0x237a4f0, L_0x237a640, C4<0>, C4<0>;
v0x2376b00_0 .net *"_ivl_0", 0 0, L_0x237a460;  1 drivers
v0x2376be0_0 .net *"_ivl_2", 0 0, L_0x237a4f0;  1 drivers
v0x2376cc0_0 .net *"_ivl_4", 0 0, L_0x237a5d0;  1 drivers
v0x2376db0_0 .net *"_ivl_6", 0 0, L_0x237a640;  1 drivers
v0x2376e90_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x2376f80_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x23770b0_0 .net "z", 0 0, L_0x237a730;  alias, 1 drivers
S_0x23771f0 .scope module, "B2" "B" 4 9, 4 24 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x237a990 .functor NOT 1, v0x23759e0_0, C4<0>, C4<0>, C4<0>;
L_0x237aa20 .functor AND 1, v0x2375920_0, L_0x237a990, C4<1>, C4<1>;
L_0x237ab00 .functor NOT 1, v0x2375920_0, C4<0>, C4<0>, C4<0>;
L_0x237ab70 .functor AND 1, L_0x237ab00, v0x23759e0_0, C4<1>, C4<1>;
L_0x237ac60 .functor OR 1, L_0x237aa20, L_0x237ab70, C4<0>, C4<0>;
v0x23773f0_0 .net *"_ivl_0", 0 0, L_0x237a990;  1 drivers
v0x23774f0_0 .net *"_ivl_2", 0 0, L_0x237aa20;  1 drivers
v0x23775d0_0 .net *"_ivl_4", 0 0, L_0x237ab00;  1 drivers
v0x2377690_0 .net *"_ivl_6", 0 0, L_0x237ab70;  1 drivers
v0x2377770_0 .net "x", 0 0, v0x2375920_0;  alias, 1 drivers
v0x2377810_0 .net "y", 0 0, v0x23759e0_0;  alias, 1 drivers
v0x23778b0_0 .net "z", 0 0, L_0x237ac60;  alias, 1 drivers
S_0x23779f0 .scope module, "my_and" "AND2" 4 12, 4 40 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x237ae00 .functor AND 1, L_0x237a8b0, L_0x237ac60, C4<1>, C4<1>;
v0x2377c90_0 .net "a", 0 0, L_0x237a8b0;  alias, 1 drivers
v0x2377d50_0 .net "b", 0 0, L_0x237ac60;  alias, 1 drivers
v0x2377df0_0 .net "z", 0 0, L_0x237ae00;  alias, 1 drivers
S_0x2377f00 .scope module, "my_or" "OR2" 4 11, 4 32 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x237ad70 .functor OR 1, L_0x237a380, L_0x237a730, C4<0>, C4<0>;
v0x2378150_0 .net "a", 0 0, L_0x237a380;  alias, 1 drivers
v0x2378240_0 .net "b", 0 0, L_0x237a730;  alias, 1 drivers
v0x2378310_0 .net "z", 0 0, L_0x237ad70;  alias, 1 drivers
S_0x2378420 .scope module, "my_xor" "XOR2" 4 13, 4 48 0, S_0x2375a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x237afd0 .functor XOR 1, L_0x237ad70, L_0x237ae00, C4<0>, C4<0>;
v0x2378670_0 .net "a", 0 0, L_0x237ad70;  alias, 1 drivers
v0x2378760_0 .net "b", 0 0, L_0x237ae00;  alias, 1 drivers
v0x2378830_0 .net "z", 0 0, L_0x237afd0;  alias, 1 drivers
S_0x2379190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x2339c70;
 .timescale -12 -12;
E_0x2346970 .event anyedge, v0x2379a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2379a80_0;
    %nor/r;
    %assign/vec4 v0x2379a80_0, 0;
    %wait E_0x2346970;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2375650;
T_1 ;
    %wait E_0x2346770;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x23759e0_0, 0;
    %assign/vec4 v0x2375920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2375650;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23465d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2339c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2379920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2379a80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2339c70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x2379920_0;
    %inv;
    %store/vec4 v0x2379920_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2339c70;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2375840_0, v0x2379c90_0, v0x2379d50_0, v0x2379df0_0, v0x2379f30_0, v0x2379e90_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2339c70;
T_6 ;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2339c70;
T_7 ;
    %wait E_0x2346770;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23799c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23799c0_0, 4, 32;
    %load/vec4 v0x2379bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23799c0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23799c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23799c0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x2379f30_0;
    %load/vec4 v0x2379f30_0;
    %load/vec4 v0x2379e90_0;
    %xor;
    %load/vec4 v0x2379f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23799c0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x23799c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23799c0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter2/response1/top_module.sv";
