{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695085801172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695085801189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 19:10:00 2023 " "Processing started: Mon Sep 18 19:10:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695085801189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085801189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085801189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695085802399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695085802399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file suma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUMA1BIT " "Found entity 1: SUMA1BIT" {  } { { "SUMA1BIT.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/SUMA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.bdf 1 1 " "Found 1 design units, including 1 entities, in source file suma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUMA " "Found entity 1: SUMA" {  } { { "SUMA.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/SUMA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triedo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triedo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRIEDO " "Found entity 1: TRIEDO" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comple.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comple.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMPLE " "Found entity 1: COMPLE" {  } { { "COMPLE.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/COMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file resta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RESTA " "Found entity 1: RESTA" {  } { { "RESTA.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/RESTA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085821966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085821966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoins.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoins.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoins-F_Mem " "Found design unit 1: Memoins-F_Mem" {  } { { "Memoins.vhd" "" { Text "C:/Users/Miguel/Desktop/Pro/Memoins.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoins " "Found entity 1: Memoins" {  } { { "Memoins.vhd" "" { Text "C:/Users/Miguel/Desktop/Pro/Memoins.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memodatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memodatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memodatos-F_Mem " "Found design unit 1: memodatos-F_Mem" {  } { { "memodatos.vhd" "" { Text "C:/Users/Miguel/Desktop/Pro/memodatos.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822693 ""} { "Info" "ISGN_ENTITY_NAME" "1 memodatos " "Found entity 1: memodatos" {  } { { "memodatos.vhd" "" { Text "C:/Users/Miguel/Desktop/Pro/memodatos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f-or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-OR " "Found entity 1: F-OR" {  } { { "F-OR.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/F-OR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f-xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-XOR " "Found entity 1: F-XOR" {  } { { "F-XOR.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/F-XOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-ot.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f-ot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-OT " "Found entity 1: F-OT" {  } { { "F-OT.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/F-OT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load.bdf 1 1 " "Found 1 design units, including 1 entities, in source file load.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOAD " "Found entity 1: LOAD" {  } { { "LOAD.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/LOAD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "no-op.bdf 1 1 " "Found 1 design units, including 1 entities, in source file no-op.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NO-OP " "Found entity 1: NO-OP" {  } { { "NO-OP.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/NO-OP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp " "Found entity 1: cp" {  } { { "cp.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/cp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regpro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGPRO " "Found entity 1: REGPRO" {  } { { "REGPRO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/REGPRO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gcm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GCM " "Found entity 1: GCM" {  } { { "GCM.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/GCM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DECO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORRI " "Found entity 1: CORRI" {  } { { "CORRI.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR1 " "Found entity 1: CORR1" {  } { { "CORR1.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR2 " "Found entity 1: CORR2" {  } { { "CORR2.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR3 " "Found entity 1: CORR3" {  } { { "CORR3.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR4 " "Found entity 1: CORR4" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR5 " "Found entity 1: CORR5" {  } { { "CORR5.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR6 " "Found entity 1: CORR6" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corr7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORR7 " "Found entity 1: CORR7" {  } { { "CORR7.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corrimiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file corrimiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORRIMIENTO " "Found entity 1: CORRIMIENTO" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divcompl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divcompl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIVCOMPL " "Found entity 1: DIVCOMPL" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f-and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-AND " "Found entity 1: F-AND" {  } { { "F-AND.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/F-AND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador " "Found entity 1: Procesador" {  } { { "Procesador.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/Procesador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695085822825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085822825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695085822948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst7 " "Elaborating entity \"reset\" for hierarchy \"reset:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 608 200 296 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO DECO:instW " "Elaborating entity \"DECO\" for hierarchy \"DECO:instW\"" {  } { { "ALU.bdf" "instW" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { -248 -128 8 -152 "instW" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NO-OP NO-OP:inst6 " "Elaborating entity \"NO-OP\" for hierarchy \"NO-OP:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 368 256 464 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRIEDO NO-OP:inst6\|TRIEDO:instX " "Elaborating entity \"TRIEDO\" for hierarchy \"NO-OP:inst6\|TRIEDO:instX\"" {  } { { "NO-OP.bdf" "instX" { Schematic "C:/Users/Miguel/Desktop/Pro/NO-OP.bdf" { { 88 384 568 184 "instX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-OR F-OR:inst2 " "Elaborating entity \"F-OR\" for hierarchy \"F-OR:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 256 256 448 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-AND F-AND:inst9 " "Elaborating entity \"F-AND\" for hierarchy \"F-AND:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 144 256 448 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMA SUMA:instY " "Elaborating entity \"SUMA\" for hierarchy \"SUMA:instY\"" {  } { { "ALU.bdf" "instY" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 40 256 424 136 "instY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823100 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "SUMA.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/SUMA.bdf" { { 936 1344 1376 968 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMA1BIT SUMA:instY\|SUMA1BIT:inst " "Elaborating entity \"SUMA1BIT\" for hierarchy \"SUMA:instY\|SUMA1BIT:inst\"" {  } { { "SUMA.bdf" "inst" { Schematic "C:/Users/Miguel/Desktop/Pro/SUMA.bdf" { { 104 440 552 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-OT F-OT:inst10 " "Elaborating entity \"F-OT\" for hierarchy \"F-OT:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { -64 256 448 32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-XOR F-XOR:inst5 " "Elaborating entity \"F-XOR\" for hierarchy \"F-XOR:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { -168 248 448 -72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD LOAD:inst8 " "Elaborating entity \"LOAD\" for hierarchy \"LOAD:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 480 256 464 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESTA RESTA:instR " "Elaborating entity \"RESTA\" for hierarchy \"RESTA:instR\"" {  } { { "ALU.bdf" "instR" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 720 256 408 816 "instR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLE RESTA:instR\|COMPLE:inst1 " "Elaborating entity \"COMPLE\" for hierarchy \"RESTA:instR\|COMPLE:inst1\"" {  } { { "RESTA.bdf" "inst1" { Schematic "C:/Users/Miguel/Desktop/Pro/RESTA.bdf" { { 208 424 624 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823149 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "COMPLE.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/COMPLE.bdf" { { 992 1688 1720 1024 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORRIMIENTO CORRIMIENTO:inst11 " "Elaborating entity \"CORRIMIENTO\" for hierarchy \"CORRIMIENTO:inst11\"" {  } { { "ALU.bdf" "inst11" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 832 256 456 928 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823162 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823165 ""}  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } { 640 296 408 832 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""}  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823166 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823166 ""}  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } { 1056 296 408 1248 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823166 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823167 ""}  } { { "CORRIMIENTO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORRI CORRIMIENTO:inst11\|CORRI:inst3 " "Elaborating entity \"CORRI\" for hierarchy \"CORRIMIENTO:inst11\|CORRI:inst3\"" {  } { { "CORRIMIENTO.bdf" "inst3" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { -128 376 528 -32 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR1 CORRIMIENTO:inst11\|CORR1:inst " "Elaborating entity \"CORR1\" for hierarchy \"CORRIMIENTO:inst11\|CORR1:inst\"" {  } { { "CORRIMIENTO.bdf" "inst" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 32 304 400 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823180 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR1.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR1.bdf" { { 264 264 296 296 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR2 CORRIMIENTO:inst11\|CORR2:inst1 " "Elaborating entity \"CORR2\" for hierarchy \"CORRIMIENTO:inst11\|CORR2:inst1\"" {  } { { "CORRIMIENTO.bdf" "inst1" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 232 304 400 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823187 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR2.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR2.bdf" { { 312 376 408 344 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR3 CORRIMIENTO:inst11\|CORR3:inst4 " "Elaborating entity \"CORR3\" for hierarchy \"CORRIMIENTO:inst11\|CORR3:inst4\"" {  } { { "CORRIMIENTO.bdf" "inst4" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 432 304 400 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823194 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR3.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR3.bdf" { { 408 256 288 440 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR4 CORRIMIENTO:inst11\|CORR4:inst5 " "Elaborating entity \"CORR4\" for hierarchy \"CORRIMIENTO:inst11\|CORR4:inst5\"" {  } { { "CORRIMIENTO.bdf" "inst5" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 640 296 408 832 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823203 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 64 112 280 80 "A\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 112 104 272 128 "A\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 136 104 272 152 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 160 104 272 176 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 208 104 272 224 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 232 104 272 248 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 88 104 272 104 "A\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823204 ""}  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 64 112 280 80 "A\[7\]" "" } { 112 104 272 128 "A\[5\]" "" } { 136 104 272 152 "A\[4\]" "" } { 160 104 272 176 "A\[3\]" "" } { 208 104 272 224 "A\[1\]" "" } { 232 104 272 248 "A\[0\]" "" } { 88 104 272 104 "A\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823204 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 184 104 272 200 "A1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823205 ""}  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 184 104 272 200 "A1\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823205 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A3 " "Pin \"A3\" not connected" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 160 104 272 176 "A\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823206 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A1 " "Pin \"A1\" not connected" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 208 104 272 224 "A\[1\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823206 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A0 " "Pin \"A0\" not connected" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 232 104 272 248 "A\[0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823206 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A12 " "Pin \"A12\" not connected" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 184 104 272 200 "A1\[2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823206 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR4.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR4.bdf" { { 256 312 344 288 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR5 CORRIMIENTO:inst11\|CORR5:inst6 " "Elaborating entity \"CORR5\" for hierarchy \"CORRIMIENTO:inst11\|CORR5:inst6\"" {  } { { "CORRIMIENTO.bdf" "inst6" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 848 304 400 1040 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823212 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR5.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR5.bdf" { { 256 320 352 288 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR6 CORRIMIENTO:inst11\|CORR6:inst7 " "Elaborating entity \"CORR6\" for hierarchy \"CORRIMIENTO:inst11\|CORR6:inst7\"" {  } { { "CORRIMIENTO.bdf" "inst7" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1056 296 408 1248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A1\[2\] A " "Bus \"A1\[2\]\" found using same base name as \"A\", which might lead to a name conflict." {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 200 120 288 216 "A1\[2\]" "" } { 200 120 288 216 "A1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1695085823224 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 80 128 296 96 "A\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 128 120 288 144 "A\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 152 120 288 168 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 176 120 288 192 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 224 120 288 240 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 248 120 288 264 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 104 120 288 120 "A\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823224 ""}  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 80 128 296 96 "A\[7\]" "" } { 128 120 288 144 "A\[5\]" "" } { 152 120 288 168 "A\[4\]" "" } { 176 120 288 192 "A\[3\]" "" } { 224 120 288 240 "A\[1\]" "" } { 248 120 288 264 "A\[0\]" "" } { 104 120 288 120 "A\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823224 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 200 120 288 216 "A1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823225 ""}  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 200 120 288 216 "A1\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A5 " "Pin \"A5\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 128 120 288 144 "A\[5\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A4 " "Pin \"A4\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 152 120 288 168 "A\[4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A3 " "Pin \"A3\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 176 120 288 192 "A\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A1 " "Pin \"A1\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 224 120 288 240 "A\[1\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A0 " "Pin \"A0\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 248 120 288 264 "A\[0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A12 " "Pin \"A12\" not connected" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 200 120 288 216 "A1\[2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR6.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR6.bdf" { { 272 328 360 304 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR7 CORRIMIENTO:inst11\|CORR7:inst8 " "Elaborating entity \"CORR7\" for hierarchy \"CORRIMIENTO:inst11\|CORR7:inst8\"" {  } { { "CORRIMIENTO.bdf" "inst8" { Schematic "C:/Users/Miguel/Desktop/Pro/CORRIMIENTO.bdf" { { 1264 304 400 1456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "CORR7.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/CORR7.bdf" { { 256 320 352 288 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1695085823235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVCOMPL DIVCOMPL:inst4 " "Elaborating entity \"DIVCOMPL\" for hierarchy \"DIVCOMPL:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/Miguel/Desktop/Pro/ALU.bdf" { { 944 256 456 1040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823240 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823243 ""}  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } { 840 704 816 1032 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823243 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""}  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 840 704 816 1032 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[7\] A7 " "Converted element name(s) from \"A\[7\]\" to \"A7\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[6\] A6 " "Converted element name(s) from \"A\[6\]\" to \"A6\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[5\] A5 " "Converted element name(s) from \"A\[5\]\" to \"A5\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""}  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } { 1256 704 816 1448 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[2\] A12 " "Converted element name(s) from \"A1\[2\]\" to \"A12\"" {  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1695085823244 ""}  } { { "DIVCOMPL.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 1256 704 816 1448 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1695085823244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIVCOMPL:inst4\|DIV:inst16 " "Elaborating entity \"DIV\" for hierarchy \"DIVCOMPL:inst4\|DIV:inst16\"" {  } { { "DIVCOMPL.bdf" "inst16" { Schematic "C:/Users/Miguel/Desktop/Pro/DIVCOMPL.bdf" { { 80 792 920 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085823250 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "CORRIMIENTO:inst11\|TRIEDO:inst2\|inst7 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst7 " "Converted the fanout from the open-drain buffer \"CORRIMIENTO:inst11\|TRIEDO:inst2\|inst7\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst7\" into a wire" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 592 592 640 624 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "DIVCOMPL:inst4\|TRIEDO:inst2\|inst7 DIVCOMPL:inst4\|TRIEDO:inst15\|inst7 " "Converted the fanout from the open-drain buffer \"DIVCOMPL:inst4\|TRIEDO:inst2\|inst7\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst7\" into a wire" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 592 592 640 624 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695085824146 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1695085824146 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst9\|inst6 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst6 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst9\|inst6\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst6\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 536 528 576 568 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst9\|inst6 DIVCOMPL:inst4\|TRIEDO:inst15\|inst6 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst9\|inst6\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst6\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 536 528 576 568 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst10\|inst5 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst5 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst10\|inst5\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst5\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 480 488 536 512 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst10\|inst5 DIVCOMPL:inst4\|TRIEDO:inst15\|inst5 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst10\|inst5\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst5\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 480 488 536 512 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst11\|inst4 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst4 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst11\|inst4\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst4\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 416 432 480 448 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst11\|inst4 DIVCOMPL:inst4\|TRIEDO:inst15\|inst4 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst11\|inst4\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst4\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 416 432 480 448 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst12\|inst3 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst3 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst12\|inst3\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst3\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 376 384 432 408 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst12\|inst3 DIVCOMPL:inst4\|TRIEDO:inst15\|inst3 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst12\|inst3\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst3\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 376 384 432 408 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst13\|inst2 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst2 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst13\|inst2\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst2\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 336 336 384 368 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst13\|inst2 DIVCOMPL:inst4\|TRIEDO:inst15\|inst2 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst13\|inst2\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst2\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 336 336 384 368 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst14\|inst1 CORRIMIENTO:inst11\|TRIEDO:inst15\|inst1 " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst14\|inst1\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst1\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 296 288 336 328 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst14\|inst1 DIVCOMPL:inst4\|TRIEDO:inst15\|inst1 " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst14\|inst1\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst1\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 296 288 336 328 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CORRIMIENTO:inst11\|TRIEDO:inst2\|inst CORRIMIENTO:inst11\|TRIEDO:inst15\|inst " "Converted the fan-out from the tri-state buffer \"CORRIMIENTO:inst11\|TRIEDO:inst2\|inst\" to the node \"CORRIMIENTO:inst11\|TRIEDO:inst15\|inst\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 256 240 288 288 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIVCOMPL:inst4\|TRIEDO:inst2\|inst DIVCOMPL:inst4\|TRIEDO:inst15\|inst " "Converted the fan-out from the tri-state buffer \"DIVCOMPL:inst4\|TRIEDO:inst2\|inst\" to the node \"DIVCOMPL:inst4\|TRIEDO:inst15\|inst\" into an OR gate" {  } { { "TRIEDO.bdf" "" { Schematic "C:/Users/Miguel/Desktop/Pro/TRIEDO.bdf" { { 256 240 288 288 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695085824146 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695085824146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695085824635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695085826116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695085826116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695085826213 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695085826213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695085826213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695085826213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695085826245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 19:10:26 2023 " "Processing ended: Mon Sep 18 19:10:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695085826245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695085826245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695085826245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695085826245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695085828416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695085828430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 19:10:27 2023 " "Processing started: Mon Sep 18 19:10:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695085828430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695085828430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695085828431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695085828705 ""}
{ "Info" "0" "" "Project  = procesador" {  } {  } 0 0 "Project  = procesador" 0 0 "Fitter" 0 0 1695085828706 ""}
{ "Info" "0" "" "Revision = procesador" {  } {  } 0 0 "Revision = procesador" 0 0 "Fitter" 0 0 1695085828706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695085828821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695085828823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "procesador EP4CE6E22C7 " "Selected device EP4CE6E22C7 for design \"procesador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695085828839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695085828942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695085828942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695085829123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695085829137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695085829704 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695085829704 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695085829709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695085829709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695085829709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695085829709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695085829709 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695085829709 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695085829713 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695085830299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695085830473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695085830474 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1695085830474 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1695085830475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695085830476 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1695085830476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695085830477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695085830481 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695085830481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695085830482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695085830482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695085830483 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695085830484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695085830484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695085830484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695085830484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695085830484 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695085830484 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 24 9 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 24 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695085830486 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695085830486 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695085830486 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695085830487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695085830487 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695085830487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695085830521 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695085830527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695085831365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695085831424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695085831439 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695085831759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695085831760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695085832123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Miguel/Desktop/Pro/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695085832747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695085832747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695085832808 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1695085832808 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695085832808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695085832811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695085833003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695085833010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695085833236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695085833237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695085833536 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695085834182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Miguel/Desktop/Pro/output_files/procesador.fit.smsg " "Generated suppressed messages file C:/Users/Miguel/Desktop/Pro/output_files/procesador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695085834594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695085835245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 19:10:35 2023 " "Processing ended: Mon Sep 18 19:10:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695085835245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695085835245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695085835245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695085835245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695085837114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695085837128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 19:10:36 2023 " "Processing started: Mon Sep 18 19:10:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695085837128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695085837128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695085837128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695085837708 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695085838225 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695085838260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695085838591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 19:10:38 2023 " "Processing ended: Mon Sep 18 19:10:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695085838591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695085838591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695085838591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695085838591 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695085839369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695085840604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695085840627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 19:10:39 2023 " "Processing started: Mon Sep 18 19:10:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695085840627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695085840627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta procesador -c procesador " "Command: quartus_sta procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695085840627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695085840924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695085841908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695085841908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695085841987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695085841987 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695085842241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695085842241 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695085842242 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695085842243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695085842244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695085842244 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695085842245 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1695085842254 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695085842257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842311 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695085842321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695085842358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695085842717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695085842853 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695085842853 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695085842854 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695085842854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085842940 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695085842950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695085843177 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695085843177 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695085843178 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695085843178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085843189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085843196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085843201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085843288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695085843296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695085844144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695085844151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695085844360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 19:10:44 2023 " "Processing ended: Mon Sep 18 19:10:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695085844360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695085844360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695085844360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695085844360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695085846107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695085846122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 19:10:45 2023 " "Processing started: Mon Sep 18 19:10:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695085846122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695085846122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695085846122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695085847258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_85c_slow.vho C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_85c_slow.vho in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_0c_slow.vho C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_0c_slow.vho in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_min_1200mv_0c_fast.vho C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_min_1200mv_0c_fast.vho in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador.vho C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador.vho in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_85c_vhd_slow.sdo C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_0c_vhd_slow.sdo C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085847943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_min_1200mv_0c_vhd_fast.sdo C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085848006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_vhd.sdo C:/Users/Miguel/Desktop/Pro/simulation/modelsim/ simulation " "Generated file procesador_vhd.sdo in folder \"C:/Users/Miguel/Desktop/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695085848060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695085848148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 19:10:48 2023 " "Processing ended: Mon Sep 18 19:10:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695085848148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695085848148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695085848148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695085848148 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695085848895 ""}
