Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar  1 14:38:41 2024
| Host         : LAPTOP-SDV26TG8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file muxctrl_timing_summary_routed.rpt -pb muxctrl_timing_summary_routed.pb -rpx muxctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : muxctrl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I0[2]
                            (input port)
  Destination:            o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.121ns  (logic 4.659ns (38.435%)  route 7.462ns (61.565%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  I0[2] (IN)
                         net (fo=0)                   0.000     0.000    I0[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  I0_IBUF[2]_inst/O
                         net (fo=1, routed)           4.885     5.867    I0_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     5.991 r  o_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.577     8.568    o_0_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.121 r  o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.121    o_0[2]
    J13                                                               r  o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[1]
                            (input port)
  Destination:            o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.401ns  (logic 5.126ns (44.959%)  route 6.275ns (55.041%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  I1[1] (IN)
                         net (fo=0)                   0.000     0.000    I1[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  I1_IBUF[1]_inst/O
                         net (fo=1, routed)           4.175     5.642    I1_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  o_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.100     7.866    o_0_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.401 r  o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.401    o_0[1]
    K15                                                               r  o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I0[3]
                            (input port)
  Destination:            o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 4.642ns (41.580%)  route 6.521ns (58.420%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  I0[3] (IN)
                         net (fo=0)                   0.000     0.000    I0[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  I0_IBUF[3]_inst/O
                         net (fo=1, routed)           4.848     5.815    I0_IBUF[3]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  o_0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.612    o_0_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.163 r  o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.163    o_0[3]
    N14                                                               r  o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[0]
                            (input port)
  Destination:            o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 5.270ns (52.165%)  route 4.833ns (47.835%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  I1[0] (IN)
                         net (fo=0)                   0.000     0.000    I1[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  I1_IBUF[0]_inst/O
                         net (fo=2, routed)           2.008     3.510    I1_IBUF[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     3.634 r  o_0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.158     3.792    o_0_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124     3.916 r  o_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667     6.583    o_0_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.103 r  o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.103    o_0[0]
    H17                                                               r  o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 5.153ns (58.354%)  route 3.678ns (41.646%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  s_IBUF[0]_inst/O
                         net (fo=5, routed)           1.862     3.340    s_IBUF[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.464 r  o_0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.815     5.279    o_0_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     8.831 r  o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.831    o_0[4]
    R18                                                               r  o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.549ns (65.068%)  route 0.832ns (34.932%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  s1_IBUF_inst/O
                         net (fo=5, routed)           0.507     0.760    s1_IBUF
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.805 r  o_0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.130    o_0_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.381 r  o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.381    o_0[3]
    N14                                                               r  o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.534ns (62.485%)  route 0.921ns (37.515%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  s1_IBUF_inst/O
                         net (fo=5, routed)           0.405     0.658    s1_IBUF
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.703 r  o_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.219    o_0_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.455 r  o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.455    o_0[1]
    K15                                                               r  o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.545ns (61.961%)  route 0.948ns (38.039%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  s_IBUF[1]_inst/O
                         net (fo=5, routed)           0.571     0.819    s_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  o_0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.377     1.241    o_0_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.493 r  o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.493    o_0[4]
    R18                                                               r  o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[2]
                            (input port)
  Destination:            o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.531ns (56.208%)  route 1.193ns (43.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  s2[2] (IN)
                         net (fo=0)                   0.000     0.000    s2[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  s2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.439     0.704    s2_IBUF[2]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.045     0.749 r  o_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.754     1.503    o_0_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.725 r  o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.725    o_0[0]
    H17                                                               r  o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.551ns (56.274%)  route 1.205ns (43.726%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  s1_IBUF_inst/O
                         net (fo=5, routed)           0.508     0.761    s1_IBUF
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  o_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.503    o_0_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.756 r  o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.756    o_0[2]
    J13                                                               r  o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





