$date
	Sat Aug 24 20:30:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 1 ( s3 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1&
0%
1$
#300
1"
0!
1'
1%
#400
0"
1!
0'
0%
0$
1#
#500
1"
0!
1'
1%
#600
0'
0&
1(
0%
1$
#700
1!
1%
#800
