# Darjeeling Pinout and Pinmux Connectivity Tables
<!--
DO NOT EDIT THIS FILE DIRECTLY.
It has been generated with the following command:
util/topgen.py -t hw/top_darjeeling/data/top_darjeeling.hjson -o hw/top_darjeeling/
-->
|  Target Name  |  #IO Banks  |  #Muxed Pads  |  #Direct Pads  |  #Manual Pads  |  #Total Pads  |      Pinout / Pinmux Tables       |
|:-------------:|:-----------:|:-------------:|:--------------:|:--------------:|:-------------:|:---------------------------------:|
|     ASIC      |      1      |      12       |       73       |       7        |      92       | [Pinout Table](./pinout_asic.md)  |
|     CW310     |      1      |      12       |       73       |       10       |      95       | [Pinout Table](./pinout_cw310.md) |
