Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/psh/tools/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fadder_4bit_structural_behav xil_defaultlib.fadder_4bit_structural xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/psh/work/basys3_exam_ubuntu24.2/basys3_exam_ubuntu24.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/psh/work/basys3_exam_ubuntu24.2/basys3_exam_ubuntu24.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder_structural
Compiling module xil_defaultlib.full_adder_structural
Compiling module xil_defaultlib.fadder_4bit_structural
Compiling module xil_defaultlib.glbl
Built simulation snapshot fadder_4bit_structural_behav
