/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az424-181
+ date
Sun Dec 11 05:18:02 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670735882
+ CACTUS_STARTTIME=1670735882
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 11 2022 (04:51:44)
Run date:          Dec 11 2022 (05:18:03+0000)
Run host:          fv-az424-181.i1gjr3zuz4qevjy1zin2gin2ih.gx.internal.cloudapp.net (pid=111043)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az424-181
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=338d4085-296f-fb48-b85f-e933bf509aea, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az424-181, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00171176 sec
      iterations=10000000... time=0.01706 sec
      iterations=100000000... time=0.169819 sec
      iterations=600000000... time=1.01988 sec
      iterations=600000000... time=1.04155 sec
      result: -55.3579 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361464 sec
      iterations=10000000... time=0.0361155 sec
      iterations=100000000... time=0.361693 sec
      iterations=300000000... time=1.08681 sec
      result: 8.83316 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200348 sec
      iterations=10000000... time=0.0199207 sec
      iterations=100000000... time=0.199613 sec
      iterations=600000000... time=1.19595 sec
      result: 8.02712 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000202807 sec
      iterations=10000... time=0.00201658 sec
      iterations=100000... time=0.0201023 sec
      iterations=1000000... time=0.200983 sec
      iterations=5000000... time=1.00579 sec
      result: 2.01158 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000599923 sec
      iterations=10000... time=0.00579532 sec
      iterations=100000... time=0.0571856 sec
      iterations=1000000... time=0.572582 sec
      iterations=2000000... time=1.1463 sec
      result: 5.73152 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.4402e-05 sec
      iterations=1000... time=0.000540721 sec
      iterations=10000... time=0.00542321 sec
      iterations=100000... time=0.054159 sec
      iterations=1000000... time=0.541732 sec
      iterations=2000000... time=1.08976 sec
      result: 67.6554 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.3501e-05 sec
      iterations=10... time=0.000213508 sec
      iterations=100... time=0.00220068 sec
      iterations=1000... time=0.0214368 sec
      iterations=10000... time=0.213177 sec
      iterations=50000... time=1.0638 sec
      result: 46.2043 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.2701e-05 sec
      iterations=100000... time=0.000321512 sec
      iterations=1000000... time=0.00322032 sec
      iterations=10000000... time=0.0322248 sec
      iterations=100000000... time=0.321724 sec
      iterations=300000000... time=0.965571 sec
      iterations=600000000... time=1.93113 sec
      result: 0.402318 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.8001e-05 sec
      iterations=10000... time=0.000158606 sec
      iterations=100000... time=0.00176887 sec
      iterations=1000000... time=0.0181334 sec
      iterations=10000000... time=0.181566 sec
      iterations=60000000... time=1.09265 sec
      result: 2.27636 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7.00001e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.5301e-05 sec
      iterations=1000... time=0.000248609 sec
      iterations=10000... time=0.0024917 sec
      iterations=100000... time=0.0248767 sec
      iterations=1000000... time=0.248911 sec
      iterations=4000000... time=0.996074 sec
      iterations=8000000... time=1.99352 sec
      result: 147.935 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.8202e-05 sec
      iterations=10... time=0.000205208 sec
      iterations=100... time=0.00202298 sec
      iterations=1000... time=0.0202327 sec
      iterations=10000... time=0.202756 sec
      iterations=50000... time=1.01601 sec
      result: 48.3775 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.33e-05 sec
      iterations=10... time=0.000131605 sec
      iterations=100... time=0.00131655 sec
      iterations=1000... time=0.0131763 sec
      iterations=10000... time=0.131711 sec
      iterations=80000... time=1.06061 sec
      result: 0.165716 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000410516 sec
      iterations=10... time=0.00232579 sec
      iterations=100... time=0.0227366 sec
      iterations=1000... time=0.225816 sec
      iterations=5000... time=1.1281 sec
      result: 0.262916 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0485547 sec
      iterations=10... time=0.494925 sec
      iterations=20... time=0.988376 sec
      iterations=40... time=1.98271 sec
      result: 0.0474631 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00170631 sec
      iterations=10000000... time=0.0169991 sec
      iterations=100000000... time=0.169996 sec
      iterations=600000000... time=1.02575 sec
      iterations=600000000... time=1.04063 sec
      result: -80.6689 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00363604 sec
      iterations=10000000... time=0.0362028 sec
      iterations=100000000... time=0.427842 sec
      iterations=300000000... time=1.44669 sec
      result: 6.63582 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200178 sec
      iterations=10000000... time=0.0281555 sec
      iterations=100000000... time=0.254207 sec
      iterations=400000000... time=1.0705 sec
      result: 5.9785 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000202458 sec
      iterations=10000... time=0.00602108 sec
      iterations=100000... time=0.0282162 sec
      iterations=1000000... time=0.272237 sec
      iterations=4000000... time=1.08712 sec
      result: 2.7178 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000591523 sec
      iterations=10000... time=0.00600343 sec
      iterations=100000... time=0.0853244 sec
      iterations=1000000... time=0.762216 sec
      iterations=2000000... time=1.53411 sec
      result: 7.67055 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=5.75e-06 sec
      iterations=100... time=5.4302e-05 sec
      iterations=1000... time=0.000540771 sec
      iterations=10000... time=0.00550766 sec
      iterations=100000... time=0.0662364 sec
      iterations=1000000... time=0.725878 sec
      iterations=2000000... time=1.44468 sec
      result: 51.0342 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=3.58515e-05 sec
      iterations=10... time=0.000220408 sec
      iterations=100... time=0.00213883 sec
      iterations=1000... time=0.0323916 sec
      iterations=10000... time=0.278734 sec
      iterations=40000... time=1.13956 sec
      result: 34.5059 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.95e-06 sec
      iterations=10000... time=3.27015e-05 sec
      iterations=100000... time=0.000321462 sec
      iterations=1000000... time=0.00794605 sec
      iterations=10000000... time=0.0453522 sec
      iterations=100000000... time=0.427375 sec
      iterations=300000000... time=1.29442 sec
      result: 0.539342 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.80005e-05 sec
      iterations=10000... time=0.000182607 sec
      iterations=100000... time=0.00178532 sec
      iterations=1000000... time=0.0303515 sec
      iterations=10000000... time=0.269361 sec
      iterations=40000000... time=0.955713 sec
      iterations=80000000... time=1.92387 sec
      result: 3.00605 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.85e-06 sec
      iterations=100... time=2.4601e-05 sec
      iterations=1000... time=0.000242359 sec
      iterations=10000... time=0.00243859 sec
      iterations=100000... time=0.0384069 sec
      iterations=1000000... time=0.329262 sec
      iterations=3000000... time=0.966934 sec
      iterations=6000000... time=1.93524 sec
      result: 114.293 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=3.8001e-05 sec
      iterations=10... time=0.000208558 sec
      iterations=100... time=0.00205418 sec
      iterations=1000... time=0.0305558 sec
      iterations=10000... time=0.270863 sec
      iterations=40000... time=1.12549 sec
      result: 34.9372 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=1.29505e-05 sec
      iterations=10... time=0.000120405 sec
      iterations=100... time=0.0012201 sec
      iterations=1000... time=0.0205355 sec
      iterations=10000... time=0.15863 sec
      iterations=70000... time=1.12788 sec
      result: 0.0620631 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000617173 sec
      iterations=10... time=0.00344363 sec
      iterations=100... time=0.0454532 sec
      iterations=1000... time=0.432593 sec
      iterations=3000... time=1.26393 sec
      result: 0.0707104 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 15900.5 nsec
    MPI bandwidth: 1.97707 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Dec 11 05:18:56 UTC 2022
+ echo Done.
Done.
  Elapsed time: 53.8 s
