{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 00:53:26 2016 " "Info: Processing started: Wed Apr 06 00:53:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multiplier_4bit -c Multiplier_4bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplier_4bit -c Multiplier_4bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[8\] hex1\[0\] 17.409 ns Longest " "Info: Longest tpd from source pin \"sw\[8\]\" to destination pin \"hex1\[0\]\" is 17.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[8\] 1 PIN PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 15; PIN Node = 'sw\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[8] } "NODE_NAME" } } { "Multiplier_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/Multiplier_4bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.149 ns) 3.236 ns full_adder_4bit:adder1\|carry\[2\]~0 2 COMB LCCOMB_X9_Y15_N30 1 " "Info: 2: + IC(2.088 ns) + CELL(0.149 ns) = 3.236 ns; Loc. = LCCOMB_X9_Y15_N30; Fanout = 1; COMB Node = 'full_adder_4bit:adder1\|carry\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { sw[8] full_adder_4bit:adder1|carry[2]~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.275 ns) 3.910 ns full_adder_4bit:adder1\|carry\[2\]~1 3 COMB LCCOMB_X9_Y15_N0 2 " "Info: 3: + IC(0.399 ns) + CELL(0.275 ns) = 3.910 ns; Loc. = LCCOMB_X9_Y15_N0; Fanout = 2; COMB Node = 'full_adder_4bit:adder1\|carry\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { full_adder_4bit:adder1|carry[2]~0 full_adder_4bit:adder1|carry[2]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.275 ns) 4.627 ns full_adder_4bit:adder1\|sum\[2\] 4 COMB LCCOMB_X9_Y15_N22 2 " "Info: 4: + IC(0.442 ns) + CELL(0.275 ns) = 4.627 ns; Loc. = LCCOMB_X9_Y15_N22; Fanout = 2; COMB Node = 'full_adder_4bit:adder1\|sum\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { full_adder_4bit:adder1|carry[2]~1 full_adder_4bit:adder1|sum[2] } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.438 ns) 5.737 ns full_adder_4bit:adder2\|carry\[2\]~0 5 COMB LCCOMB_X11_Y15_N28 2 " "Info: 5: + IC(0.672 ns) + CELL(0.438 ns) = 5.737 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 2; COMB Node = 'full_adder_4bit:adder2\|carry\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { full_adder_4bit:adder1|sum[2] full_adder_4bit:adder2|carry[2]~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 6.861 ns full_adder_4bit:adder2\|sum\[2\] 6 COMB LCCOMB_X10_Y15_N28 2 " "Info: 6: + IC(0.686 ns) + CELL(0.438 ns) = 6.861 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'full_adder_4bit:adder2\|sum\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { full_adder_4bit:adder2|carry[2]~0 full_adder_4bit:adder2|sum[2] } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 7.541 ns full_adder_4bit:adder3\|carry\[2\]~0 7 COMB LCCOMB_X10_Y15_N30 2 " "Info: 7: + IC(0.260 ns) + CELL(0.420 ns) = 7.541 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 2; COMB Node = 'full_adder_4bit:adder3\|carry\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { full_adder_4bit:adder2|sum[2] full_adder_4bit:adder3|carry[2]~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 8.222 ns full_adder_4bit:adder3\|carry\[3\]~1 8 COMB LCCOMB_X10_Y15_N8 2 " "Info: 8: + IC(0.261 ns) + CELL(0.420 ns) = 8.222 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 2; COMB Node = 'full_adder_4bit:adder3\|carry\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { full_adder_4bit:adder3|carry[2]~0 full_adder_4bit:adder3|carry[3]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.438 ns) 9.116 ns full_adder_4bit:adder3\|sum\[3\]~2 9 COMB LCCOMB_X11_Y15_N22 7 " "Info: 9: + IC(0.456 ns) + CELL(0.438 ns) = 9.116 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 7; COMB Node = 'full_adder_4bit:adder3\|sum\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { full_adder_4bit:adder3|carry[3]~1 full_adder_4bit:adder3|sum[3]~2 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/full_adder_4bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.416 ns) 9.828 ns decoder_7seg:disp1\|hex\[0\] 10 COMB LCCOMB_X11_Y15_N14 1 " "Info: 10: + IC(0.296 ns) + CELL(0.416 ns) = 9.828 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 1; COMB Node = 'decoder_7seg:disp1\|hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { full_adder_4bit:adder3|sum[3]~2 decoder_7seg:disp1|hex[0] } "NODE_NAME" } } { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/decoder_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(2.789 ns) 17.409 ns hex1\[0\] 11 PIN PIN_V20 0 " "Info: 11: + IC(4.792 ns) + CELL(2.789 ns) = 17.409 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'hex1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.581 ns" { decoder_7seg:disp1|hex[0] hex1[0] } "NODE_NAME" } } { "Multiplier_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Multiplier 4bit/Multiplier_4bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.057 ns ( 40.54 % ) " "Info: Total cell delay = 7.057 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.352 ns ( 59.46 % ) " "Info: Total interconnect delay = 10.352 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.409 ns" { sw[8] full_adder_4bit:adder1|carry[2]~0 full_adder_4bit:adder1|carry[2]~1 full_adder_4bit:adder1|sum[2] full_adder_4bit:adder2|carry[2]~0 full_adder_4bit:adder2|sum[2] full_adder_4bit:adder3|carry[2]~0 full_adder_4bit:adder3|carry[3]~1 full_adder_4bit:adder3|sum[3]~2 decoder_7seg:disp1|hex[0] hex1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.409 ns" { sw[8] {} sw[8]~combout {} full_adder_4bit:adder1|carry[2]~0 {} full_adder_4bit:adder1|carry[2]~1 {} full_adder_4bit:adder1|sum[2] {} full_adder_4bit:adder2|carry[2]~0 {} full_adder_4bit:adder2|sum[2] {} full_adder_4bit:adder3|carry[2]~0 {} full_adder_4bit:adder3|carry[3]~1 {} full_adder_4bit:adder3|sum[3]~2 {} decoder_7seg:disp1|hex[0] {} hex1[0] {} } { 0.000ns 0.000ns 2.088ns 0.399ns 0.442ns 0.672ns 0.686ns 0.260ns 0.261ns 0.456ns 0.296ns 4.792ns } { 0.000ns 0.999ns 0.149ns 0.275ns 0.275ns 0.438ns 0.438ns 0.420ns 0.420ns 0.438ns 0.416ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 00:53:26 2016 " "Info: Processing ended: Wed Apr 06 00:53:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
