Package: iverilog-snapshot
Version: 20140801
Revision: 1
Source: ftp://ftp.icarus.com/pub/eda/verilog/snapshots/verilog-%v.tar.gz
Source-MD5: dc2a16ee7fe79d6b565787a17acd97fd

Depends: readline6-shlibs, bzip2-shlibs
Provides: verilog
Conflicts: iverilog
Replaces:  iverilog

BuildDepends: fink (>= 0.30.0), flex-devel, gperf, readline6, libncurses5, bison (>= 2.0), bzip2-dev

# Bug list:
#
# Needs testing/patch:
#   * math.c shift overflow

DocFiles: <<
  BUGS.txt COPYING QUICK_START.txt README.txt
  attributes.txt cadpli/cadpli.txt glossary.txt ieee1364-notes.txt
  ivl_target.txt ivlpp/ivlpp.txt lpm.txt macosx.txt
  netlist.txt swift.txt t-dll.txt 
  tgt-fpga/fpga.txt tgt-vvp/README.txt:README.tgt-vvp.txt va_math.txt vpi.txt
  vvp/README.txt:README.vvp.txt vvp/debug.txt vvp/opcodes.txt
  vvp/vpi.txt:vpi-within-vvp.txt vvp/vthread.txt
  xilinx-hint.txt
<<

# DocFiles found with: 'find . -name "*.txt"'
# Additional DocFiles: COPYING
#    Ignored DocFiles: INSTALL cygwin.txt mingw.txt solaris/*

ConfigureParams: --mandir=%p/share/man

CompileScript: <<
#! /bin/sh -ev

export PATH="%p/lib/flex/bin:$PATH"
export CXXFLAGS="-I%p/lib/flex/include $CXXFLAGS"
export LDFLAGS="-L%P/lib/flex/lib"

### For G3/G4:
PPC_OPT="-O3 -mcpu=750 -mtune=7400"

### For G4:
# PPC_OPT="-O3 -mcpu=7400"

### For G5: (untested)
# PPC_OPT="-O3 -mcpu=G5"

DFLT_OPT="-O3"

case "%m" in
    powerpc) CFLAGS="$CFLAGS $PPC_OPT" CXXFLAGS="$CXXFLAGS $PPC_OPT" ./configure %c ;;
    *)       CFLAGS="$CFLAGS $DFLT_OPT" CXXFLAGS="$CXXFLAGS $DFLT_OPT" ./configure %c ;;
esac

gcc --version
g++ --version

make
<<

InstallScript: <<
  make install prefix=%i mandir=%i/share/man
  install -d -m 755 %i/share/doc/%n/examples/vvp
  install -c -p -m 644 examples/* %i/share/doc/%n/examples
  install -c -p -m 644 vvp/examples/* %i/share/doc/%n/examples/vvp
  ranlib %i/lib/lib*.a
<<

Description: Icarus Verilog (development snapshot)

DescDetail: <<
Icarus Verilog is a Verilog compiler that generates a variety of
engineering formats, including XNF and EDIF netlists for synthesis,
and waveform files from simulation. It strives to be true to the
IEEE-1364 standard.

A testbench is available at http://sourceforge.net/projects/ivtest .

This package is a development snapshot. If you would like the latest tested
release, please use the iverilog package.
<<

DescPort: <<
Instructions from macos.txt were followed, adapting them for the
Fink way of doing things.
<<

DescPackaging: <<
SetCXXFLAGS is used because CPPFLAGS does not appear to be honored (this
problem manifests itself as an inability to find readline/readline.h).
<<

License: GPL
Homepage: http://www.icarus.com/eda/verilog/
Maintainer: Charles Lepple <clepple+fink@ghz.cc>
