[{"caption": "<span style=\"font-size:14px;font-family:宋体;\">数字频率计采用</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">4</span><span style=\"font-size:14px;font-family:宋体;\">个数字的</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">BCD</span><span style=\"font-size:14px;font-family:宋体;\">码计数器，若采样时间</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">0.01s, </span><span style=\"font-size:14px;font-family:宋体;\">那么它能够测量的最大频率是多少</span>", "answer": "<spanstyle=\"font-size:14px;font-family:'Calibri','sans-serif';\">999.9KHz</span>", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">在对数字钟计时、校时模块进行仿真时，设秒信号的周期为</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">10ns</span><span style=\"font-size:14px;font-family:宋体;\">，若要观察</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">24</span><span style=\"font-size:14px;font-family:宋体;\">时制计数是否正确，那么在复位信号无效，计时使能信号有效的情况下，仿真需运行多长时间</span>", "answer": "<spanclass=\"pos\"></span>", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">已知</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">Nexys4</span><span style=\"font-size:14px;font-family:宋体;\">开发板外部时钟信号频率为</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">100MHz</span><span style=\"font-size:14px;font-family:宋体;\">，数字钟用来产生秒信号的时钟信号频率为</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">1Hz</span><span style=\"font-size:14px;font-family:宋体;\">，若采用计数器对</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">100MHz</span><span style=\"font-size:14px;font-family:宋体;\">的外部时钟分频得到</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">1Hz</span><span style=\"font-size:14px;font-family:宋体;\">的秒信号，请问该计数器至少需要多少位</span>", "answer": "27<br/>", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">数字频率计设计示例中的测频计数模块共有多少个状态</span>", "answer": "3<br/>", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">采用</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">ChipScope ILA IP</span><span style=\"font-size: 14px;font-family:宋体;\">核观测计时、校时模块的分钟计数规律，触发时钟信号选择频率为</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">1Hz</span><span style=\"font-size:14px;font-family:宋体;\">的秒信号，若需通过</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">ChipScope Analyzer</span><span style=\"font-size: 14px;font-family:宋体;\">的窗口采集一次数据，完整地观测到分钟的计数规律，那么数据采集深度应该选择</span>", "answer": "<spanstyle=\"font-size:14px;font-family:'Calibri','sans-serif';\">4096</span>,<spanclass=\"pos\"></span>,", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">Verilog </span><span style=\"font-size:14px;font-family:宋体;color:black;\">语言中对同一子模块实例化时模块端口可以既采用位置关联，也采用名称关联两种不同的方法混用</span>", "answer": "wrong", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">为减小频率计的测频误差，测频计数时间越短越好</span>", "answer": "wrong", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">数字频率计中的</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">BCD</span><span style=\"font-size:14px;font-family:宋体;\">计数器模块的三个工作状态：清零、计数、和锁存状态中的锁存状态主要起什么作用</span>", "answer": "<spanstyle=\"font-size:14px;font-family:宋体;\">保持计数器的计数输出不变，以便显示模块载入显示</span>", "analysis": ""}]