{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764370154854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764370154857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 23:49:14 2025 " "Processing started: Fri Nov 28 23:49:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764370154857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370154857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsoc_lab -c fsoc_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsoc_lab -c fsoc_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370154857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764370155255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764370155256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/base_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/base_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys " "Found entity 1: base_sys" {  } { { "base_sys/synthesis/base_sys.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "base_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_irq_mapper " "Found entity 1: base_sys_irq_mapper" {  } { { "base_sys/synthesis/submodules/base_sys_irq_mapper.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0 " "Found entity 1: base_sys_mm_interconnect_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160840 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160849 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_009_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_009_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160853 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_009 " "Found entity 2: base_sys_mm_interconnect_0_router_009" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_004_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160854 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_004 " "Found entity 2: base_sys_mm_interconnect_0_router_004" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_002_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160854 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_002 " "Found entity 2: base_sys_mm_interconnect_0_router_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160856 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_001 " "Found entity 2: base_sys_mm_interconnect_0_router_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764370160857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160858 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router " "Found entity 2: base_sys_mm_interconnect_0_router" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_timer " "Found entity 1: base_sys_sys_timer" {  } { { "base_sys/synthesis/submodules/base_sys_sys_timer.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_out " "Found entity 1: base_sys_sys_pio_out" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_out.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_in " "Found entity 1: base_sys_sys_pio_in" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_in.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_mem " "Found entity 1: base_sys_sys_mem" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_jtag_uart_sim_scfifo_w " "Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160870 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_sys_jtag_uart_scfifo_w " "Found entity 2: base_sys_sys_jtag_uart_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160870 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_sys_jtag_uart_sim_scfifo_r " "Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160870 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_sys_jtag_uart_scfifo_r " "Found entity 4: base_sys_sys_jtag_uart_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160870 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_sys_jtag_uart " "Found entity 5: base_sys_sys_jtag_uart" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_id " "Found entity 1: base_sys_sys_id" {  } { { "base_sys/synthesis/submodules/base_sys_sys_id.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu " "Found entity 1: base_sys_nios2_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370160874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370160874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_ic_data_module " "Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_nios2_cpu_cpu_ic_tag_module " "Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_nios2_cpu_cpu_bht_module " "Found entity 3: base_sys_nios2_cpu_cpu_bht_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_sys_nios2_cpu_cpu_dc_tag_module " "Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_sys_nios2_cpu_cpu_dc_data_module " "Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_sys_nios2_cpu_cpu_dc_victim_module " "Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_sys_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_sys_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_sys_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_sys_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_sys_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_sys_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_sys_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_sys_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_sys_nios2_cpu_cpu_nios2_oci " "Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""} { "Info" "ISGN_ENTITY_NAME" "27 base_sys_nios2_cpu_cpu " "Found entity 27: base_sys_nios2_cpu_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_mult_cell " "Found entity 1: base_sys_nios2_cpu_cpu_mult_cell" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_test_bench " "Found entity 1: base_sys_nios2_cpu_cpu_test_bench" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsoc_lab.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsoc_lab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsoc_lab " "Found entity 1: fsoc_lab" {  } { { "fsoc_lab.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsoc_lab " "Elaborating entity \"fsoc_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764370161401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys base_sys:u0 " "Elaborating entity \"base_sys\" for hierarchy \"base_sys:u0\"" {  } { { "fsoc_lab.sv" "u0" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu " "Elaborating entity \"base_sys_nios2_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\"" {  } { { "base_sys/synthesis/base_sys.v" "nios2_cpu" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu " "Elaborating entity \"base_sys_nios2_cpu_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "cpu" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_test_bench base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench " "Elaborating entity \"base_sys_nios2_cpu_cpu_test_bench\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_test_bench" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_data" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_tag" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkc1 " "Found entity 1: altsyncram_tkc1" {  } { { "db/altsyncram_tkc1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_tkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated " "Elaborating entity \"altsyncram_tkc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_bht_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht " "Elaborating entity \"base_sys_nios2_cpu_cpu_bht_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_bht" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_a_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_a" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370161989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370161989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370161990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_b_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_b" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_mult_cell base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell " "Elaborating entity \"base_sys_nios2_cpu_cpu_mult_cell\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_mult_cell" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370162074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370162074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_tag" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqb1 " "Found entity 1: altsyncram_nqb1" {  } { { "db/altsyncram_nqb1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_nqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370162937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370162937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated " "Elaborating entity \"altsyncram_nqb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_data" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370162973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370163006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370163006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_victim_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_victim" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370163079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370163079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_debug base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_debug" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_break base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_break" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_xbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_itrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dtrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_td_mode base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_pib base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_pib" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_im base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_im" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_avalon_reg base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_avalon_reg" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_ocimem base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_ocimem" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ociram_sp_ram_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"base_sys_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ociram_sp_ram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370163722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370163722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_wrapper base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_debug_slave_wrapper" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_tck base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_tck" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_sysclk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_sysclk" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "base_sys_nios2_cpu_cpu_debug_slave_phy" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370163810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_id base_sys:u0\|base_sys_sys_id:sys_id " "Elaborating entity \"base_sys_sys_id\" for hierarchy \"base_sys:u0\|base_sys_sys_id:sys_id\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_id" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart " "Elaborating entity \"base_sys_sys_jtag_uart\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_jtag_uart" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_w base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_w\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_w" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "wfifo" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164348 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764370164348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_r base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_r\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_r" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "base_sys_sys_jtag_uart_alt_jtag_atlantic" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164689 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764370164689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_mem base_sys:u0\|base_sys_sys_mem:sys_mem " "Elaborating entity \"base_sys_sys_mem\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_mem" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "the_altsyncram" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10000 " "Parameter \"numwords_b\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370164739 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764370164739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2v1 " "Found entity 1: altsyncram_t2v1" {  } { { "db/altsyncram_t2v1.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2v1 base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated " "Elaborating entity \"altsyncram_t2v1\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_t2v1.tdf" "decode2" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370164842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370164842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4 " "Elaborating entity \"mux_63b\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4\"" {  } { { "db/altsyncram_t2v1.tdf" "mux4" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_in base_sys:u0\|base_sys_sys_pio_in:sys_pio_in " "Elaborating entity \"base_sys_sys_pio_in\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_in:sys_pio_in\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_in" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_out base_sys:u0\|base_sys_sys_pio_out:sys_pio_out " "Elaborating entity \"base_sys_sys_pio_out\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_out:sys_pio_out\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_out" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_timer base_sys:u0\|base_sys_sys_timer:sys_timer " "Elaborating entity \"base_sys_sys_timer\" for hierarchy \"base_sys:u0\|base_sys_sys_timer:sys_timer\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_timer" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_sys_mm_interconnect_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "base_sys/synthesis/base_sys.v" "mm_interconnect_0" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370164996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_mem_s1_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_out_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_pio_out_s1_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router " "Elaborating entity \"base_sys_mm_interconnect_0_router\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_sys_mm_interconnect_0_router_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_001" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_sys_mm_interconnect_0_router_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_002" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"base_sys_mm_interconnect_0_router_004\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_004" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"base_sys_mm_interconnect_0_router_009\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_009" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux_002" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_irq_mapper base_sys:u0\|base_sys_irq_mapper:irq_mapper " "Elaborating entity \"base_sys_irq_mapper\" for hierarchy \"base_sys:u0\|base_sys_irq_mapper:irq_mapper\"" {  } { { "base_sys/synthesis/base_sys.v" "irq_mapper" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "base_sys/synthesis/base_sys.v" "rst_controller" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370165309 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_sys_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1764370165896 "|fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764370166327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.28.23:49:28 Progress: Loading sld73123b06/alt_sld_fab_wrapper_hw.tcl " "2025.11.28.23:49:28 Progress: Loading sld73123b06/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370168524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370170070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370170210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370172480 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764370173195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73123b06/alt_sld_fab.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173636 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370173697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370173697 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1764370175058 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1764370175058 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764370176363 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764370176363 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764370176363 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764370176363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370176403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176403 ""}  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764370176403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370176430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370176430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370176442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764370176442 ""}  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764370176442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764370176467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370176467 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1764370177012 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1764370177012 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1764370177041 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1764370177041 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1764370177041 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1764370177041 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1764370177041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764370177051 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7658 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 398 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 4045 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5910 -1 0 } } { "base_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_timer.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v" 167 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764370177145 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764370177145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370178238 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764370179784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370179946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg " "Generated suppressed messages file U:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370180491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764370182718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764370182718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "fsoc_lab.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764370182983 "|fsoc_lab|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764370182983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4344 " "Implemented 4344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764370182983 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764370182983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4026 " "Implemented 4026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764370182983 ""} { "Info" "ICUT_CUT_TM_RAMS" "295 " "Implemented 295 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764370182983 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764370182983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764370182983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764370183045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 23:49:43 2025 " "Processing ended: Fri Nov 28 23:49:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764370183045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764370183045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764370183045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764370183045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764370184029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764370184035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 23:49:43 2025 " "Processing started: Fri Nov 28 23:49:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764370184035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764370184035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fsoc_lab -c fsoc_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fsoc_lab -c fsoc_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764370184035 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764370184083 ""}
{ "Info" "0" "" "Project  = fsoc_lab" {  } {  } 0 0 "Project  = fsoc_lab" 0 0 "Fitter" 0 0 1764370184083 ""}
{ "Info" "0" "" "Revision = fsoc_lab" {  } {  } 0 0 "Revision = fsoc_lab" 0 0 "Fitter" 0 0 1764370184083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764370184198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764370184198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsoc_lab 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"fsoc_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764370184232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764370184262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764370184262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764370184435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764370184440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764370184645 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764370184652 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764370184652 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764370184652 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764370184652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764370184653 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764370184896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370185644 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1764370185644 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764370185701 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764370185708 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764370185739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1764370185739 "|fsoc_lab|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764370185739 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1764370185739 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370185778 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370185778 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370185778 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1764370185778 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1764370185778 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764370185778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764370185778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764370185778 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764370185778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186060 ""}  } { { "fsoc_lab.sv" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 14530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186060 ""}  } { { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 13752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 13998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764370186060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764370186060 ""}  } { { "pzdyqx.vhd" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 13837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186060 ""}  } { { "pzdyqx.vhd" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 13859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "u:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764370186062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764370186062 ""}  } { { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 4630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_sys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node base_sys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 4630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764370186062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_sys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node base_sys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 5213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764370186062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764370186062 ""}  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_sys:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node base_sys:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764370186062 ""}  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 0 { 0 ""} 0 7299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764370186062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764370186620 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764370186623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764370186623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764370186628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764370186634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764370186639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764370186717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764370186721 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764370186721 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764370186721 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1764370186721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764370186721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764370187026 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764370187032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764370188396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764370188802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764370188841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764370189943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764370189943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764370190625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "U:/intelFPGA_lite/18.1/projects/fsoc_lab/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764370192099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764370192099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764370192457 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1764370192457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764370192457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764370192459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764370192661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764370192688 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1764370192688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764370193288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764370193290 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1764370193290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764370193863 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764370194552 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764370194991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.fit.smsg " "Generated suppressed messages file U:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764370195193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6743 " "Peak virtual memory: 6743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764370195991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 23:49:55 2025 " "Processing ended: Fri Nov 28 23:49:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764370195991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764370195991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764370195991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764370195991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764370196864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764370196868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 23:49:56 2025 " "Processing started: Fri Nov 28 23:49:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764370196868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764370196868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fsoc_lab -c fsoc_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fsoc_lab -c fsoc_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764370196868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764370197142 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764370198718 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764370198802 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1764370198812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764370199084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 23:49:59 2025 " "Processing ended: Fri Nov 28 23:49:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764370199084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764370199084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764370199084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764370199084 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764370199689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764370200008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764370200012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 23:49:59 2025 " "Processing started: Fri Nov 28 23:49:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764370200012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764370200012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fsoc_lab -c fsoc_lab " "Command: quartus_sta fsoc_lab -c fsoc_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764370200012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764370200061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764370200291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764370200291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764370200668 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1764370200668 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764370200708 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764370200714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764370200733 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764370200733 "|fsoc_lab|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764370200734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764370200734 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370200758 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370200758 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370200758 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764370200758 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764370200758 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764370200765 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1764370200771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.166 " "Worst-case setup slack is 45.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.166               0.000 altera_reserved_tck  " "   45.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.858 " "Worst-case recovery slack is 47.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.858               0.000 altera_reserved_tck  " "   47.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.857 " "Worst-case removal slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 altera_reserved_tck  " "    0.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370200778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370200778 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.075 ns " "Worst Case Available Settling Time: 197.075 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370200790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764370200790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764370200791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764370200813 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1764370200813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764370201417 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764370201545 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764370201545 "|fsoc_lab|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764370201545 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764370201545 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201547 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201547 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201547 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764370201547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.623 " "Worst-case setup slack is 45.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.623               0.000 altera_reserved_tck  " "   45.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.056 " "Worst-case recovery slack is 48.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.056               0.000 altera_reserved_tck  " "   48.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.785 " "Worst-case removal slack is 0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 altera_reserved_tck  " "    0.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.602 " "Worst-case minimum pulse width slack is 49.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.602               0.000 altera_reserved_tck  " "   49.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.325 ns " "Worst Case Available Settling Time: 197.325 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201572 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764370201572 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764370201574 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|W_debug_mode is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764370201698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764370201698 "|fsoc_lab|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764370201698 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764370201698 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764370201700 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764370201700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.891 " "Worst-case setup slack is 47.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.891               0.000 altera_reserved_tck  " "   47.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.175 " "Worst-case recovery slack is 49.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.175               0.000 altera_reserved_tck  " "   49.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764370201710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764370201710 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.666 ns " "Worst Case Available Settling Time: 198.666 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764370201725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764370201725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764370202259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764370202260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764370202309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 23:50:02 2025 " "Processing ended: Fri Nov 28 23:50:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764370202309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764370202309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764370202309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764370202309 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764370202968 ""}
