5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd generate6.vcd -o generate6.cdd -v generate6.v
3 0 main main generate6.v 1 23
3 1 main.U[0] main.U[0] generate6.v 6 13
2 1 8 d0011 2 3d 2100a 0 0 1 0 2 V
1 i 0 0 80009 32 0 0 0 0 0 0 0 0 0
1 a 0 7 3000f 2 16 a
4 1 0 0
3 1 main.U[0].V main.U[0].V generate6.v 8 12
2 2 9 110014 1 0 20004 0 0 2 1 0
2 3 9 d000d 0 1 400 0 0 a
2 4 9 d0014 1 37 11006 2 3
2 5 10 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 10 e000f 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 7 10 d000f 2 2c 2000a 5 6 32 0 aa aa aa aa aa aa aa aa
2 8 11 110011 1 1 4 0 0 i
2 9 11 d000d 0 1 400 0 0 a
2 10 11 d0011 1 37 6 8 9
4 10 0 0
4 7 10 0
4 4 7 7
3 1 main.U[2] main.U[2] generate6.v 6 13
2 11 8 d0011 2 3d 2100a 0 0 1 0 2 V
1 i 0 0 80009 32 0 204 0 0 0 0 0 0 0
1 a 0 7 3000f 2 16 20a
4 11 0 0
3 1 main.U[2].V main.U[2].V generate6.v 8 12
2 12 9 110014 1 0 20004 0 0 2 1 0
2 13 9 d000d 0 1 400 0 0 a
2 14 9 d0014 1 37 11006 12 13
2 15 10 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 16 10 e000f 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 17 10 d000f 2 2c 2000a 15 16 32 0 aa aa aa aa aa aa aa aa
2 18 11 110011 1 1 8 0 0 i
2 19 11 d000d 0 1 400 0 0 a
2 20 11 d0011 1 37 a 18 19
4 20 0 0
4 17 20 0
4 14 17 17
