Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 25 10:49:40 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp3player_timing_summary_routed.rpt -rpx mp3player_timing_summary_routed.rpx
| Design       : mp3player
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.720        0.000                      0                   86        0.159        0.000                      0                   86        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.720        0.000                      0                   86        0.159        0.000                      0                   86        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.952ns (22.400%)  route 3.298ns (77.600%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.907     9.215    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.339 r  Igestion_freq/compteur_perception[15]_i_1/O
                         net (fo=1, routed)           0.000     9.339    Igestion_freq/compteur_perception[15]
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[15]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.031    15.058    Igestion_freq/compteur_perception_reg[15]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 Icpt_1_599/compteur_599_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_599/compteur_599_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.856ns (21.629%)  route 3.102ns (78.371%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.723     5.082    Icpt_1_599/CLK
    SLICE_X87Y67         FDRE                                         r  Icpt_1_599/compteur_599_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  Icpt_1_599/compteur_599_reg[6]/Q
                         net (fo=17, routed)          1.331     6.869    Icpt_1_599/Q[6]
    SLICE_X85Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.993 f  Icpt_1_599/compteur_599[2]_i_3/O
                         net (fo=1, routed)           0.433     7.426    Icpt_1_599/compteur_599[2]_i_3_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.550 r  Icpt_1_599/compteur_599[2]_i_2/O
                         net (fo=3, routed)           0.832     8.382    Icpt_1_599/compteur_599[2]_i_2_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I0_O)        0.152     8.534 r  Icpt_1_599/compteur_599[2]_i_1/O
                         net (fo=1, routed)           0.506     9.039    Icpt_1_599/p_2_in[2]
    SLICE_X87Y66         FDRE                                         r  Icpt_1_599/compteur_599_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605    14.791    Icpt_1_599/CLK
    SLICE_X87Y66         FDRE                                         r  Icpt_1_599/compteur_599_reg[2]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)       -0.255    14.768    Icpt_1_599/compteur_599_reg[2]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.980ns (22.908%)  route 3.298ns (77.092%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.907     9.215    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y61         LUT2 (Prop_lut2_I1_O)        0.152     9.367 r  Igestion_freq/compteur_perception[9]_i_1/O
                         net (fo=1, routed)           0.000     9.367    Igestion_freq/compteur_perception[9]
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[9]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.075    15.102    Igestion_freq/compteur_perception_reg[9]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/CE_PERCEPTION_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.190%)  route 3.273ns (79.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 r  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 r  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.882     9.190    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y64         FDRE                                         r  Igestion_freq/CE_PERCEPTION_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.607    14.793    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y64         FDRE                                         r  Igestion_freq/CE_PERCEPTION_reg/C
                         clock pessimism              0.268    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)       -0.067    14.958    Igestion_freq/CE_PERCEPTION_reg
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.796ns (21.151%)  route 2.967ns (78.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.725     5.084    Ifsm_mp3/CLOCK_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=15, routed)          1.575     7.176    Ifsm_mp3/curr_state[0]
    SLICE_X85Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.300 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=4, routed)           0.828     8.128    Icpt_1_9/memoire_reg
    SLICE_X85Y70         LUT5 (Prop_lut5_I2_O)        0.154     8.282 r  Icpt_1_9/compteur[3]_i_2/O
                         net (fo=1, routed)           0.565     8.847    Icpt_1_9/compteur[3]_i_2_n_0
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.599    14.785    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[3]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X85Y70         FDRE (Setup_fdre_C_D)       -0.265    14.752    Icpt_1_9/compteur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.952ns (23.723%)  route 3.061ns (76.277%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.670     8.978    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.102 r  Igestion_freq/compteur_perception[11]_i_1/O
                         net (fo=1, routed)           0.000     9.102    Igestion_freq/compteur_perception[11]
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[11]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.029    15.056    Igestion_freq/compteur_perception_reg[11]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.946ns (23.608%)  route 3.061ns (76.392%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.670     8.978    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y61         LUT2 (Prop_lut2_I1_O)        0.118     9.096 r  Igestion_freq/compteur_perception[13]_i_1/O
                         net (fo=1, routed)           0.000     9.096    Igestion_freq/compteur_perception[13]
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[13]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.075    15.102    Igestion_freq/compteur_perception_reg[13]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.952ns (24.192%)  route 2.983ns (75.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.592     8.900    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X87Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.024 r  Igestion_freq/compteur_perception[12]_i_1/O
                         net (fo=1, routed)           0.000     9.024    Igestion_freq/compteur_perception[12]
    SLICE_X87Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[12]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y61         FDRE (Setup_fdre_C_D)        0.031    15.058    Igestion_freq/compteur_perception_reg[12]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.952ns (24.217%)  route 2.979ns (75.783%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.588     8.896    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X87Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.020 r  Igestion_freq/compteur_perception[10]_i_1/O
                         net (fo=1, routed)           0.000     9.020    Igestion_freq/compteur_perception[10]
    SLICE_X87Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.609    14.795    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  Igestion_freq/compteur_perception_reg[10]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y61         FDRE (Setup_fdre_C_D)        0.029    15.056    Igestion_freq/compteur_perception_reg[10]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 Igestion_freq/compteur_perception_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.952ns (24.244%)  route 2.975ns (75.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.730     5.089    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Igestion_freq/compteur_perception_reg[4]/Q
                         net (fo=4, routed)           1.297     6.841    Igestion_freq/compteur_perception_reg_n_0_[4]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.965 f  Igestion_freq/compteur_perception[0]_i_3/O
                         net (fo=1, routed)           0.574     7.540    Igestion_freq/compteur_perception[0]_i_3_n_0
    SLICE_X89Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.664 f  Igestion_freq/compteur_perception[0]_i_2/O
                         net (fo=2, routed)           0.520     8.184    Igestion_freq/compteur_perception[0]_i_2_n_0
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.308 f  Igestion_freq/CE_PERCEPTION_i_1/O
                         net (fo=16, routed)          0.584     8.891    Igestion_freq/CE_PERCEPTION_i_1_n_0
    SLICE_X89Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.015 r  Igestion_freq/compteur_perception[6]_i_1/O
                         net (fo=1, routed)           0.000     9.015    Igestion_freq/compteur_perception[6]
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610    14.796    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  Igestion_freq/compteur_perception_reg[6]/C
                         clock pessimism              0.293    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)        0.031    15.084    Igestion_freq/compteur_perception_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Reg_B_left/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.042%)  route 0.109ns (36.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.602     1.435    Reg_B_left/CLOCK_IBUF_BUFG
    SLICE_X83Y64         FDRE                                         r  Reg_B_left/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  Reg_B_left/memoire_reg/Q
                         net (fo=2, routed)           0.109     1.685    Ifsm_mp3/memoire_3
    SLICE_X84Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.730 r  Ifsm_mp3/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    Ifsm_mp3/FSM_sequential_curr_state[2]_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.873     1.942    Ifsm_mp3/CLOCK_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.491     1.450    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.121     1.571    Ifsm_mp3/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Reg_B_center/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.602     1.435    Reg_B_center/CLOCK_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  Reg_B_center/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Reg_B_center/memoire_reg/Q
                         net (fo=3, routed)           0.109     1.686    Ifsm_mp3/memoire_1
    SLICE_X84Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  Ifsm_mp3/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Ifsm_mp3/FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.873     1.942    Ifsm_mp3/CLOCK_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.493     1.448    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.120     1.568    Ifsm_mp3/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Reg_B_right/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.602     1.435    Reg_B_right/CLOCK_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  Reg_B_right/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  Reg_B_right/memoire_reg/Q
                         net (fo=3, routed)           0.161     1.738    Ifsm_mp3/memoire_2
    SLICE_X84Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  Ifsm_mp3/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Ifsm_mp3/FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.873     1.942    Ifsm_mp3/CLOCK_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.493     1.448    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.121     1.569    Ifsm_mp3/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Icpt_1_599/compteur_599_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_599/compteur_599_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.928%)  route 0.179ns (49.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.602     1.435    Icpt_1_599/CLK
    SLICE_X87Y66         FDRE                                         r  Icpt_1_599/compteur_599_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Icpt_1_599/compteur_599_reg[3]/Q
                         net (fo=20, routed)          0.179     1.756    Icpt_1_599/Q[3]
    SLICE_X89Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  Icpt_1_599/compteur_599[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Icpt_1_599/p_2_in[4]
    SLICE_X89Y67         FDRE                                         r  Icpt_1_599/compteur_599_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     1.940    Icpt_1_599/CLK
    SLICE_X89Y67         FDRE                                         r  Icpt_1_599/compteur_599_reg[4]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.091     1.539    Icpt_1_599/compteur_599_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Igestion_freq/compteur_perception_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Igestion_freq/compteur_perception_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.606     1.439    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y59         FDRE                                         r  Igestion_freq/compteur_perception_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Igestion_freq/compteur_perception_reg[0]/Q
                         net (fo=3, routed)           0.168     1.749    Igestion_freq/compteur_perception_reg_n_0_[0]
    SLICE_X89Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  Igestion_freq/compteur_perception[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Igestion_freq/compteur_perception[0]
    SLICE_X89Y59         FDRE                                         r  Igestion_freq/compteur_perception_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.878     1.947    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y59         FDRE                                         r  Igestion_freq/compteur_perception_reg[0]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X89Y59         FDRE (Hold_fdre_C_D)         0.091     1.530    Igestion_freq/compteur_perception_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Icpt_1_599/compteur_599_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_599/compteur_599_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.333%)  route 0.184ns (49.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.602     1.435    Icpt_1_599/CLK
    SLICE_X87Y66         FDRE                                         r  Icpt_1_599/compteur_599_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Icpt_1_599/compteur_599_reg[3]/Q
                         net (fo=20, routed)          0.184     1.760    Icpt_1_599/Q[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  Icpt_1_599/compteur_599[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Icpt_1_599/p_2_in[5]
    SLICE_X87Y67         FDRE                                         r  Icpt_1_599/compteur_599_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     1.940    Icpt_1_599/CLK
    SLICE_X87Y67         FDRE                                         r  Icpt_1_599/compteur_599_reg[5]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.091     1.539    Icpt_1_599/compteur_599_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.430    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Icpt_1_9/compteur_reg[1]/Q
                         net (fo=11, routed)          0.191     1.763    Icpt_1_9/nb_binaire_vol[1]
    SLICE_X85Y70         LUT4 (Prop_lut4_I1_O)        0.042     1.805 r  Icpt_1_9/compteur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Icpt_1_9/compteur[2]_i_1_n_0
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     1.936    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[2]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X85Y70         FDRE (Hold_fdre_C_D)         0.107     1.537    Icpt_1_9/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.430    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Icpt_1_9/compteur_reg[1]/Q
                         net (fo=11, routed)          0.191     1.763    Icpt_1_9/nb_binaire_vol[1]
    SLICE_X85Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  Icpt_1_9/compteur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Icpt_1_9/compteur[1]_i_1_n_0
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     1.936    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X85Y70         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X85Y70         FDRE (Hold_fdre_C_D)         0.091     1.521    Icpt_1_9/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Icpt_1_599/compteur_599_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_599/compteur_599_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    Icpt_1_599/CLK
    SLICE_X85Y68         FDSE                                         r  Icpt_1_599/compteur_599_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDSE (Prop_fdse_C_Q)         0.141     1.573 f  Icpt_1_599/compteur_599_reg[0]/Q
                         net (fo=39, routed)          0.205     1.778    Icpt_1_599/Q[0]
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  Icpt_1_599/compteur_599[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Icpt_1_599/compteur_599[0]_i_1_n_0
    SLICE_X85Y68         FDSE                                         r  Icpt_1_599/compteur_599_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     1.938    Icpt_1_599/CLK
    SLICE_X85Y68         FDSE                                         r  Icpt_1_599/compteur_599_reg[0]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X85Y68         FDSE (Hold_fdse_C_D)         0.091     1.523    Icpt_1_599/compteur_599_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Igestion_freq/CE_PERCEPTION_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imod8/compteur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.192ns (45.724%)  route 0.228ns (54.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.603     1.436    Igestion_freq/CLOCK_IBUF_BUFG
    SLICE_X89Y64         FDRE                                         r  Igestion_freq/CE_PERCEPTION_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Igestion_freq/CE_PERCEPTION_reg/Q
                         net (fo=3, routed)           0.228     1.805    Imod8/C_PERC
    SLICE_X89Y70         LUT4 (Prop_lut4_I2_O)        0.051     1.856 r  Imod8/compteur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    Imod8/compteur[2]_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  Imod8/compteur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     1.937    Imod8/CLOCK_IBUF_BUFG
    SLICE_X89Y70         FDRE                                         r  Imod8/compteur_reg[2]/C
                         clock pessimism             -0.491     1.445    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.107     1.552    Imod8/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X85Y68    Icpt_1_599/compteur_599_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y66    Icpt_1_599/compteur_599_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y66    Icpt_1_599/compteur_599_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y66    Icpt_1_599/compteur_599_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y67    Icpt_1_599/compteur_599_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y67    Icpt_1_599/compteur_599_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y67    Icpt_1_599/compteur_599_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y68    Icpt_1_599/compteur_599_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y68    Icpt_1_599/compteur_599_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    Igestion_freq/CE_PERCEPTION_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    Igestion_freq/CE_PERCEPTION_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y78    Igestion_freq/compteur_affichage_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y78    Igestion_freq/compteur_affichage_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y78    Igestion_freq/compteur_affichage_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y59    Igestion_freq/compteur_perception_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    Igestion_freq/compteur_perception_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    Igestion_freq/compteur_perception_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    Igestion_freq/compteur_perception_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    Igestion_freq/compteur_perception_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Icpt_1_9/compteur_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Icpt_1_9/compteur_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Icpt_1_9/compteur_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Icpt_1_9/compteur_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    Igestion_freq/compteur_affichage_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Igestion_freq/compteur_affichage_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Igestion_freq/compteur_affichage_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Igestion_freq/compteur_affichage_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Igestion_freq/compteur_affichage_reg[23]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y68    Icpt_1_599/compteur_599_reg[0]/C



