// Seed: 3345027746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  logic [7:0] id_4, id_5, id_6, id_7;
  assign id_7 = id_4;
  module_0(
      id_3, id_2, id_3, id_3, id_3
  );
  assign id_7[1] = id_5;
  wire id_8;
endmodule
