# HDLBits Solution

HDLBits Problem Sets: https://hdlbits.01xz.net/wiki/Problem_sets <br>
A personal collection of Verilog solutions to problems from HDLBits. All Verilog files include **inline comments** (`//`) to explain the exercise and code. This helps in learning, reviewing, and sharing concepts. If you find any errors or have suggestions for improving my code, please feel free to contact me via Gmail. Thank you!

## ğŸ“ˆ Progress

| Section                             | Status          |
|-------------------------------------|-----------------|
| ğŸŸ¢ Getting Started                   | âœ… Completed     |
| ğŸ”¤ Verilog Language                  | âœ… Completed     |
| ğŸ”§ Circuits                          | âœ… Completed    |
| ğŸ“Š Verification: Reading Simulations| âœ… Completed   |
| ğŸ§ª Verification: Writing Testbenches| âœ… Completed   |
| ğŸ“ CS450                            | âœ… Completed   |

## ğŸ“© Contact
Feel free to reach out if you have any questions! <br>
âœ‰ï¸ GMAIL : kasmykas2233@gmail.com <br>
ğŸŒ HackMD : https://hackmd.io/@wui0p/S1RqsJ_fee
