// Seed: 332653358
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  id_7(
      id_1, id_2, id_1, id_6[1|1 : 1], 1
  );
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  uwire id_3 = 1;
  id_4(
      .id_0(id_2), .id_1(1), .id_2(1)
  ); module_0(
      id_3, id_3, id_1, id_3, id_3
  );
endmodule
