// Seed: 524988836
module module_0 ();
  wire id_2;
  id_3(
      .id_0(id_4), .id_1(1 >>> 1), .id_2(1), .id_3(id_4), .id_4(1)
  );
  assign module_1.id_8 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4
);
  assign id_1 = id_3;
  assign id_1 = 1;
  module_0 modCall_1 ();
  supply0 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_13 = 1;
endmodule
