###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       299126   # Number of WRITE/WRITEP commands
num_reads_done                 =       675534   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       510554   # Number of read row buffer hits
num_read_cmds                  =       675536   # Number of READ/READP commands
num_writes_done                =       299152   # Number of read requests issued
num_write_row_hits             =       227850   # Number of write row buffer hits
num_act_cmds                   =       237276   # Number of ACT commands
num_pre_cmds                   =       237248   # Number of PRE commands
num_ondemand_pres              =       213540   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9504329   # Cyles of rank active rank.0
rank_active_cycles.1           =      9279833   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       495671   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       720167   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       914995   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10785   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3866   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2315   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3197   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3655   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3564   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5918   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4386   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          780   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21236   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           52   # Write cmd latency (cycles)
write_latency[20-39]           =          704   # Write cmd latency (cycles)
write_latency[40-59]           =         1300   # Write cmd latency (cycles)
write_latency[60-79]           =         2882   # Write cmd latency (cycles)
write_latency[80-99]           =         5883   # Write cmd latency (cycles)
write_latency[100-119]         =         8620   # Write cmd latency (cycles)
write_latency[120-139]         =        11974   # Write cmd latency (cycles)
write_latency[140-159]         =        14213   # Write cmd latency (cycles)
write_latency[160-179]         =        16201   # Write cmd latency (cycles)
write_latency[180-199]         =        18108   # Write cmd latency (cycles)
write_latency[200-]            =       219189   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       260397   # Read request latency (cycles)
read_latency[40-59]            =        82007   # Read request latency (cycles)
read_latency[60-79]            =       103670   # Read request latency (cycles)
read_latency[80-99]            =        37009   # Read request latency (cycles)
read_latency[100-119]          =        27622   # Read request latency (cycles)
read_latency[120-139]          =        23908   # Read request latency (cycles)
read_latency[140-159]          =        15094   # Read request latency (cycles)
read_latency[160-179]          =        11885   # Read request latency (cycles)
read_latency[180-199]          =         9757   # Read request latency (cycles)
read_latency[200-]             =       104181   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49324e+09   # Write energy
read_energy                    =  2.72376e+09   # Read energy
act_energy                     =  6.49187e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.37922e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4568e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9307e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79062e+09   # Active standby energy rank.1
average_read_latency           =      124.233   # Average read request latency (cycles)
average_interarrival           =      10.2596   # Average request interarrival latency (cycles)
total_energy                   =  1.78758e+10   # Total energy (pJ)
average_power                  =      1787.58   # Average power (mW)
average_bandwidth              =      8.31732   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       326652   # Number of WRITE/WRITEP commands
num_reads_done                 =       701233   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       531567   # Number of read row buffer hits
num_read_cmds                  =       701234   # Number of READ/READP commands
num_writes_done                =       326683   # Number of read requests issued
num_write_row_hits             =       242180   # Number of write row buffer hits
num_act_cmds                   =       255193   # Number of ACT commands
num_pre_cmds                   =       255163   # Number of PRE commands
num_ondemand_pres              =       230210   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375746   # Cyles of rank active rank.0
rank_active_cycles.1           =      9363714   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624254   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       636286   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       968538   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10639   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3783   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2266   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3262   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3656   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3505   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6319   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3972   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          797   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21203   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           55   # Write cmd latency (cycles)
write_latency[20-39]           =          770   # Write cmd latency (cycles)
write_latency[40-59]           =         1341   # Write cmd latency (cycles)
write_latency[60-79]           =         3103   # Write cmd latency (cycles)
write_latency[80-99]           =         6251   # Write cmd latency (cycles)
write_latency[100-119]         =         9266   # Write cmd latency (cycles)
write_latency[120-139]         =        13147   # Write cmd latency (cycles)
write_latency[140-159]         =        16136   # Write cmd latency (cycles)
write_latency[160-179]         =        18889   # Write cmd latency (cycles)
write_latency[180-199]         =        21140   # Write cmd latency (cycles)
write_latency[200-]            =       236554   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       255362   # Read request latency (cycles)
read_latency[40-59]            =        91091   # Read request latency (cycles)
read_latency[60-79]            =       112296   # Read request latency (cycles)
read_latency[80-99]            =        40492   # Read request latency (cycles)
read_latency[100-119]          =        29285   # Read request latency (cycles)
read_latency[120-139]          =        24355   # Read request latency (cycles)
read_latency[140-159]          =        15731   # Read request latency (cycles)
read_latency[160-179]          =        12613   # Read request latency (cycles)
read_latency[180-199]          =        10203   # Read request latency (cycles)
read_latency[200-]             =       109800   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.63065e+09   # Write energy
read_energy                    =  2.82738e+09   # Read energy
act_energy                     =  6.98208e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99642e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.05417e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85047e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84296e+09   # Active standby energy rank.1
average_read_latency           =      123.864   # Average read request latency (cycles)
average_interarrival           =      9.72819   # Average request interarrival latency (cycles)
total_energy                   =  1.81594e+10   # Total energy (pJ)
average_power                  =      1815.94   # Average power (mW)
average_bandwidth              =      8.77155   # Average bandwidth
