module i_Phy_int(
input             Rx_er_dl1           ,
input   [2:0]   Speed               ,
input          MCrs_dv             ,       
input             Col_dl1             ,
input             Crs_dl1             ,
input             Tx_en               ,
input           Crs                 ,
input             Tx_odd_data_ptr     ,  
input             Rx_odd_data_ptr     ,
input     [7:0]   Rxd_dl1             ,
input             MTxEn_dl1           ,
input   [7:0]   MTxD                ,
input           MAC_tx_clk          ,
input           MTxEn               ,   
input          Tx_er               ,
input     [7:0]   Rxd_dl2             ,
input     [7:0]   MRxD                ,
input             Rx_dv_dl1           ,
input          MCRS                ,
input           Col                 ,
input           MAC_rx_clk          ,
input   [7:0]   Rxd                 ,
input           Rx_dv               ,
input           Line_loop_en        ,
input           Rx_er               ,
input           Reset               ,
input             Rx_dv_dl2           ,
input          MRxErr              ,       
input     [7:0]   Txd                 ,
input     [7:0]   MTxD_dl1            
);

assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (Tx_en) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (MTxEn) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (MCrs_dv) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 3)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_er) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (MRxErr) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (MRxErr) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_er) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 2)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 2)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Col) |-> Col);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Col_dl1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Col_dl1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 2)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Line_loop_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (Crs_dl1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Crs_dl1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Crs) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Crs) |-> Crs);
assert property(@(posedge MAC_rx_clk) (MCRS) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (MCRS) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Crs_dl1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Crs) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (MCRS) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 1)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 1)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Tx_en) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!Tx_en) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Tx_en) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_dv) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 8)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 6)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 6)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 5)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 5)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 2)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 2)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 1)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 1)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 58)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 182) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 191)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 65)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 129)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 65)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 65)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 65) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 59) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 209) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 99) && (Rxd_dl1 <= 161)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 62)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 62)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 210) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 210) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 6)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 3)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 179)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 62) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 61) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 58)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 9) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 215) && (Rxd <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 215) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 215) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 215) && (Rxd <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 215) && (Rxd_dl1 <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 64) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 64) && (Rxd_dl1 <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 64) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 215) && (Rxd_dl1 <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 215) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 215) && (Rxd <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 215) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 215) && (Rxd <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 48)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 48)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 48)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 176) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 176) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 129)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 211) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 211) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 166) && (Rxd_dl1 <= 209) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 166) && (Rxd <= 209) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 48) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 129)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 207)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 207)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 207)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 207)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 207)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 112) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 6) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 219) && (Rxd_dl1 <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 219) && (Rxd <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 175)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 175)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 38)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 8) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 8) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 176)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 207) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 84)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 214)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 214)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 44) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 78)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 8) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 255)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 214)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 214)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 214)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 168)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed == 7)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 7)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 180) && (Rxd_dl1 <= 214)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 180) && (Rxd <= 214)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 214)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 180) && (Rxd <= 214)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 180) && (Rxd_dl1 <= 214)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 136)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 137) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 168)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 68)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 40) && (Rxd_dl2 <= 87)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 63)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 36) && (MTxD <= 68)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 136)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 168)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 8) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 169) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 169) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 39)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 29)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 1)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 81) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 1)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 29)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 95) && (MTxD <= 129)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 40)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 198)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 229)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 229)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 79)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 79)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 79)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 79)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 198)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 166)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 166)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 232)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 166)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 232)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 232)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 166)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 232)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 166)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 232)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 144)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 231)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 231)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 231)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 131)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 215) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 215) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 218)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 218)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 231) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 231) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 231)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 231)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 231)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 35)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 38) && (Rxd_dl2 <= 79)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 9) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 224) && (MTxD <= 255)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 8) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 79) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 79) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 232) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 232) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 31)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 133)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 35)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 153)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 39)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 161) && (MTxD <= 194)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 50) && (MTxD <= 84)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 218)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 181) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 181) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 31)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 134)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 227) && (MTxD <= 255)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 231)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 231)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 30)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 174)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 217)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 30) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 45) && (Rxd_dl1 <= 87) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 161) && (MTxD <= 193)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 22) && (MTxD <= 48)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 50) && (MTxD <= 82)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 181)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 181)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 181)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 4)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 181)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 181)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 176)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 159)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 72)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 35) && (Rxd_dl2 <= 72)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 68)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 220)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 23) && (MTxD <= 48)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 181) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 181) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 231)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 231)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 229) && (MTxD <= 255)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 176) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 176) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 159)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 50) && (MTxD <= 78)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 4)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 148)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 72) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 211) && (Rxd <= 232)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 211) && (Rxd_dl1 <= 232)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 81)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 34)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 205)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 117) && (Rxd_dl1 <= 148)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 201)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 201)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 125)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 64) && (MTxD_dl1 <= 93)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 26)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 201)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 26)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 164) && (Rxd_dl1 <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 164) && (Rxd <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 127)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 201)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 26)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 148)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 50) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 148)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 84)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 148)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 148)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 178)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 178)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 178)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 178)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 178)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 230) && (Rxd_dl1 <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 230) && (Rxd <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 0)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Speed == 6)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 148) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 148) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 26)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 0)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 103)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 6)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 148)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 148)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 161)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 161)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 175)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 175)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 199)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 218) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 200)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 200)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 200)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 5)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 26) && (Rxd_dl1 <= 56)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 26) && (Rxd_dl1 <= 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 5)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed == 3)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 103)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 225)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 207) && (MTxD_dl1 <= 227)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 220) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 232) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 151)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 50) && (Rxd <= 87)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 50) && (Rxd_dl1 <= 87)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 221)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 151)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 103)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 232) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 3)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 220) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 26) && (Rxd_dl1 <= 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 75)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 183) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 239)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 239)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 144)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 56)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 239)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 239)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 89)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 25)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 25)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 89)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 89)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 25) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 89) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 89) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 121)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 89)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 58)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 107)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 107)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 222) && (Rxd_dl2 <= 238)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 238)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 238)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 58)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 20) && (MTxD <= 40)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 221) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 87)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 117)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 200) && (MTxD <= 227)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 234) && (MTxD <= 255)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 238)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 222) && (Rxd_dl2 <= 238)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 238)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 29) && (Rxd_dl2 <= 56)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 255)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 255)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 234) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 223)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 6) && (MRxD <= 12)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 154)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 99)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 18)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 121)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 31)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 31)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 15) && (Rxd_dl2 <= 31)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 29) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 59) && (MTxD_dl1 <= 81)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 223) && (MTxD <= 239)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 29) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 131) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 111)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 211)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 87)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 87)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 29) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 34) && (MTxD <= 54)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 185) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 117)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 185) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 207)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 207)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 222) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 87) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 117) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 151)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 29) && (Rxd <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 29) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 18)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 40)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 189)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 93)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 185)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 185)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 185)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 59) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 194)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 137)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 211)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 224) && (Rxd_dl1 <= 239) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 224) && (Rxd <= 239) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 192)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 133)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 219)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 219)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 201) && (Rxd_dl2 <= 219)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 224) && (Rxd <= 239)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 224) && (Rxd_dl1 <= 239)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 219)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 186) && (Rxd <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 186) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 18)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 142)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 142)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 117) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 117)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 222) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 222) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 233)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 215)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 8) && (MRxD <= 12)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 8) && (MRxD <= 12)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 95) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 102)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 102)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 24) && (MTxD_dl1 <= 40)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 35) && (Rxd <= 58)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 106)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 35) && (Rxd_dl1 <= 58)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 102) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 187) && (Rxd <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 187) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 187) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 129)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 171) && (Rxd <= 187)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 171) && (Rxd_dl1 <= 187)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 52) && (MTxD <= 68)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 125)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 187) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 187) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 183) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 183) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 148)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 148)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 229) && (MTxD <= 242)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 179)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 129)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 16)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 148) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 148) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 210)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 210)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 129)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 4) && (Txd <= 10)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 81)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 151)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 157)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 101)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 18)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 58)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 58)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 171) && (Rxd_dl1 <= 186)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 186)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 171) && (Rxd <= 186)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 117)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 117)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 228)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 217) && (Rxd_dl2 <= 228)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 228)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 31) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 140)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 34) && (MTxD <= 50)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 159) && (Rxd_dl1 <= 175)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 121)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 159) && (Rxd <= 175)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 140)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 171) && (Rxd <= 186) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 171) && (Rxd_dl1 <= 186) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 255)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 151)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 117) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 58)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 18)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 58)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 203)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 203)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 218) && (Rxd_dl1 <= 230)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 218) && (Rxd <= 230)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 18) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 148)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 148)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 148)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 148)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 148)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 174)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 125)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 125)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 125)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 135) && (Rxd_dl2 <= 154)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 35) && (Rxd <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 35) && (Rxd_dl1 <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 134)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 227) && (MTxD <= 239)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 203) && (MTxD_dl1 <= 215)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 219)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 239) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 219)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 219)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 239) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 239) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 166)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 203)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 203)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 166)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 166)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 52)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 35) && (Rxd <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 103)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 212) && (MTxD_dl1 <= 229)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 174)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 166) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 203) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 166) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 219) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 219) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 125)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 219)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 219)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 31) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 203) && (MTxD_dl1 <= 215)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 239) && (Rxd <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 239) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 239) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 207)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 207)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 11) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 148) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 148) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 119)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 112)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 184)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 35) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 241) && (Rxd_dl1 <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 232)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 232)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 241) && (Rxd <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 125)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 144)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 17)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 163)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 163)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 16) && (MTxD <= 32)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 162) && (Rxd_dl1 <= 175)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 151) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 162) && (Rxd <= 175)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 214) && (MTxD_dl1 <= 229)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 241) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 241) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 17) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 16) && (MTxD <= 32)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 35) && (Rxd <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 241) && (Rxd_dl1 <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 241) && (Rxd <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 17) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 191)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 222)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 222)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 241) && (Rxd_dl1 <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 191)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 241) && (Rxd <= 255)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 75)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 75)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 75)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 75)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 89)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 10) && (MTxD_dl1 <= 22)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 38) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 225) && (MRxD <= 255)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 136) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 136) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 170)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 170)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 170)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 113)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 113)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 169) && (Rxd <= 181)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 170)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 170)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 169) && (Rxd_dl1 <= 181)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 205)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 229) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 243) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 243) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 163) && (Rxd_dl1 <= 175)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 163) && (Rxd <= 175)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 163) && (Rxd_dl2 <= 175)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 38) && (Rxd_dl2 <= 51)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 170) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 170) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 193)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 212)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 231) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 231) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 163) && (Rxd <= 175) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 163) && (Rxd_dl1 <= 175) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 75)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 75)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 38) && (Rxd_dl1 <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 231)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 243) && (Rxd_dl1 <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 243) && (Rxd <= 255)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 231)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 51) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 201)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 153)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 192)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 192) && (MRxD <= 218)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 65) && (MTxD_dl1 <= 81)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 244) && (Rxd_dl1 <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 244) && (Rxd <= 255)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 219)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 219)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 165) && (Rxd_dl1 <= 176)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 195)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 195)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 165) && (Rxd <= 176)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 244) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 244) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 244) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 153) && (MTxD <= 173)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 158)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 158)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 146)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 146)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 131) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 131) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 232) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 244) && (Rxd <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 244) && (Rxd_dl1 <= 255) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 200)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 200)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 182) && (MTxD_dl1 <= 198)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 200)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 200)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 10) && (MTxD_dl1 <= 18)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 84) && (MRxD <= 108)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 10) && (MTxD_dl1 <= 18)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 75)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 137) && (Rxd <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 137) && (Rxd_dl1 <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 93)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 217) && (MTxD_dl1 <= 232)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 93)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 168)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 93)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 168)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 224) && (Rxd_dl2 <= 232)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 224) && (Rxd_dl1 <= 232)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 224) && (Rxd <= 232)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 65)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 18) && (Rxd <= 31)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 93) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 93) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 190)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 18) && (Rxd <= 31) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 22)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 217)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 217)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 227)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 193) && (MTxD <= 209)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 87) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 217) && (MTxD_dl1 <= 232)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 173)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 200)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 72)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 72)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 72)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 72) && (Rxd_dl1 <= 89)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 72)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 84) && (MRxD <= 99)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 128)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 133)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 171)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 102) && (Rxd <= 121)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 21)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 21)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 143) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 143) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 15) && (Rxd_dl2 <= 21)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 21) && (Rxd <= 35)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 198) && (MRxD <= 218)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 64)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 166) && (Rxd_dl1 <= 176)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 166) && (Rxd_dl2 <= 176)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 166) && (Rxd <= 176)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 225)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 235) && (MTxD <= 244)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 241) && (MTxD <= 255)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 234) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 224) && (Rxd <= 231)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 224) && (Rxd_dl1 <= 231)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 224) && (Rxd_dl2 <= 231)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 189)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 189)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 189)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 162)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 162)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 162)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 66) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 35)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 72)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 72)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 166) && (Rxd_dl1 <= 176) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 139)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 166) && (Rxd <= 176) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 162) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 189) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 162) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 189) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 133)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 72) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 21) && (Rxd <= 35)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 31)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 107)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 102)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 21) && (Rxd <= 35) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 234) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 153) && (MTxD <= 168)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 72) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 52) && (MTxD <= 230)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 244) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 197)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 252) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Reset && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 189)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 89)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 89)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 89)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 87) && (MRxD <= 108)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 112) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 133)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 133)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 133)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 133)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 154)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 133)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 112) && (MRxD <= 133)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 89)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 174)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 189)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 189)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 189)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 21)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 209)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 176)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 89)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 187) && (Rxd_dl1 <= 196)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 89)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 176)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 202)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 187) && (Rxd <= 196)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 229) && (Rxd_dl1 <= 241)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 216)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 229) && (Rxd_dl2 <= 241)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 216)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 229) && (Rxd <= 241)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 216)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 66) && (MTxD_dl1 <= 76)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 189) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 189) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 118)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 127)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 144) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 187)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 102) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 7) && (Txd <= 12)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 211)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 211)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 202)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 230) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 187)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 211)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 187)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 211)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 222)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 222)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 121)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 226)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 84)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 79)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 112)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 89)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 156)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 121)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 72)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 102)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 195)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 165)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 165)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 165)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 84)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 107)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 107)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 214) && (Rxd_dl1 <= 222)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 214) && (Rxd <= 222)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 214) && (Rxd_dl2 <= 222)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 165) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 165) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 131) && (MTxD_dl1 <= 139)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 18)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 161)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 139) && (MTxD_dl1 <= 153)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 161)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 185)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 217) && (MTxD_dl1 <= 227)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 52) && (MTxD <= 138)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 255)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 112)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 102)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 102)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 11)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 87)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 137)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 117)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 137)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 117)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 117)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 137)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 137)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 117)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 137)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 117)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 153)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 117) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 117) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 24) && (Rxd <= 35)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 131) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 24) && (Rxd_dl1 <= 35)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 131) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 24) && (Rxd_dl2 <= 35)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 11)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 115) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 186)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 137)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 137)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 115) && (Rxd <= 125)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 198) && (Rxd_dl1 <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 186)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 206)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 137)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 248) && (Rxd_dl1 <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 248) && (Rxd_dl2 <= 255)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 248) && (Rxd <= 255)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 63) && (MTxD_dl1 <= 68)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 153)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 117) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 102) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 87) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 87) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 117) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 243) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 243) ##1 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 231) && (Rxd_dl1 <= 241)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 231) && (Rxd <= 241)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 244) && (MTxD <= 255)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 218)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 89)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 89)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 89)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 89)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 67)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 67)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 148)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 148)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 148)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 148)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 148)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 79)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 115) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 115) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 243)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 243)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 245) && (MTxD <= 255)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 164)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 164)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 213)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 213)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 234) && (Rxd_dl2 <= 243)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 213)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 237) && (Rxd_dl2 <= 245)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 234) && (Rxd_dl1 <= 243)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 234) && (Rxd <= 243)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 77) && (MTxD_dl1 <= 88)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 61)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 8) && (Txd <= 12)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 130) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 130) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 13)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 131)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 131)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 198)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 72)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 89)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 13)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 241)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 219)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 219)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 241)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 67) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 125) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Col) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Col_dl1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 255)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 189)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 78)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 243)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 185) && (MRxD <= 201)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 65)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 65)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 65)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 102)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 8)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 99)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 8)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 117) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 117) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 11)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 227) && (MTxD <= 234)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 232) && (Rxd_dl2 <= 239)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 232) && (Rxd <= 239)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 232) && (Rxd_dl1 <= 239)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 88)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Tx_en ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Rx_er ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Speed >= 4) && (Speed <= 7) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && MRxErr ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && MTxEn_dl1 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 167) && (MTxD <= 252) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 229) && (MTxD_dl1 <= 237)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Rx_er_dl1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Rx_er) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !MRxErr) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 157)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 151)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 157)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 67) && (Rxd_dl1 <= 75)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 75)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 67) && (Rxd_dl2 <= 75)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 87)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 125)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 125)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 125)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 125)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 125)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 165)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 167) && (MTxD_dl1 <= 173)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 40)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 40)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 96)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 77)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 125) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 125) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 89) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 89) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 112)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Col && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 105) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 240) && (MTxD_dl1 <= 250)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 100) && (MTxD <= 138)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Rx_dv_dl1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Rx_dv) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 MTxEn) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 4) && (MRxD <= 6)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 227)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 176)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 211)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 75)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 75)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 79)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 127) && (MRxD <= 133)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 116)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 144) && (Rxd <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 144) && (Rxd_dl1 <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 161) && (Rxd_dl1 <= 166)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 144)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 144)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 161) && (Rxd <= 166)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 241) && (Rxd_dl2 <= 247)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 241) && (Rxd <= 247)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 241) && (Rxd_dl1 <= 247)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 128)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && MCrs_dv ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 105) && (MTxD_dl1 <= 244) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 85) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 84)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 Line_loop_en) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 116) && (MTxD_dl1 <= 197)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 MTxEn_dl1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 4) && (MRxD <= 6)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 45) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 72) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 214)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 99)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 102)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 240) && (MRxD <= 243)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 209) && (MRxD <= 211)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 246) && (MRxD <= 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 151)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 99)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 154) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 159)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 159)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 12) && (MRxD <= 157)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 227)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 175) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 116) && (MTxD_dl1 <= 244) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && MCRS ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Col_dl1 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Crs ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 17) && (Rxd <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !MTxEn_dl1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Tx_en) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 0)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 !Tx_odd_data_ptr) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 Rx_dv_dl2) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed >= 0) && (Speed <= 2)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 9) && (Rxd <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 70)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 3) && (Txd <= 7)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 32) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed >= 0) && (Speed <= 3)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Rx_dv_dl2 ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && MTxEn_dl1 ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 53) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 76) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 76) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Crs_dl1 ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Crs ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && MCRS ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 7) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Col ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 121)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 78)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 102) && (Txd <= 112)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 151)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 87)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 64) && (Rxd_dl1 <= 67)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 62)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 84) && (MRxD <= 89)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 139)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 133) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 133) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 133) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 133) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 79) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 79) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 106)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD >= 22) && (MTxD <= 159)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 >= 102) && (Rxd_dl2 <= 183)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 >= 102) && (Rxd_dl1 <= 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Txd >= 0) && (Txd <= 9)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 110) && (Rxd_dl2 <= 181) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 182) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 95) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 148) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd >= 102) && (Rxd <= 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 151) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 168) && (Rxd_dl2 <= 190) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 88) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 47) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 181) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 58) && (MTxD_dl1 <= 84)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 217) && (Rxd <= 244)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 91) && (MTxD <= 112)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 217) && (Rxd_dl1 <= 244)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 119) && (MTxD <= 138)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 121) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed >= 0) && (Speed <= 1)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 MCrs_dv) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 240) ##4 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 252) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Line_loop_en ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 98) && (MRxD <= 112) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed >= 1) && (Speed <= 3)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 176) && (MTxD <= 239)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 !MTxEn) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 30) && (Rxd_dl2 <= 228) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 Rx_dv) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD >= 0) && (MRxD <= 116)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 Rx_dv_dl1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 38) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 43) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD >= 44) && (MTxD <= 124) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 0) && (MRxD <= 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 215) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 99) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Speed >= 4) && (Speed <= 7) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 113) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 224) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 17) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 219) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 252) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD >= 76) && (MTxD <= 223)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD >= 44) && (MTxD <= 187) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 215) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd >= 0) && (Txd <= 112) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 255)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 227)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 200)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 64)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 72) && (Txd <= 78)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 112)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 240) && (MRxD <= 241)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 211)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 246) && (MRxD <= 248)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 192) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 85)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 93)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 72) && (Rxd_dl1 <= 75)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 173)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##4 1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##4 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##4 1) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 76) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 76) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 76) ##2 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 64) ##1 1) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##4 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Col_dl1 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MCrs_dv ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 MTxEn ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 5) && (MTxD <= 88) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Rx_dv ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Tx_odd_data_ptr ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Rx_dv_dl1 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 Rx_dv_dl2 ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Line_loop_en ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_odd_data_ptr ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Col ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Speed == 0) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 235) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Crs_dl1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Tx_en) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Crs) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Txd == 0)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 Col) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD >= 22) && (MTxD <= 68)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !MCRS) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !MCrs_dv) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !MTxEn_dl1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 Col_dl1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Rx_dv) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Line_loop_en) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Rx_dv_dl1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 72)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 72) && (Txd <= 89) ##4 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 201) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 3) && (Txd <= 6)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 105) && (MTxD_dl1 <= 164) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 13) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 45) && (MTxD_dl1 <= 65) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 65) && (MTxD_dl1 <= 116) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 93) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 93) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && Tx_odd_data_ptr ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 221)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 112) && (MTxD <= 126)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 9) && (Rxd <= 38)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 MCRS) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 38)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 91) && (MTxD <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 52) && (MTxD <= 91)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 7)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 58) && (MTxD_dl1 <= 70)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 Crs_dl1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 84) && (MTxD_dl1 <= 127)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MRxD >= 99) && (MRxD <= 218)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 164) && (MTxD_dl1 <= 197)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 1)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 Crs) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Col) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 12) && (MRxD <= 45)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 123) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Col_dl1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 34) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 >= 203) && (Rxd_dl1 <= 231)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 MTxEn) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 87) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd >= 203) && (Rxd <= 231)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 MTxEn) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 192) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !Crs) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 42)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && Rx_dv_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && Rx_dv ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Txd >= 10) && (Txd <= 15)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_dv_dl2) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !MCRS) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !Crs_dl1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 232)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 0) && (MRxD <= 45) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 45)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 6) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 162) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 15) && (Rxd <= 42) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 34) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD >= 96) && (MTxD <= 124) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 42) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 162) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 162) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 227) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 93) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 84) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Col_dl1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Col) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 98) && (Rxd_dl2 <= 244)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 127) && (MRxD <= 128) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 248) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 204) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 127) && (MRxD <= 128) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 98) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 98) && (Rxd_dl1 <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 98) && (Rxd_dl2 <= 244)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 170) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 226) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 98) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 204)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 216) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 98) && (Rxd <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 204)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 219) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 248) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 98) && (Rxd <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 170) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 98) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 226) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 216) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 98) && (Rxd <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 98) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 170) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 248) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 216) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 226) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 127) && (MRxD <= 128) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 98) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 219) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 98) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 219) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 148) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MTxEn_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 110) && (Rxd_dl2 <= 181)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Col ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD >= 124) && (MTxD <= 187) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 118) && (MTxD_dl1 <= 224) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Col_dl1 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 43) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && MTxEn ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd >= 0) && (Txd <= 12) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 218)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 189)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 112)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 128)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 67)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 246)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 76) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 81)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 87) && (Rxd_dl1 <= 89)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd == 70)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 70)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 112)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 245) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 225) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 154)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 255) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 154)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##3 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 154)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 78)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 67) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 67) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 67) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 237) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 57) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 78) ##3 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##1 1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##1 1) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 0) ##4 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 202)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 243) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 118) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 64) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 219)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 Tx_odd_data_ptr) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 88) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 78) ##3 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 196)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 174) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 184) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 64) ##1 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 97) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 250) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 185) && (Txd <= 192) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 76) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 29) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Line_loop_en) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD >= 0) && (MRxD <= 76)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !MTxEn) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 225)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 112) && (Txd <= 121)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 102) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed >= 5) && (Speed <= 7) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD >= 128) && (MRxD <= 243) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 >= 210) && (Rxd_dl2 <= 252) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Txd >= 0) && (Txd <= 2) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 65) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_dv_dl2 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 210) && (Rxd_dl1 <= 252) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 210) && (Rxd <= 252) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 181) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 95) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd >= 181) && (Rxd <= 244) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 102) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl1 >= 181) && (Rxd_dl1 <= 244) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 150) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Tx_odd_data_ptr ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Col ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD >= 100) && (MTxD <= 135) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 Rx_odd_data_ptr ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Rx_er_dl1 ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !MRxErr ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !MCrs_dv ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Col_dl1 ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Rx_er ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 85) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD >= 145) && (MTxD <= 204) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 !Tx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 219)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd >= 165) && (Rxd <= 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Rx_er) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl2 >= 181) && (Rxd_dl2 <= 244) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 >= 165) && (Rxd_dl2 <= 183)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Speed == 1) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 MCrs_dv ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MRxD >= 0) && (MRxD <= 5)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !MRxErr) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Line_loop_en ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd >= 180) && (Rxd <= 219)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 MRxErr ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Tx_en ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_er_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Rx_er_dl1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 !MTxEn_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_er ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 254) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 254) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 176) && (Txd <= 184) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 202) && (MTxD_dl1 <= 247) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 54) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Txd == 0)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 !Tx_en) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 !MCrs_dv) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 198) && (MTxD_dl1 <= 250) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 78) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##1 1) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) && MTxEn_dl1 ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 176) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 137) && (Rxd_dl2 <= 191) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 124) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 205) && (MTxD_dl1 <= 224) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 1) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 111) && (Rxd_dl2 <= 228) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 133) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 242) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 181) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 78) && (MRxD <= 246) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 161) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 196) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 125) && (Rxd_dl2 <= 189) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 107) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 136) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 244) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 54) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 72) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 186) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 45) && (MTxD_dl1 <= 47) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 186) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 148) && (MTxD_dl1 <= 184) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd >= 10) && (Txd <= 14) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 185) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 201) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 144) && (Rxd_dl1 <= 201) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 206) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 15) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 75) && (MTxD_dl1 <= 137) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 54) && (Txd <= 78) && MCrs_dv ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 181) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 54) && (Txd <= 78) && MCrs_dv ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 181) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 72) && (Txd <= 76) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 58) && (MTxD_dl1 <= 61)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 21)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 172) && (Rxd <= 196)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 116) && (MTxD_dl1 <= 127)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 172) && (Rxd_dl1 <= 196)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 9) && (Rxd <= 21)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 211) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 57) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) ##4 !Crs) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Line_loop_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 164) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 >= 203) && (Rxd_dl1 <= 211)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Speed >= 2) && (Speed <= 3)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) ##4 !Crs) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Rx_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd >= 203) && (Rxd <= 211)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Rx_dv_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (MTxD >= 69) && (MTxD <= 117)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 !MRxErr ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 !Rx_er ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 >= 196) && (MTxD_dl1 <= 235) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 !Rx_er_dl1 ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Txd >= 12) && (Txd <= 200)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 4) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Tx_en) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 208)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn_dl1 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 5) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 136) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 7)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 190) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 254) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 4) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn_dl1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn_dl1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 136)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 136)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD >= 43) && (MTxD <= 190)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 254)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 5) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 7)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 254)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 7) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 241) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 240) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 240) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 144) ##3 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed >= 0) && (Speed <= 3) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 227)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 154) && (Rxd <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 154) && (Rxd_dl1 <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !MTxEn) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 189) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 228) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD >= 44) && (MTxD <= 124) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl2 >= 21) && (Rxd_dl2 <= 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 Rx_odd_data_ptr) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Txd >= 0) && (Txd <= 43) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 192) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 Rx_dv) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed >= 3) && (Speed <= 7) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 Rx_dv_dl1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_er ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD >= 44) && (MTxD <= 124) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Line_loop_en) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) && Tx_odd_data_ptr ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 85)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) && Tx_odd_data_ptr ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD >= 10) && (MRxD <= 17)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl2) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 21) && (Rxd <= 89)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl2) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 215)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_dv_dl1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 187) && (Rxd_dl1 <= 203)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 MTxEn) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl2) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_dv) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 26)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 89)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD >= 0) && (MRxD <= 14)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) && Tx_odd_data_ptr ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD >= 205) && (MTxD <= 248)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 187) && (Rxd <= 203)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 5) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 240) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 4) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 190) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 190) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 228) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 205) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 4) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 225) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && MTxEn_dl1) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && Rx_dv) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 225) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 236) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 65)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MRxD >= 0) && (MRxD <= 79)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Rx_er_dl1 ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD >= 110) && (MTxD <= 124) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Rx_er ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && MRxErr ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 15) && (Rxd <= 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 38) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl1 >= 130) && (Rxd_dl1 <= 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 30) && (Rxd <= 115) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Speed >= 1) && (Speed <= 3)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 115) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !Tx_en ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MTxD_dl1 >= 75) && (MTxD_dl1 <= 208)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 236) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Tx_en) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && MTxEn_dl1 ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 78) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 225) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed >= 2) && (Speed <= 5) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd >= 130) && (Rxd <= 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 225)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD_dl1 >= 27) && (MTxD_dl1 <= 49) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Txd == 0) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && Rx_dv ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 225) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 173)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 253) ##2 (Txd >= 40) && (Txd <= 64) ##2 MRxErr) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 115) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 253) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_dv_dl2 ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 255) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Line_loop_en ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MCrs_dv ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 158) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 112) && (MTxD <= 113) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD >= 151) && (MTxD <= 176) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 Line_loop_en) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Speed >= 3) && (Speed <= 5) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 179)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Txd >= 0) && (Txd <= 9)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 13) && (Txd <= 15)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 6) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 196) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 72) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 181) && (Rxd <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Line_loop_en ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 4) && (Speed <= 7) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Tx_en ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_en ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn_dl1 ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MCRS ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_er) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs_dl1 ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_dv_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_er_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 72) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 MCrs_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 181) && (Rxd_dl1 <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD >= 0) && (MRxD <= 2) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 MRxErr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 72) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd >= 0) && (Txd <= 2) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 165) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MRxErr ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er_dl1 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 0) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 Tx_odd_data_ptr ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 37) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 161) && (Rxd_dl2 <= 207) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MCRS ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er_dl1 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 4) && (Speed <= 7) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 181) && (Rxd_dl2 <= 244)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 181) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MRxErr ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 76) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 4) && (Speed <= 7) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 161)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 161) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MCRS ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 161)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Line_loop_en ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs_dl1 ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 165) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MRxErr ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs_dl1 ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 181) && (Rxd_dl2 <= 244)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD >= 0) && (MRxD <= 2)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 0)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_en) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Line_loop_en ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn_dl1 ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_en) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 0)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn_dl1 ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 165) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Crs ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD >= 0) && (MRxD <= 2)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 112) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Tx_en ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 181) && (Rxd <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Tx_en ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd >= 0) && (Txd <= 2) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 181) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 181) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd >= 0) && (Txd <= 2) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 181) && (Rxd <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_en ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 169) && (Rxd_dl2 <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 253) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && MTxEn ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv_dl2) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 4) && (Speed <= 7)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Line_loop_en) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 123)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 154) && (Rxd <= 203) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD >= 124) && (MTxD <= 166) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 79) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 198)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 222)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 203) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 92) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 209) && (Rxd_dl2 <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 112)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 54)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 67)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 225) && (MRxD <= 226)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 248) && (MRxD <= 250)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 237)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 250) && (MRxD <= 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 185) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) ##2 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 85)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 99) && (Txd <= 102) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 250) && (MRxD <= 255) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 93)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 250) && (MRxD <= 255) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 250) && (MRxD <= 255) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 54)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 210) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 157) ##3 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 181)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MCrs_dv) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_dv_dl2) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_odd_data_ptr) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed >= 0) && (Speed <= 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 158) && (Rxd <= 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_odd_data_ptr) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_odd_data_ptr ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Tx_odd_data_ptr) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_odd_data_ptr ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_odd_data_ptr ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 181)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 134)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 158) && (Rxd <= 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_dv_dl2) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv_dl1 ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_dv_dl2) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 87)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_dv_dl2 ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 134)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MCrs_dv) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_dv_dl2 ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed >= 0) && (Speed <= 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Tx_odd_data_ptr) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 87)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv_dl1 ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 87)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Rx_odd_data_ptr) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 158) && (Rxd <= 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_dv_dl2 ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 181)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MCrs_dv) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 134)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 !Tx_odd_data_ptr) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed >= 0) && (Speed <= 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Rx_dv_dl1 ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 221) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 226) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 176)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd == 75)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 203) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 75)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 185) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 198) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 198) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 226) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 53) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 53) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 198) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 67) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 226) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 53) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 110) ##3 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 67) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 67) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 222) ##3 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 53) ##4 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 99) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 99) && (Txd <= 102) ##2 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 9)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd == 9)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 46)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd == 46)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 28)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 200)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 40) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd == 46)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 64) ##3 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 64)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 158) && (Rxd <= 217) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 40) ##1 1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 46)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 166)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 173)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 158) && (Rxd_dl1 <= 217) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 40) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Crs ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 1) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 176) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 254) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##3 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 28) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 123) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 254) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 63) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Col) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Rx_dv_dl2 ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MRxErr) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 Crs) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Rx_dv_dl1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Tx_odd_data_ptr) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd >= 248) && (Rxd <= 254) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 199) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Tx_en ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 >= 196) && (MTxD_dl1 <= 202)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MRxD == 0) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 9) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 238) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Line_loop_en) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 108) && (Txd <= 110)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 MRxErr ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD >= 64) && (MTxD <= 74) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Col_dl1 ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Col ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Rxd >= 195) && (Rxd <= 206)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Tx_en) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Line_loop_en) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Rx_dv) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_er_dl1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 MTxEn) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 166)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 142) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 53)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Line_loop_en ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD_dl1 >= 139) && (MTxD_dl1 <= 235) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 226) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Rxd_dl1 >= 195) && (Rxd_dl1 <= 206)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Rxd_dl2 >= 248) && (Rxd_dl2 <= 254) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 211) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 219)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MCrs_dv ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Txd >= 0) && (Txd <= 15)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Tx_en ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 6) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Txd == 0) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Col_dl1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD >= 127) && (MRxD <= 218)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD >= 132) && (MTxD <= 182)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd >= 8) && (Txd <= 15) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 127) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Txd == 0)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MCrs_dv ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Rx_er ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 Crs_dl1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl1 >= 248) && (Rxd_dl1 <= 254) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 238) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 238) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_er) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD >= 181) && (MTxD <= 233) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd == 9) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 MCRS) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MTxEn ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 240) && (Txd <= 255)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 221) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Tx_odd_data_ptr ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 240) && (Txd <= 255) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd >= 15) && (Rxd <= 185) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Line_loop_en ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Rxd_dl2 >= 187) && (Rxd_dl2 <= 190)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Speed >= 2) && (Speed <= 5) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && MCRS ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Line_loop_en) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 30) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && MTxEn ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Crs_dl1 ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 97) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 111)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Rxd_dl1 >= 89) && (Rxd_dl1 <= 250)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 88) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Rx_dv_dl2 ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Rxd >= 89) && (Rxd <= 250)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Crs ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 185) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 127) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 225) && (Rxd <= 236) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 11) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 225) && (Rxd_dl1 <= 236) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 232) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd >= 187) && (Rxd <= 190) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 48) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd_dl1 >= 187) && (Rxd_dl1 <= 190) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 240) && (Txd <= 255) ##1 1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 185) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 46) && (MTxD_dl1 <= 113) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 70) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MTxD >= 176) && (MTxD <= 187) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 28) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##2 1) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 198) && (Rxd_dl1 <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 254) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 64)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 146) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv_dl1 ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd >= 0) && (Txd <= 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 MTxEn ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv_dl1 ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd >= 0) && (Txd <= 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 MTxEn ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd >= 0) && (Txd <= 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 156) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv_dl1 ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 MTxEn ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_dv ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 226) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 5) && (MTxD <= 88)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Rx_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_odd_data_ptr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Col_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 52) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 165) && (MTxD_dl1 <= 224) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Rx_odd_data_ptr ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Col) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Line_loop_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Rx_dv_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 MTxEn ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MCrs_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 40) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 221) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !MTxEn_dl1 ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 Rx_dv_dl1 ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 29) && (Rxd <= 101) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 221) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 Rx_dv ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 5) && (MTxD <= 36) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 5) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 76) && (MTxD <= 88) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MRxErr ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 >= 210) && (Rxd_dl2 <= 219) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 68) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 37) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MRxD >= 0) && (MRxD <= 2) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 110) && (Rxd_dl2 <= 117) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Tx_en ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 170) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd >= 64) && (Txd <= 110) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 158) && (Rxd_dl1 <= 254) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 182) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 15) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD >= 128) && (MRxD <= 151) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 29) && (Rxd_dl1 <= 101) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 38)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd == 0) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Tx_odd_data_ptr ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 210) && (Rxd_dl1 <= 219) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 210) && (Rxd <= 219) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_er_dl1 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 240) && (Txd <= 255)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD == 0) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 181) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 158) && (Rxd <= 254) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_er ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd >= 222) && (Rxd <= 244) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 203) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 >= 29) && (Rxd_dl2 <= 101) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Tx_en ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Line_loop_en ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 61) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 150) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl1 >= 70) && (Rxd_dl1 <= 74) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && MTxEn ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD >= 100) && (MTxD <= 117) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd >= 70) && (Rxd <= 74) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 135) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl1 >= 222) && (Rxd_dl1 <= 244) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Txd == 0) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MRxD >= 151) && (MRxD <= 243) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) ##1 Rx_er ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 238) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_dv_dl2 ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Tx_en) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Tx_odd_data_ptr) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Tx_en ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD_dl1 >= 139) && (MTxD_dl1 <= 235) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_er ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_odd_data_ptr ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 238) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_odd_data_ptr ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 199) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) ##3 !Col ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 117) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 62) && (Rxd <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD >= 181) && (MTxD <= 233) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Rx_er) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl1 >= 248) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_odd_data_ptr) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MCrs_dv) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD >= 64) && (MTxD <= 74)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd >= 248) && (Rxd <= 254) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 MRxErr) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 117) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 211) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && MRxErr ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Rx_er_dl1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 238) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 6) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 48) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Rxd_dl2 >= 248) && (Rxd_dl2 <= 254)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MRxD == 0)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Txd == 0)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd >= 8) && (Txd <= 15) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_er_dl1 ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD >= 43) && (MTxD <= 52)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD >= 22) && (MTxD <= 43)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl2 >= 222) && (Rxd_dl2 <= 244) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !MTxEn) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 166) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 >= 145) && (MTxD_dl1 <= 148) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD >= 52) && (MTxD <= 68)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 193)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 121) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD >= 78) && (MTxD <= 89) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MRxD >= 166) && (MRxD <= 181)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 >= 165) && (Rxd_dl2 <= 168)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd >= 165) && (Rxd <= 168) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MRxD == 0)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd >= 102) && (Rxd <= 113) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd >= 180) && (Rxd <= 193)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Col ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Crs ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 >= 102) && (Rxd_dl1 <= 113) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 MCRS ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 !MTxEn ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 168) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd >= 9) && (Rxd <= 16)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 16)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Speed >= 1) && (Speed <= 2)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_dv_dl2 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 64) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 >= 102) && (Rxd_dl2 <= 113)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 !Tx_odd_data_ptr) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Col_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Txd >= 1) && (Txd <= 2) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl2 >= 70) && (Rxd_dl2 <= 74) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 88) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 254) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 190) && (MTxD <= 254) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 137) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 144) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 254) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 209)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd_dl2 >= 99) && (Rxd_dl2 <= 133)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD_dl1 >= 208) && (MTxD_dl1 <= 232)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) ##4 !MRxErr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 240) && (Txd <= 255) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MRxD == 0)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD >= 43) && (MTxD <= 91)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD == 76) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 133) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 52) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 133) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 58) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 30) && (Rxd_dl2 <= 79) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 99) && (Rxd_dl1 <= 133) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 209) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 93) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 28) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 133) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 209) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 144) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 201) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 70) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 41) && (Rxd <= 196) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MTxEn ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD >= 45) && (MTxD <= 110) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 41) && (Rxd_dl2 <= 196)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 250) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 41) && (Rxd_dl1 <= 196) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 26) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 85) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 142) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Rxd >= 26) && (Rxd <= 203) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd_dl1 >= 210) && (Rxd_dl1 <= 222)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd >= 210) && (Rxd <= 222)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !Line_loop_en) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !MCrs_dv) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 183) && (MTxD_dl1 <= 247) ##2 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 Tx_odd_data_ptr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (MTxD >= 5) && (MTxD <= 117)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 26) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 44) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 144) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Rxd_dl1 >= 26) && (Rxd_dl1 <= 203) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 240) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 144) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (MTxD_dl1 >= 37) && (MTxD_dl1 <= 47) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 210)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Txd >= 0) && (Txd <= 15) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 67)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Rxd_dl2 >= 26) && (Rxd_dl2 <= 85) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && MCrs_dv ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (MTxD_dl1 >= 146) && (MTxD_dl1 <= 162) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !Rx_er ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !Rx_dv_dl1 ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !Rx_dv_dl2 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (MTxD >= 137) && (MTxD <= 151) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Speed >= 4) && (Speed <= 7) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 MCRS ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Speed >= 0) && (Speed <= 4) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd >= 203) && (Rxd <= 255) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 146) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd_dl2 >= 26) && (Rxd_dl2 <= 203) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Col_dl1 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Col ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 Tx_en ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 85) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !MRxErr ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 Crs_dl1 ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 Crs ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Rxd >= 143) && (Rxd <= 210) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 198) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 MTxEn ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (MTxD >= 151) && (MTxD <= 185) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !Rx_er_dl1 ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Txd >= 151) && (Txd <= 185) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 116) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 35) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !Rx_odd_data_ptr ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 !Line_loop_en ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !MTxEn_dl1 ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 162) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !Rx_dv ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Speed >= 2) && (Speed <= 7) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Rxd_dl1 >= 143) && (Rxd_dl1 <= 210) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 111) && (Rxd_dl2 <= 168) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 52) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd == 133)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 246) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 201)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 37)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 78) && Col) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 133)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 242) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 78) && Col_dl1) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 53) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD_dl1 >= 28) && (MTxD_dl1 <= 49)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd >= 67) && (Txd <= 108) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 244) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 4) && (MRxD <= 5) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 184) && (MRxD <= 201) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 115)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd >= 108) && (Txd <= 184) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD >= 18) && (MTxD <= 76)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd >= 4) && (Txd <= 5) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 110) ##3 MRxErr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Tx_odd_data_ptr ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 201) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 133) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && MCrs_dv ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 116) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 105) && (MTxD_dl1 <= 116) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 158) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 133) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 148) && (MTxD_dl1 <= 164) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 201) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Line_loop_en ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 14) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Tx_en ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Txd == 0) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 69) && (MTxD <= 190) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed >= 2) && (Speed <= 5) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 14) && (MRxD <= 15) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 182) && (MTxD <= 190) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Tx_odd_data_ptr ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 115) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 115) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 >= 206) && (Rxd_dl2 <= 214) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 65) && (MTxD_dl1 <= 85) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_dv_dl2 ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 204) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd >= 13) && (Txd <= 14) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 46) && (MTxD_dl1 <= 47) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 193) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 170) && (Rxd_dl2 <= 206) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 143) && (Rxd_dl2 <= 201) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 191) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD >= 127) && (MRxD <= 240) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !Col_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Rx_er ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD >= 153) && (MTxD <= 223)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 235) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !Col) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 MTxEn_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Rx_er_dl1 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD >= 0) && (MRxD <= 12)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !MRxErr ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 41) && (Rxd <= 196) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 41) && (Rxd_dl1 <= 196) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 41) && (Rxd_dl2 <= 196)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MTxEn ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 243) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD >= 45) && (MTxD <= 110) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##4 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 85) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 218) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 222) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 14) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd >= 176) && (Rxd <= 228)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 228)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd_dl2 >= 219) && (Rxd_dl2 <= 236)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 !Crs) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 MCrs_dv) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 MTxEn_dl1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (MRxD >= 14) && (MRxD <= 218)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 !MCRS) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Speed >= 3) && (Speed <= 4)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 !Crs_dl1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd >= 6) && (Txd <= 7)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 219) && (Rxd_dl1 <= 236) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MRxD >= 184) && (MRxD <= 218)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 29)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd >= 214) && (Txd <= 218)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 46) && (MTxD_dl1 <= 185) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 65) && (Rxd_dl1 <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 232) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 191) && (Rxd <= 196)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 >= 191) && (Rxd_dl1 <= 196)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd >= 65) && (Rxd <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 135) && (MTxD <= 138)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 206) && (MTxD <= 230)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 185) && (MTxD_dl1 <= 197)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 116) && (MTxD_dl1 <= 123)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 11) && (MRxD <= 218) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 219) && (Rxd <= 236) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 6)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 100) && (MTxD <= 101)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Rx_er ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && MRxErr ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 >= 164) && (MTxD_dl1 <= 173)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD >= 52) && (MTxD <= 63)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Rx_er_dl1 ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MRxD >= 99) && (MRxD <= 133)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 202)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd >= 226) && (Rxd <= 239)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 174) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 219)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 157) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 239)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 88) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Tx_en ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 129) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 198) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 84) && (Rxd_dl2 <= 169) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 140) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 187) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 181) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99) ##2 MRxErr ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 84) && (Rxd_dl2 <= 169) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 158) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 108) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 140) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 58) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Tx_en) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed >= 2) && (Speed <= 4) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD >= 137) && (MTxD <= 166) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Crs ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD >= 211) && (MRxD <= 240) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Rx_dv_dl2 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl2 >= 47) && (Rxd_dl2 <= 130) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed >= 0) && (Speed <= 3)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Crs) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 MTxEn_dl1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Crs_dl1 ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD >= 34) && (MTxD <= 43)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD_dl1 >= 18) && (MTxD_dl1 <= 28) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MCRS) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 210) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Txd == 0)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD >= 76) && (MRxD <= 211) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Crs_dl1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Line_loop_en) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD >= 76) && (MRxD <= 211)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 Rx_dv) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd >= 0) && (Txd <= 3) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 27) && (MTxD <= 44) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MRxD >= 0) && (MRxD <= 76)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 Rx_dv_dl1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 100) && (Rxd <= 122) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 100) && (Rxd_dl1 <= 122) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 18) && (MTxD <= 129) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 158) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD_dl1 >= 93) && (MTxD_dl1 <= 169) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MCRS ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD_dl1 >= 36) && (MTxD_dl1 <= 208)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD >= 211) && (MRxD <= 240) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Line_loop_en) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 47) && (Rxd <= 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 99) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd >= 0) && (Txd <= 3) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD_dl1 >= 36) && (MTxD_dl1 <= 208)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 154) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 208) && (MTxD_dl1 <= 210) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 153) && (MTxD_dl1 <= 164) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 232) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 MTxEn_dl1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD_dl1 >= 93) && (MTxD_dl1 <= 169) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Crs) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD >= 137) && (MTxD <= 166) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Crs_dl1 ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 3) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Txd == 0)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 47) && (Rxd_dl1 <= 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed >= 0) && (Speed <= 3)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Crs ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Crs_dl1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD >= 76) && (MRxD <= 211)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD >= 127) && (MRxD <= 240) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 232) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && MCRS ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD_dl1 >= 18) && (MTxD_dl1 <= 28) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MCRS ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_dv_dl2 ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 210) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Tx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 211) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl2 >= 47) && (Rxd_dl2 <= 130) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 98) && (MRxD <= 99) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 158) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Tx_en) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MCRS) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Crs ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed >= 2) && (Speed <= 4) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD >= 76) && (MRxD <= 211) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 69) && (MTxD <= 190) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 174) && (MRxD <= 240) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Line_loop_en ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##4 !Crs) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD >= 34) && (MTxD <= 43)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 54) && (MTxD <= 190) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && MCrs_dv ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd >= 203) && (Rxd <= 205)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 211) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed >= 2) && (Speed <= 5) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Txd >= 0) && (Txd <= 4)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (MTxD >= 69) && (MTxD <= 92)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 115) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 216) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 Col) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 118) && (MTxD <= 184) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 204) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Crs_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 210)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 MCrs_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 127) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MRxD >= 4) && (MRxD <= 151)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Rxd >= 175) && (Rxd <= 210)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl2 >= 203) && (Rxd_dl2 <= 232)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl2 >= 100) && (Rxd_dl2 <= 122)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Crs) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 >= 203) && (Rxd_dl1 <= 205)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD >= 18) && (MTxD <= 76) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 208) && (MTxD_dl1 <= 210) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 217)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 182) && (MTxD <= 190) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 47) && (Rxd_dl1 <= 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 47) && (Rxd <= 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (MRxD >= 99) && (MRxD <= 174)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 115) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 MCRS) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 174) && (MRxD <= 240) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 Col_dl1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 115) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Tx_en ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Txd == 0) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Speed == 2)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 54) && (MTxD <= 190) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD_dl1 >= 28) && (MTxD_dl1 <= 49) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 123) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 181) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99) ##2 MRxErr ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && MTxEn ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 >= 196) && (MTxD_dl1 <= 208) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 87) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 187) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 168) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 29) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 184) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 217) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && Crs_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 144) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && Crs ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 217) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && MCRS ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 162) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 144) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 17) && (Rxd <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 17) && (Rxd_dl1 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed >= 0) && (Speed <= 2) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 185) && (Rxd_dl1 <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 185) && (Rxd <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 3) && (Txd <= 7)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 254) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 254) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 28) && (MTxD_dl1 <= 95) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 !MCrs_dv && (Speed == 5)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 117) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 246) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && Col_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 246) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 117) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 43) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 118) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 117) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 34) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 !MCrs_dv && (Speed == 5)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Crs ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD >= 96) && (MTxD <= 124) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MTxD >= 124) && (MTxD <= 239)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 !MCrs_dv && (Speed == 5)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && Col ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 228) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 67) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 190) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 40) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 43) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 175) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 253) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 198) && (Rxd_dl2 <= 253) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 253) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 248) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 249) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 103) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 63) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 130) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Crs) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 57) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd >= 112) && (Txd <= 200)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 227)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Line_loop_en) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 89)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 Tx_odd_data_ptr) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !MCRS) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Crs_dl1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 203) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd >= 21) && (Rxd <= 89)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 216) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd >= 26) && (Rxd <= 39)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 >= 26) && (Rxd_dl1 <= 39)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 Col_dl1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 Col) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 216) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 242) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 72) && (MTxD_dl1 <= 146) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 15)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 219) && (MTxD <= 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 36) && (MTxD <= 52) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Speed >= 1) && (Speed <= 2)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 216) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 65) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 137) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 56) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 99) && (Rxd_dl1 <= 144) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 18) && (MTxD <= 76) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 56) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 71) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 71)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 71)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Col) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Col_dl1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn_dl1 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Line_loop_en ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Line_loop_en ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 249) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 144) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 197) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 185) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 54) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 142) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 18) && (MTxD <= 103) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 236) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 142)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 140) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 40)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 142) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 217) && (MTxD <= 239)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 76) && (MTxD <= 98)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 175)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 175)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 76) && (MTxD <= 98)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 175)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD >= 242) && (MTxD <= 248)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 65) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 21) && (Rxd <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD >= 112) && (MRxD <= 157)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD >= 10) && (MRxD <= 13)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 144) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Txd >= 0) && (Txd <= 2)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 196)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 144) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 175)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 176) && (MTxD <= 187)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 89) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 65) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 3)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_odd_data_ptr) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !MTxEn_dl1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 144) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 76) && (MTxD <= 98)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 107) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 175)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 143) && (Rxd_dl1 <= 154)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 143) && (Rxd <= 154)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed >= 0) && (Speed <= 1)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 175)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 107) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 57) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 107) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) && MTxEn_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 190)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd >= 46) && (Rxd <= 87)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 >= 209) && (Rxd_dl1 <= 224) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 30) && (Rxd <= 41) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 Crs_dl1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 179) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 >= 193) && (MTxD_dl1 <= 208) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 171) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD_dl1 >= 27) && (MTxD_dl1 <= 28) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD >= 45) && (MTxD <= 82) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MCrs_dv ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 142) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD >= 18) && (MTxD <= 76) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 171) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 41) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 130) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_dv_dl2 ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MTxD >= 142) && (MTxD <= 232)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MRxD >= 76) && (MRxD <= 79)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 41) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 142) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 !Col) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 130) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MTxEn_dl1 ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Txd >= 3) && (Txd <= 4)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 Crs) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd_dl1 >= 46) && (Rxd_dl1 <= 87)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd >= 209) && (Rxd <= 224) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd_dl2 >= 209) && (Rxd_dl2 <= 224)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MRxErr ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 MCRS) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD >= 76) && (MRxD <= 79) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 >= 79) && (Rxd_dl2 <= 130) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 !Col_dl1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 140) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_er ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_er_dl1 ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 >= 84) && (Rxd_dl2 <= 142) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 2) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!MCRS && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 174)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Speed >= 1) && (Speed <= 2)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd >= 115) && (Rxd <= 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD >= 96) && (MTxD <= 124) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD >= 182) && (MTxD <= 190) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 199) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Tx_odd_data_ptr ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Tx_en ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 MCRS) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 142)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Rx_er) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Crs) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 204) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MTxD_dl1 >= 75) && (MTxD_dl1 <= 113)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD >= 127) && (MRxD <= 240) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 236) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD >= 69) && (MTxD <= 190) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 158) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Txd == 0) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MRxD >= 0) && (MRxD <= 8)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 !Tx_odd_data_ptr) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 MRxErr) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 67)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 199) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Speed == 3)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 40)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Rx_er_dl1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 40) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Crs_dl1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 MCrs_dv) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 57) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 53) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !MTxEn ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Speed >= 6) && (Speed <= 7) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 33) && (MRxD <= 34) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 165) && (MTxD_dl1 <= 224) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD >= 168) && (MTxD <= 176) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 78) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && Rx_odd_data_ptr ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 185) && (Rxd <= 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD >= 29) && (MTxD <= 67) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 185) && (Rxd_dl1 <= 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 252) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD >= 43) && (MTxD <= 157) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd >= 0) && (Txd <= 12) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MRxErr ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col_dl1 ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) ##1 Col ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_odd_data_ptr ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er_dl1 ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) ##4 Col) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 158) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) ##2 !Col ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Tx_en ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MCrs_dv ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Tx_en ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 3) && (Speed <= 4) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 3) && (Speed <= 4) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn_dl1 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Tx_en ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MCrs_dv ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 3) && (Speed <= 4) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Line_loop_en ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn_dl1 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MCrs_dv ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv_dl1 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed >= 0) && (Speed <= 2) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 166) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MRxErr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 7) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 175) && (Rxd <= 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs_dl1 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 224) && (Rxd_dl1 <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 115) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) ##2 Crs_dl1 ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn_dl1 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 224) && (Rxd <= 244) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 61) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCRS ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 100) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Rx_dv_dl2 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 88) && (MTxD <= 98) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Tx_en ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 6) && (Speed <= 7) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 115) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 181) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 142) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD >= 127) && (MRxD <= 128) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MCRS ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MCrs_dv ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 45) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !Line_loop_en ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 21) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 Rx_dv ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !Rx_er ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 Rx_dv_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl1 >= 164) && (Rxd_dl1 <= 217)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !MRxErr ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 25) && (Rxd_dl2 <= 93) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 85) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Txd == 0)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 !Tx_en) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 146) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Speed >= 4) && (Speed <= 6)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 15) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd >= 164) && (Rxd <= 217)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD >= 60) && (MTxD <= 72) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 184) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd >= 176) && (Txd <= 200) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 203) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !Rx_er_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCRS ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Tx_odd_data_ptr ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 61) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 115) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 235) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 219) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Line_loop_en) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Rx_dv_dl2 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 101) && (Rxd <= 115) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 !Col) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCRS ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl2 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Speed >= 1) && (Speed <= 4)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd_dl1 >= 16) && (Rxd_dl1 <= 117)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 219) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 230) && (MTxD <= 248) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 !Col_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Crs) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Tx_odd_data_ptr ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !Rx_dv_dl2 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 0) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && Tx_odd_data_ptr ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 61) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 128) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd >= 16) && (Rxd <= 117)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) ##3 Tx_en) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MRxD >= 142) && (MRxD <= 181)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) ##3 Tx_en) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 235) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MTxD_dl1 >= 115) && (MTxD_dl1 <= 123)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 MCRS) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MTxD >= 150) && (MTxD <= 159)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Txd == 0)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 61) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Crs_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs_dl1 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 !Tx_en) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) && MTxEn ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 MTxEn) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 !Tx_odd_data_ptr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 182) && (MTxD <= 235) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Crs_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 224) && (Rxd_dl2 <= 244) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 230) && (MTxD <= 248) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 211) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 100) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 45) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 0)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 18) && (MTxD <= 100) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 115) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MCrs_dv ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Tx_en ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD >= 127) && (MRxD <= 128) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 36) && (MTxD <= 45) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 0) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 88) && (MTxD <= 98) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MRxErr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs_dl1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 7)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Col_dl1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD >= 127) && (MRxD <= 128) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MRxErr) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 6) && (Speed <= 7) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv_dl1 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MCrs_dv ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Tx_en ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 0) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 61) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 224) && (Rxd_dl2 <= 244)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl2 ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed >= 6) && (Speed <= 7) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 0) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 0)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 181) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 115) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 224) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Rx_er_dl1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD >= 230) && (MTxD <= 248) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 7)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 219) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 >= 224) && (Rxd_dl2 <= 244)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MCRS) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 224) && (Rxd <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MCRS) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 >= 224) && (Rxd_dl1 <= 244) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 181) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 142)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd >= 224) && (Rxd <= 244) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Crs_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_odd_data_ptr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD >= 122) && (MTxD <= 142)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !Tx_odd_data_ptr) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 61) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD >= 88) && (MTxD <= 98) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 175) && (Rxd <= 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd >= 175) && (Rxd <= 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed >= 0) && (Speed <= 2) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed >= 0) && (Speed <= 2) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Line_loop_en ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 15) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 15) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 183) && (MTxD_dl1 <= 223) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 Rx_dv_dl2 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 Tx_en ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 Rx_odd_data_ptr ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 93) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 225) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 225) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 38) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 0) && (Txd <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 85) && (Rxd_dl2 <= 175) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 85) && (Rxd_dl2 <= 175) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 57) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 110) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 110) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 65) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 15) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 15) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 45) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 33) && (MRxD <= 43) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 76) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((MTxD == 9)) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 0) && (Rxd_dl2 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Rxd_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((Rxd == 99) && (Rxd_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Rxd_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 0) && Rx_dv) |-> Reset);
assert property(@(posedge MAC_rx_clk) (Reset) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 0) && (Speed == 1)) |-> Reset);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Rxd_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Rxd_dl1 == 0)) |-> Reset);
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 255) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 240) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 62) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 62) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 62) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 62) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 246) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 127) && (MRxD <= 246) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 23) && (MTxD <= 252) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 252) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 171) && (MRxD <= 246) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 117) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 79) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 79) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 44) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 87) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 97) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 199)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 192)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 241)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 148) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 211)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 124) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 226) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 171) && (MRxD <= 201) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 192)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 201) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 192) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 245)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && Line_loop_en) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Speed == 2)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 31)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 39)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 241)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 194)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 226) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 85) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && Rx_odd_data_ptr) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 192) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 143)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && Tx_en) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 237)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Rxd_dl2 == 130)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 199)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 168) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 65) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 140) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 207) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 107) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 17) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 76) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 169) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 173) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 172) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 249) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 86) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 229) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 207) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 200) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 31) && (Rxd_dl2 <= 117) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 133) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 52) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 237) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 249) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 175) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 48) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 214) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 89) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 200) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 222) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 247) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 168) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 1) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 195) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 40) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 201) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 87) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD == 87) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 237) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 174) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 56) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 65) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 75) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 234) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 48) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 98) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 215) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 74) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 237) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 151) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 176) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 215) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 237) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 174) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 103) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 96) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 85) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 169) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 173) && (Txd <= 200) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 9) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 175) ##1 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 168) && (Rxd <= 249) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 175) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 31) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 85) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 189) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 164) ##2 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD == 195) ##3 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 186) ##4 1) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 !Col_dl1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 !MTxEn_dl1 ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 (Rxd_dl2 == 245) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 112) && (MRxD <= 248) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 Rx_er ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 (Rxd == 165) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 !Line_loop_en ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (MTxD == 235)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 48) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 48) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 161) && (Rxd_dl2 <= 207) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 MRxErr ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 Rx_dv) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 !Col) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (MTxD == 144) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 189) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 Rx_dv_dl2 ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 MTxEn_dl1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 104)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 14) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (MRxD == 128)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (Rxd == 245) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (Speed == 5) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (Rxd_dl2 == 206) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 9) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 97) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 Rx_er_dl1 ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 Crs_dl1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 MCrs_dv ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 Crs) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 (Rxd_dl1 == 165) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 151) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 Tx_odd_data_ptr ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 MTxEn_dl1 ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (Txd == 0) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 (Rxd_dl1 == 245) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 201) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 121)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 Rx_dv_dl1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (Rxd_dl1 == 181)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (Rxd_dl2 == 165)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 247) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 241) && (Rxd_dl2 <= 243) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##2 (MTxD == 25) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (Rxd == 181)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 (Speed == 3)) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 23) && (MTxD <= 89) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##3 MCRS) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 161) && (Rxd_dl1 <= 207) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && (Speed == 4) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 185) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Rx_er_dl1 ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Rx_dv_dl1 ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 131) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 12) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 209) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Rx_er ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd == 206) ##2 !Col ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && (Txd == 0) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 206) ##2 !Col ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 161) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 89) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 234) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 2) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Col_dl1 ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Rx_dv_dl2 ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && MTxEn ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Col ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 206) && (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 184) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 78) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 12) && (Txd <= 14) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 131) && (Rxd_dl1 <= 183) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 14) && (Txd <= 15) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 185) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 142) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && MRxErr ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 201) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 133) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 125) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##2 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 31) && (Rxd_dl2 <= 72) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 206) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 50) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 65) ##4 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 124) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 30) && (Rxd_dl2 <= 56) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && Rx_dv ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##1 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 131) && (Rxd <= 183) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd == 206) && (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 248) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 148) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 125) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 140) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 201) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 187) && (MTxD <= 255) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 198) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 179) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 200) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 198) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 204) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 148) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 10) && (Txd <= 14) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 86) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 95) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 215) && (MTxD <= 255) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 64)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Col ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 85) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 188) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 70) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MTxD == 205) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er_dl1 ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MCRS ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (MTxD_dl1 == 28) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (MTxD == 217) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 9) && (Txd <= 15) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MRxD == 0) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd == 110) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MRxErr) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Rxd_dl2 == 110) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd_dl1 == 110) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Speed == 1) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs_dl1 ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 !Tx_odd_data_ptr ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MTxD_dl1 == 6) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCrs_dv ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Tx_odd_data_ptr ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (MTxD == 232)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 9) && (Txd <= 33) ##4 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs_dl1 ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (MTxD_dl1 == 190)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 12) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn_dl1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd == 162) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col_dl1 ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Speed == 3) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MTxEn ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col_dl1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs_dl1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Line_loop_en ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Rxd_dl2 == 16) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Rxd_dl1 == 84)) |-> (Txd >= 192) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 185) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 241) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 206) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 225) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs_dl1 ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Txd == 0) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MCRS) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 86) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er_dl1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 Tx_en) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 84) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Line_loop_en) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 162) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 153) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 MTxEn_dl1 ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col_dl1 ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCRS ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MCRS ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col_dl1 ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (Speed == 4)) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MRxErr ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Speed == 7) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 143) ##4 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 28) ##1 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col ##2 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 44) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 48) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 74) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 44) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 174) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 169) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 197) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 48) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 169) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 225) && (Rxd_dl2 <= 250) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 158) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 113) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 248) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 158) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 247)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 39)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##4 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && Tx_en) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && Rx_dv) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd == 255)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 255)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 112) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 112) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 106) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && Rx_dv_dl1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 192) ##1 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Speed == 2)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 115) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 115) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##1 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 171)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 195) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 89) ##1 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 169) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 89)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 9) ##2 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 176) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##2 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 195) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 53) && (Txd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##4 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##1 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 172) ##4 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##2 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 143) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 98) ##4 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##4 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 17) ##3 1) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 176) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn_dl1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 MTxEn_dl1 ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (MTxD == 232)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs_dl1 ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 188) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 225) && (Rxd_dl2 <= 250) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Speed == 7) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col_dl1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##4 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col_dl1 ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 71) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Rxd_dl2 == 110) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Line_loop_en ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 40)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 232) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (MTxD_dl1 == 28) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 218)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 110)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 72)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MCRS ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs_dl1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er_dl1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (MTxD_dl1 == 190)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd_dl1 == 110) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd == 162) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MTxD == 205) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MCRS ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Speed == 3) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs_dl1 ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 !Tx_odd_data_ptr ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MTxEn ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MRxD == 0) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd == 110) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col_dl1 ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCRS ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 162) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col_dl1 ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MRxErr ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs_dl1 ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (Speed == 4)) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Tx_odd_data_ptr ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (MTxD == 217) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 225) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Txd == 0) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCrs_dv ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 250)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MTxD_dl1 == 6) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Line_loop_en) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 232) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MRxErr) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er_dl1 ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##4 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 Tx_en) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 225) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Rxd_dl2 == 16) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MCRS) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 74) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 237)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 206)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 185) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 193) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 206) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Speed == 1) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 89) ##2 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 225)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 !Rx_odd_data_ptr ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (Rxd_dl2 == 89) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 !MCRS) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 172) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 Rx_dv ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 Rx_dv_dl2) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 !Rx_dv_dl2 ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (MTxD_dl1 == 197) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 MTxEn_dl1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 (MTxD_dl1 == 176) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 Tx_en) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 124) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 9) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 128) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 (Speed == 4) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 219) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 !Line_loop_en ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && Rx_odd_data_ptr ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (Speed == 1) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 !Crs) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##1 !Col ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 219) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 !MTxEn ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 Crs_dl1 ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 Crs ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 (MTxD_dl1 == 125)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##1 (Rxd_dl2 == 185) ##3 1) |-> (Txd >= 127) && (Txd <= 189));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 199) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 Rx_odd_data_ptr) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 MCrs_dv) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 (Rxd_dl2 == 191) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (Rxd_dl1 == 191) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (MTxD == 135) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 (Txd == 0) ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 MCRS ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 !Rx_dv_dl1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 197) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && (Rxd == 191) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 (Speed == 7)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) && Tx_odd_data_ptr ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 !Rx_dv) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 123) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##4 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 Rx_dv_dl1 ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 (MTxD == 144)) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 255) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 195) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 254) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 44) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) ##1 !Col ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##2 !Crs_dl1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 6) ##1 !Tx_en ##1 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 70) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 44) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 101) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 144) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 101) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 254) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 48) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206) ##2 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 72) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 112) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 112) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 48) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 112) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 115) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 206) && (MTxD <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 74) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 112) && (MTxD <= 162) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 115) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 62) && (Rxd <= 125) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 64) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 115) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 75) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 255) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 62) && (Rxd <= 125) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 75) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 115) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 175) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD == 209) ##3 1) |-> (Txd >= 57) && (Txd <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 111) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 164) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 111) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 87) && (Rxd <= 173) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 167) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 148) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##4 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 39) && (Rxd_dl1 <= 70) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 193) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 39) && (Rxd <= 70) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 87) && (Rxd_dl1 <= 173) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 112) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 106) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 129) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 254) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 173) && (Rxd <= 255) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 MRxErr) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 Rx_er_dl1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 70) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Rx_dv) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Col) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Rx_dv_dl2) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 70) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 121) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 MTxEn_dl1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 (Rxd == 157)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 207) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd == 159) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Rx_dv_dl1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 159) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) && (Speed == 3) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 137) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Col && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 (Speed == 1)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 Rx_er) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Col_dl1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) && (Txd == 0) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 (Rxd_dl1 == 157)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 70) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 137) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 !Rx_odd_data_ptr) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 203) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 (MTxD_dl1 == 61)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 9) ##1 (MTxD == 30)) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 122) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##2 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 131) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 3) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 76) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 238) ##2 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##3 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 116) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 50) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 75) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 124) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##4 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 95) ##2 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 153) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 238) ##2 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 72) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 153) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 250) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 208) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 249) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 61) && (Rxd_dl2 <= 125) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) ##4 Col_dl1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 171) && (MTxD_dl1 <= 249) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 123) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 173) && (Rxd <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 67) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCrs_dv ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 Rx_dv_dl2) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 67) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs_dl1 ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 Line_loop_en) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 !Rx_dv ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 MCrs_dv ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !MCrs_dv) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) ##1 MTxEn ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 !Rx_dv_dl2 ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCRS ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 Tx_en ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) ##3 MTxEn ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !Tx_en) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 !Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 !Rx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 200) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl1 ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##4 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !MRxErr) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 125) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 !MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Col ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 111) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 203) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 (MRxD == 0) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##2 (MTxD_dl1 == 48) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (Speed == 5) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MRxD == 0) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) ##2 !MTxEn ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_dv_dl2 ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 95)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 (MTxD == 100)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MTxD == 59) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv_dl1 ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !Tx_odd_data_ptr) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) ##2 !MTxEn ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 (MTxD_dl1 == 61)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !Rx_er_dl1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 54)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er_dl1 ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 (MRxD == 0)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 (Speed == 7)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 144) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 218)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Line_loop_en ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 MRxErr ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 214) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !Rx_er) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 86) ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 124) && (Rxd_dl2 <= 158) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 136)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 172) && (Rxd_dl1 <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 190) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 185) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 190) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 179) && (MTxD <= 252) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 124) && (Rxd_dl2 <= 158) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (MTxD >= 84) && (MTxD <= 100)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 172) && (Rxd <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 185) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Line_loop_en ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 190) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Speed >= 6) && (Speed <= 7)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Line_loop_en ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Line_loop_en ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 49) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 (Speed == 4)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 (MTxD == 88) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 209) && (MRxD <= 248) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && Col_dl1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && Tx_en ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 237)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 252) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 MTxEn_dl1 ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && Col) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 (MRxD == 211)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd == 47) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 Rx_dv_dl1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 250) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##4 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 232) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && (Speed == 0)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && Rx_odd_data_ptr) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !MTxEn) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 (Speed == 5) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !Rx_odd_data_ptr) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 MCRS ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 131) && (MRxD <= 195) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && (Txd == 0)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 Rx_er) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && (Rxd_dl2 == 211) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 MRxErr) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && (Rxd_dl2 == 252)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 !MCrs_dv ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && Rx_dv_dl2) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 (MTxD_dl1 == 93)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 47) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 169) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 (MTxD_dl1 == 13) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Rx_er ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 167) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 (MRxD == 0) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 (Txd == 10) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 Rx_er_dl1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 93) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 54) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 Rx_dv ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 232) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 167) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##2 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !Crs) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 191) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 169) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !Rx_dv_dl2) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 243) && (MTxD == 135)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 !Line_loop_en ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !MCRS) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##3 MRxErr ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 252) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 Rx_dv) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 77)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 (Txd == 3)) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 250) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##1 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 32)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##1 !Crs_dl1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##3 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##4 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##2 1) |-> (Rxd_dl2 >= 56) && (Rxd_dl2 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 192)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 149)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 157)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && (Speed == 1) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 173) && (Txd <= 237) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 206) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd == 193) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Rxd == 196)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 250) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MRxErr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Col_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_dv_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 192) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Crs) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MTxEn_dl1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 199) ##3 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 176) && (Txd <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 6) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_er) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 193) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MCRS) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Tx_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Tx_odd_data_ptr) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_er_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 MRxErr) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 218) && (Rxd_dl1 <= 232) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Speed == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 133) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 76) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MCrs_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MTxEn) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Tx_en) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Rxd_dl1 == 196)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_er) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_odd_data_ptr) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Txd == 8)) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 169) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 137) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MCrs_dv) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 57) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_er_dl1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 218) && (Rxd <= 232) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Col) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Crs_dl1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Rxd_dl2 == 193)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_dv_dl2) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 15) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 98) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 237) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MTxEn_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 108) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 133) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 133) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 154) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 46) && (MTxD_dl1 <= 96) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 112) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 195) && (MRxD <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 153) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 248) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 112) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 248) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 252) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##3 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 200) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##4 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 250) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 239) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 239) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 254) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 123) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 77) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 162) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 123) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 137) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 164) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 133) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 133) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Col_dl1 ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !Line_loop_en ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !Col_dl1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 Tx_en) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_er_dl1 ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_dv_dl2 ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Rxd_dl2 == 21) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 (Rxd_dl2 == 154)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_er ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !Rx_er) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 !Line_loop_en) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 Crs_dl1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 Crs_dl1 ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 Crs) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !Rx_er ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !Rx_er_dl1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 Tx_odd_data_ptr ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 Rx_dv_dl1 ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 157)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_dv_dl1 ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !MRxErr) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 Crs ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 133) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 (Rxd_dl1 == 203)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !Rx_odd_data_ptr ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 184)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_dv ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##4 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 78) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 MCRS ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 195) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Line_loop_en ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 116) && (MTxD <= 175) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !MRxErr ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (MTxD == 112) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 MCrs_dv) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 (Rxd == 203)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 (MTxD == 44)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 (Speed == 3)) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 MTxEn) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !MRxErr ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Rxd == 154) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 MCrs_dv ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !Col) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Col ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 152) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (MTxD_dl1 == 224) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !Rx_dv_dl2 ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Rx_odd_data_ptr ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Speed == 7) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 116) && (MTxD <= 175) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 MCRS) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 32) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 199) && (MRxD <= 218) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 102)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 133) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 !MTxEn_dl1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !MTxEn) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Rxd_dl1 == 154) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 185) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 76) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 Rx_dv ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 185) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 MTxEn_dl1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Tx_odd_data_ptr ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 !MCrs_dv) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (Rxd == 238)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 78)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (Rxd_dl2 == 190)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (Rxd_dl1 == 238)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 157)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 !Rx_er_dl1 ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 (MTxD == 232) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 131) && (Rxd_dl2 <= 185) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 107) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 (Rxd_dl2 == 10) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (Txd == 7)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (MTxD == 74)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (MTxD_dl1 == 196)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##4 !Rx_dv_dl2) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##4 (Speed == 7)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 (Txd == 3) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 78)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 102)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 (Speed == 2) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##1 (MTxD_dl1 == 57) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 184)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##4 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 64)) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Crs ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Rxd_dl1 == 21) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (MRxD == 157)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Col ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Tx_en) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (Txd == 0)) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##3 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Rx_dv) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 133) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 137) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_dv_dl2 ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 48) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 Tx_en ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 230) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (MTxD_dl1 == 17) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (MTxD_dl1 == 26) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 48) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_dv_dl2 ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !MCRS) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !MCrs_dv) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (MTxD_dl1 == 116)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Rxd == 21) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_dv ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) && Tx_odd_data_ptr ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MCrs_dv ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Crs_dl1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Crs) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 Crs_dl1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_dv ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD == 79) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col_dl1 ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !MTxEn ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Col_dl1 ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 Line_loop_en ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Txd == 0) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Tx_en ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Tx_en ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Tx_odd_data_ptr) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Col ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 176) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 185) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Rx_dv_dl1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (Speed == 6) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd == 190) ##4 Rx_dv) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (Txd == 0) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 79) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 MTxEn) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Speed == 2) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (MTxD == 238) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (Rxd_dl1 == 190) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && Rx_dv_dl2 ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Col_dl1 ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 !Tx_en ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (MTxD_dl1 == 208) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 51) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 27) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 26) && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD == 100) && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !MCRS ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 170) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Line_loop_en ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (Rxd == 190) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (MTxD == 52) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (MRxD == 14) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 MCrs_dv ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && Col ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (Speed == 3) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !MRxErr ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 !Line_loop_en) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_er_dl1 ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 !Tx_odd_data_ptr ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !Rx_er ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Rxd_dl2 == 193) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (Speed == 7) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 !MTxEn ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !Rx_dv_dl1 ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Speed == 0) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd == 230) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 MTxEn ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && Col_dl1 ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 190) ##4 Rx_dv) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 MCRS) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_er ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !Rx_er_dl1 ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (MTxD == 217) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Rx_dv_dl2) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !Rx_er_dl1 ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (Txd == 14) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Tx_odd_data_ptr ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##3 (Rxd_dl2 == 125) ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (Rxd_dl1 == 125) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD == 79) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 (Rxd == 125) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Line_loop_en) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && (Speed == 4) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && (Txd == 0) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 41) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 10) ##3 Rx_er_dl1 ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd == 10) ##3 Rx_er_dl1 ##1 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD == 139) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 108)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD == 176) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 !Crs ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##2 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && (Rxd == 10) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && (Rxd_dl1 == 10) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 138) && (MTxD <= 255) ##4 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !Rx_er ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !Col_dl1 ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (MTxD_dl1 == 85) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MTxEn ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Crs_dl1 ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 158) && (Rxd <= 185) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 121) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Txd == 13) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Col_dl1 ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MCRS ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (MRxD == 0) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (Speed == 1)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Col_dl1 ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Crs ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Crs_dl1 ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (MRxD == 0) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (Txd == 11)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 192) ##1 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MRxErr ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && MRxErr ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##1 Crs ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_er ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 MTxEn) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 Crs_dl1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (Txd == 11)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##3 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (MRxD == 13) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (Speed == 1)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MCRS ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (MRxD == 0)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (MRxD == 13) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 72) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Crs ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 158) && (Rxd_dl1 <= 185) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_er ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 191) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (MTxD == 110) ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 Line_loop_en ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##4 Rx_dv) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_dv_dl1 ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 190) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 Rx_dv_dl2 ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Txd == 0) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 MCRS) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MTxEn_dl1 ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd == 190) && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Speed == 0) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Speed == 4) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 185)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Tx_en ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 MTxEn_dl1 ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (MRxD == 79) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 225) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 Crs) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (MTxD_dl1 == 116)) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !Col ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 230) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !MRxErr ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_odd_data_ptr ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (MRxD == 157) ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 Rx_odd_data_ptr ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 !Line_loop_en) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_er_dl1 ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && MRxErr ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 MRxErr ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 128)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_dv ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 Crs) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 148) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_er ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd == 193) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !MTxEn ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MRxErr ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 51) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##3 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (MTxD == 238) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 193) && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 121) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Rx_dv ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 151)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Col ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !Rx_dv ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##2 (MRxD == 0)) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !Tx_en ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 199)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 !Crs_dl1 ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 176) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Line_loop_en ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Col ##1 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) ##2 !MCRS ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_er ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd == 230) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 148) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 78)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) && Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD == 79) && MTxEn_dl1 ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Rxd_dl2 == 190) ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv_dl1 ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (MRxD == 79) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 !MTxEn_dl1 ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##1 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 172) ##4 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 112) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 166) && (Rxd_dl1 <= 176) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##2 (MRxD == 6) ##2 1) |-> (MRxD >= 206) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 166) && (Rxd <= 176) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##3 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 110) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((MRxD == 248) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##4 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 65) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##2 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 119) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##4 1) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> (Txd >= 89) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> (MRxD >= 65) && (MRxD <= 151));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 110) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 103) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 191) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 162) && (MTxD <= 252) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 254) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 253) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Rxd_dl2 == 115)) |-> (Txd >= 157) && (Txd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 121) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd == 193) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 3) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd == 196)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !MTxEn) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 157)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 145) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl1 == 193) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 113) && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Crs ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Crs) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Col ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD_dl1 == 113) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Speed == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Line_loop_en ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 153) && (MTxD <= 193) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 127)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD == 67) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MCRS ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Rx_dv_dl2) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 237) && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 225) && (Rxd_dl1 <= 241) && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 252) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 178) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 225) && (Rxd <= 241) && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 193) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_dv_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 99) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 149)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 136) && (Rxd_dl2 <= 254) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 96) && (MTxD <= 167) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Rx_dv ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Crs_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 32)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 122) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Rx_dv_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd >= 43) && (Rxd <= 193) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MCrs_dv ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 178) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 MCRS) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 255) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 93) ##3 (Txd == 200) ##1 1) |-> (MRxD >= 53) && (MRxD <= 133));
assert property(@(posedge MAC_rx_clk) ((Txd == 192)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_er_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !MRxErr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD >= 67) && (MTxD <= 69) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Col_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MRxD == 0) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 237)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MTxEn ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Line_loop_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 74) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_er) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd_dl2 == 193)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl2 >= 225) && (Rxd_dl2 <= 241) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd_dl1 == 196)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCRS ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Crs ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 52) && (MTxD_dl1 <= 103) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 118) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 118) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 167) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 78) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 193) && (MTxD <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) && MTxEn ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 2) && (Txd <= 4) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 77) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 78) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 (MRxD == 4)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 65) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 (MTxD_dl1 == 116)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd == 93) && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 144) && (Rxd_dl1 <= 201) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 93) && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 !Col_dl1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) && Col_dl1 ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 MTxEn_dl1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) && Line_loop_en ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 143) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 250) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 144) && (Rxd <= 201) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 (Speed == 6)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 70) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 Crs_dl1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) && MCrs_dv ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 MCrs_dv) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 206) && (Rxd_dl2 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 !Col) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 (Txd == 4)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 Crs) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 (Rxd_dl2 == 93)) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD == 65) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 48) && (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 3) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 Line_loop_en) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 103) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 123) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 20) && (MTxD <= 138) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 174) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) ##1 MCRS) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 1) && Col ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 89) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 133) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 44) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 136) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 44) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 133) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 104) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 129) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 181) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 112) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Crs ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 65) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 104) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 15) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 10) && (MTxD_dl1 <= 84) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 72) && (Rxd_dl2 <= 140) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 184) && (MTxD <= 252) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 148) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCRS ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 181) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 148) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 52) && (MTxD_dl1 <= 74) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 107) ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 49) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 48) && (Rxd <= 81) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 72) && (Rxd_dl2 <= 140) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 200) && (MTxD <= 254) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 10) && (MTxD_dl1 <= 84) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 144) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 107) ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD == 63) && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 93) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 181) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 168) && (MTxD <= 209) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 159) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 159) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 144) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 88) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 84)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && Rx_dv_dl2) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 158) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && MTxEn_dl1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 158) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && Rx_odd_data_ptr) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 107)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MRxErr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && MTxEn_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 51) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 215) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD == 219) && (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD == 76) && (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Crs_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MCrs_dv) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 6) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_er_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 125) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 48) && (Rxd <= 81) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 209)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 153) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 48) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 144) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 88) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 250) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Crs) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 98) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 15) && (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_er) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 48) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 51) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 43) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd == 209)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MCRS) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 168) && (MTxD <= 209) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 215) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 143) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 211)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 144) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 176) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 206) && (MTxD <= 254) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 250) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 125) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl2) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD == 219) && (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 183) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 84) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MRxErr) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 183) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MCRS) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Crs ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 166) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 174) && (Rxd_dl1 <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Crs) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && MCrs_dv) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 38)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 153) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 70) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 15) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 193) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 131) && (MTxD_dl1 <= 249) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 6) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 175) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 70) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 175) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MCRS ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_er) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_er_dl1) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Crs_dl1) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 211)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl2) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 15) && (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 174) && (Rxd <= 255) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 189)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 253) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 252) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 166) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 143) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 254) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 74) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Rxd_dl1 == 158)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 65) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 75) && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 140) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Crs_dl1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Rx_dv_dl2) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 133) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd == 75) && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !MCRS) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Rxd == 158)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !MTxEn_dl1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Tx_en) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Rxd_dl2 == 75)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 26) && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 65) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 100) && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 148) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Rx_er_dl1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 37) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Speed == 4)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (Txd == 14)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !MRxErr) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Rx_er) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 145) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Crs) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 81) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 75) && (Rxd_dl2 <= 137) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 143) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Rx_odd_data_ptr) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 (MRxD == 97)) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 !Line_loop_en) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##1 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 81) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 195) && (Rxd_dl1 <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 99) && (Rxd_dl1 <= 140) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 143) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 192) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 145) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 98) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 143) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 254) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 254) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 186) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 145) && (MTxD <= 252) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 121) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 14) && (MRxD <= 15) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD == 14) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 224) && (MTxD_dl1 <= 245) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 186) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 253) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCrs_dv) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCRS) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Txd == 10)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 139) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 78) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 118) && (MTxD <= 184) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 15) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Rxd_dl2 == 9) ##1 1) |-> (MRxD >= 142) && (MRxD <= 201));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Tx_odd_data_ptr ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 218) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 40) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 195) && (Rxd_dl2 <= 254) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 218) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs_dl1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 124) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 65) ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col_dl1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_odd_data_ptr ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 118) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 50) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD == 64) && (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd == 56) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 56) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd_dl1 == 225)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !MTxEn) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl2) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_odd_data_ptr) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd == 225)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 6) && (MTxD_dl1 <= 111) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Speed == 5)) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##1 (Txd == 97)) |-> (MTxD_dl1 >= 136) && (MTxD_dl1 <= 185));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 49) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 222)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl2 ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Tx_en) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 72) && (Rxd_dl2 <= 137) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 148) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 198) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && Rx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 3) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 198) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MRxErr) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Rx_odd_data_ptr) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 17) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Rxd_dl2 == 21)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Rxd == 48)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 MCRS) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 198) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Crs) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 21) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Rxd_dl1 == 48)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 65) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 5) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 MTxEn_dl1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && MCrs_dv ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 121) ##3 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 75) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 115) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Crs_dl1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 103) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 75) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 MCrs_dv) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd == 21) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && Col ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 37) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 64) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 139) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Tx_odd_data_ptr) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 124) && (MTxD <= 254) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && Col_dl1 ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 165) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 17) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 75) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 68) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 75) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && Tx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 174) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Txd == 0)) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Tx_en) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Rx_er_dl1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Rx_er) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 191) && (Rxd_dl2 <= 254) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 84) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 200) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 118) && (MTxD <= 186) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) && Rx_dv_dl2 ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 162) && (MTxD <= 208) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Crs_dl1 ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 245) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd == 254) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd == 238) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Line_loop_en ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Speed == 2) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Line_loop_en ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MCrs_dv ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD_dl1 == 236) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl1 == 254) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 !Line_loop_en) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl2 == 238) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Rxd_dl2 == 254) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd == 15) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MTxEn ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 (Speed == 3) ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !Crs_dl1 ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 !Line_loop_en ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 (MRxD == 184)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 MCRS ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 85) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 143) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 85) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Col ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 (MTxD_dl1 == 61)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 85) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##3 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && Rx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MRxD == 15) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && Rx_dv_dl2 ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD == 181) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Col ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_dv ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Crs ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !Crs ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 68) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Col_dl1 ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 199) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 169) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 168) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 157)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 89)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_er ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 81) && (Rxd_dl2 <= 148) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 238) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 Crs_dl1 ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MRxD == 116) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 !Tx_odd_data_ptr) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 (MRxD == 184) ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##3 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 MRxErr) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 84) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD_dl1 == 15) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 12) && (MRxD <= 17) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 MRxErr ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD_dl1 == 235) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 12) && (MRxD <= 54) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Col_dl1 ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 (MTxD == 30)) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Tx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 214) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Speed == 7) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && MCRS ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 !Tx_en ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD == 64) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 Rx_er_dl1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) && MTxEn_dl1 ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 185) && (Rxd_dl2 <= 254) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd == 8) ##2 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 Tx_en) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 107) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 122) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 85) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 MTxEn ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##2 Rx_er) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD == 74) ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 Crs ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd == 7) ##1 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 88) && (MTxD <= 167) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) && MTxEn ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Speed == 4)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Rx_dv_dl2) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 Rx_dv) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !Rx_dv_dl2) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 237) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !Crs) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Txd == 15)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !MCRS) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 == 44)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Rx_dv_dl2 ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 121) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 187) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 151) && (MTxD_dl1 <= 193) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !MTxEn) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (MRxD == 0)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 211) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (MTxD == 192)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Crs_dl1 ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 Col_dl1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 124) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 Rx_dv_dl1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 85) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 157) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Rx_er_dl1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 218)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_dv) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_dv ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MCRS ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 187) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 187) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !MTxEn) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Speed == 0) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD == 182)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 211) && (Rxd_dl2 <= 254) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 151) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 3) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 127)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !MRxErr ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !Rx_odd_data_ptr) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 2) && (MTxD_dl1 <= 84) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !MTxEn_dl1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (MTxD_dl1 == 4)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_er_dl1 ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !Crs_dl1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Line_loop_en ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 == 196)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Crs_dl1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd_dl1 == 196) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Crs) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 225) && (Rxd_dl1 <= 241) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 225) && (Rxd <= 241) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 249) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MCrs_dv) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 113) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Rx_er) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 Col) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 72) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 65) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Rx_odd_data_ptr ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (MTxD_dl1 == 37)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Speed == 7)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 230) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 230) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 (Rxd_dl1 == 148)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 161) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (MTxD_dl1 == 26) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 (Rxd_dl2 == 196)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd_dl2 == 193) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MTxEn_dl1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 MCRS ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_dv_dl1 ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 MRxErr) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 149)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MTxEn_dl1 ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 == 202)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 == 37)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 95) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 255) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 149) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 (MTxD_dl1 == 17)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 187) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 161) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 (Rxd == 148)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 121) && (Rxd <= 187) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 169) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 (MTxD == 217)) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (MTxD == 110) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !MTxEn ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 34) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 0)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 !Tx_en) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##2 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 45) && (MTxD_dl1 <= 86) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 52) && (MTxD_dl1 <= 106) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_dv_dl1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Crs ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 236) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 (Rxd == 196) ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 == 219)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 !Rx_er ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Speed == 3)) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##3 !MCRS) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##2 Tx_odd_data_ptr ##1 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 108) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 249) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##3 (Txd == 0)) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd >= 43) && (Rxd <= 193) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCRS ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCrs_dv ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MCrs_dv) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_dv_dl2 ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl2) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_odd_data_ptr) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Txd == 0) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Speed == 2) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_en ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 121) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Rxd == 228)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (MTxD_dl1 == 232)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 99) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Tx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 105) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD >= 0) && (MRxD <= 237) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col_dl1 ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 64) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Rx_er_dl1 ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MTxEn ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er_dl1 ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && MRxErr ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Rx_dv_dl1 ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 165) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Txd == 173) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd == 97) ##2 1) |-> (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Crs_dl1 ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !Tx_en) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 51) && (MTxD_dl1 <= 96) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !MRxErr) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !Rx_er_dl1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl2 >= 225) && (Rxd_dl2 <= 241) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !Rx_er) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 116) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd_dl1 == 15) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 Rx_dv_dl2) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MRxD == 0) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Col_dl1 ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD_dl1 == 113) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl2 == 225) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Rxd_dl1 == 228)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Rx_dv ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (Speed == 7)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MCRS ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (MRxD == 0)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 193) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd == 193) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (MTxD == 100)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 98)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 44) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Rxd_dl2 == 219)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs_dl1 ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 6) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 211) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MTxEn) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (Txd == 0)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !MCrs_dv ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 95)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (Rxd_dl2 == 79)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 131) && (MTxD_dl1 <= 249) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 44) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (MRxD == 0)) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_odd_data_ptr ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !MCrs_dv) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 Col ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD == 67) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 MRxErr) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Crs ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er_dl1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd == 97) ##2 1) |-> (Rxd >= 107) && (Rxd <= 154));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD >= 40) && (MTxD <= 69) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Speed == 3)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 121) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 165) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (MTxD_dl1 == 8) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd_dl1 == 185) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Rx_odd_data_ptr ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl1 == 193) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 !Line_loop_en ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (MTxD >= 67) && (MTxD <= 69) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 113) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 40) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd == 185) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 132)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && MTxEn_dl1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd == 0)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 123) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && Rx_er ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 168) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 237) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 193) ##2 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Speed == 5) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && (Rxd == 15) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (MTxD_dl1 == 61)) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) && MRxErr ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 (Txd == 10) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 148) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 131) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Speed == 7)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !MRxErr ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 (Rxd_dl2 == 16) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 (MRxD == 0)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 Tx_odd_data_ptr ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !Rx_er_dl1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 (MTxD_dl1 == 13) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 99) && (Rxd_dl2 <= 148) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Rxd_dl2 == 190)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 MCrs_dv ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Tx_en ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 76) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 200) && (Rxd_dl2 <= 255) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 93) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 (MTxD == 88) ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##3 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 MTxEn ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv_dl1 ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MTxD_dl1 == 208) ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Speed == 2) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 133) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 76) && (Txd == 76) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 205) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd_dl2 == 15) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Line_loop_en ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Rx_dv) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (MTxD_dl1 == 183) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl2 == 84) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Txd == 13)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Tx_en) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Col ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl1 == 79) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD == 0) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 !MCRS ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd == 79) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd_dl1 == 190) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd_dl2 == 185) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Crs ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Rx_dv_dl1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Crs ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Rx_dv_dl2) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 MTxEn_dl1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Speed == 0) ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 218) && (MTxD_dl1 <= 250) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD == 174) ##1 1) |-> (Rxd_dl1 >= 56) && (Rxd_dl1 <= 102));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) ##2 Crs ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Rx_dv ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (MTxD_dl1 == 85)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col_dl1 ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 !MTxEn_dl1 ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MTxD_dl1 == 22) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Rx_odd_data_ptr ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MTxD_dl1 == 48) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 Col_dl1 ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 MCRS ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 151) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##2 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 MCRS) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MTxD == 176) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (MRxD == 0)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MRxD == 32) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 (Speed == 2)) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Speed == 3) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 MTxEn_dl1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 170) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Col_dl1 ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 (MRxD == 209) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (Txd == 3) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !MCrs_dv) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 195) && (Rxd_dl2 <= 255) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##1 1) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 MCrs_dv) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 249) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 !Tx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Crs_dl1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 !Crs ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 89) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 199) && (MTxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MTxD == 43) ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 (MTxD == 205)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Txd == 176) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 115) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && MTxEn_dl1 ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MTxEn ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Rx_odd_data_ptr) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 76) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 !Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Rx_dv_dl1 ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl1 ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (MTxD == 239) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 169) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !MCRS) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 MTxEn ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 (MTxD_dl1 == 28) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !Crs_dl1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 !Line_loop_en ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (MRxD == 10) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 209) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 MTxEn ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Txd == 10) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (Rxd == 16) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 Crs) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !Tx_en) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !MCRS ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Line_loop_en ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 191) && (Rxd <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Rx_er ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 !Crs_dl1 ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD == 40) ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 Col ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 (Speed == 1)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 MRxErr ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 (Txd == 0)) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 Tx_en ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 118) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 139) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd == 173) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 31));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 70) && (Rxd_dl2 <= 136) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) && (Txd == 76) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 124) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Rxd == 190) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Tx_en ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Txd == 0) ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 Rx_dv_dl2 ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd == 76) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Tx_en ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 125) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 (Speed == 3) ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD == 243)) |-> (Rxd >= 56) && (Rxd <= 102));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_odd_data_ptr ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !MCrs_dv ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col ##1 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 (Speed == 1) ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Rx_dv_dl2 ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 !Rx_dv ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (MRxD == 209) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MRxD == 76) ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd == 209) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 Line_loop_en) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##1 1) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Line_loop_en ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Crs_dl1 ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !Crs) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (Rxd_dl1 == 16) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Rx_dv ##3 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 Rx_dv ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##2 (Speed == 7) ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##2 MTxEn) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 MTxEn) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Rx_er ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !Rx_er) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##3 !Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##4 !MRxErr) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 33) ##1 Rx_dv_dl1 ##1 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 255) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 MRxErr) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !MCRS) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Crs_dl1 ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 158) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 MRxErr ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 (MTxD_dl1 == 37)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 (Rxd_dl2 == 185)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 227) && Rx_dv) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MCrs_dv ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 (Speed == 4)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 255) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 59) && (MTxD <= 113) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Col) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 170) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 Col ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 MRxErr ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (MTxD_dl1 == 15) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !Line_loop_en) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 203) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 !MCrs_dv ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Rx_er) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !Crs ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Rx_er ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !Tx_odd_data_ptr) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 !Tx_en ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (Rxd == 185) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Rx_er_dl1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 170) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 158) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Rx_odd_data_ptr) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (MRxD == 116) ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 (Txd == 0)) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 Col_dl1 ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Tx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 Tx_en ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Rx_dv_dl1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (Rxd_dl1 == 185) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 199)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !Tx_en) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !Crs) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 !MCRS ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 85) ##3 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) ##2 Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 74) && (Rxd_dl1 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##1 (Txd == 8) ##2 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (MRxD == 0) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 130) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Col_dl1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (MTxD == 74) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 !Crs_dl1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##3 Rx_dv) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 74) && (MTxD_dl1 <= 156) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 99) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 (Speed == 7) ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 183) && (MTxD_dl1 <= 249) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 Rx_er ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 222) && (Txd <= 227) && Rx_dv_dl1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 148) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##2 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 148) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 95) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 211) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 58) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 151) && (MTxD_dl1 <= 193) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 65) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 151) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 133) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 236) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 253) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 107) && (Rxd_dl2 <= 154));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl1) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##2 1) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 70) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 93) && (MTxD_dl1 <= 165) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 149) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 122) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Txd == 0) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 176) && (MTxD_dl1 <= 249) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MRxD == 0)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) ##3 Crs ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 144)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 Crs_dl1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 176) && (MTxD_dl1 <= 249) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 !MTxEn_dl1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_en ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_odd_data_ptr ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Tx_en ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (Rxd_dl2 == 79) ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_dv_dl2 ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCrs_dv) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 Crs) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MTxD == 59)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 MRxErr) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 151) && (MTxD_dl1 <= 193) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 165) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) ##4 Rx_dv) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Rxd_dl1 == 10) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (MTxD_dl1 == 232) ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 214) && (MTxD_dl1 <= 229) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 MCrs_dv) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCRS ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl2 ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 (MRxD == 79)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er_dl1 ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !MRxErr ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 !Rx_odd_data_ptr) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 52) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs_dl1 ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 96) && (MTxD_dl1 <= 169) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 64)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD >= 0) && (MRxD <= 237) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Col ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 Tx_en) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) ##2 !Crs ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 (MTxD == 232)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_odd_data_ptr ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 193) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) ##3 Crs ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 222)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (MRxErr ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) ##2 !Crs ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 121)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 237) && (Txd <= 255) ##2 1) |-> (MTxD >= 69) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_er_dl1 ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_dv ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er_dl1 ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_er ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 209) && (MTxD_dl1 <= 227) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 176) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) ##2 Crs ##1 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd == 184)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Line_loop_en ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Rxd == 10) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col_dl1 ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 193) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Rx_dv_dl2 ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 50) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 (Speed == 2)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl1 ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Col_dl1 ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && MRxErr ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (MRxD == 0) ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCRS) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Line_loop_en) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_dv_dl2) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 237) && (Txd <= 255) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 !Rx_dv_dl2) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 148) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Txd == 0) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (Speed == 5)) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD >= 40) && (MTxD <= 69) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (MRxD == 79) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MCrs_dv ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCrs_dv ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er_dl1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs_dl1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 214) && (MTxD_dl1 <= 227) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MTxEn ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Speed == 4) ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 (Rxd_dl2 == 10)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) ##3 Crs ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 MRxErr ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 MCRS) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 72) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##4 (Txd == 3)) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv_dl1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_dv_dl1 ##1 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MTxEn_dl1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD >= 76) && (MRxD <= 116)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 95) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 0) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 1)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD >= 137) && (MTxD <= 164) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MTxEn_dl1 ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD >= 137) && (MTxD <= 164) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MTxEn_dl1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD >= 76) && (MRxD <= 116)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 169) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD >= 137) && (MTxD <= 164) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 254) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 76)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 MTxEn_dl1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 181)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 95) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 181)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Tx_en ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 169) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 0) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 180) && (Rxd <= 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MTxEn_dl1 ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 180) && (Rxd <= 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MTxEn_dl1 ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 1)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 169) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd >= 180) && (Rxd <= 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 134)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 76)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Tx_en ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 95) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 134)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Tx_en) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD >= 75) && (MTxD <= 76)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD >= 0) && (MRxD <= 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 0) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 254) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 134)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Tx_en) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !Tx_en ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 181)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Tx_en) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 1)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD >= 76) && (MRxD <= 116)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Col_dl1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 136) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 106) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_er_dl1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && MRxErr ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Line_loop_en) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Rx_dv_dl2) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_odd_data_ptr ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 MTxEn ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 93) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 136) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl2 == 84) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Txd == 0)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_dv_dl1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 193) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 106) ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 39) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 74) && (MTxD_dl1 <= 156) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 52) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 3) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 123) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 122) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col_dl1 ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Tx_en) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (MRxD == 79)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 192) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_er_dl1 ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_er) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 171) && (MTxD_dl1 <= 249) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##4 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 169) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 4) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 156) && (MTxD_dl1 <= 197) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##4 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv_dl1 ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 50) && (Rxd <= 93) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 89) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 56) && (MTxD_dl1 <= 104) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col_dl1 ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !Rx_dv) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Line_loop_en ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD == 0) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd == 79) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 !MRxErr) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 Col) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##3 (Speed == 4)) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD == 40) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) ((Txd == 97) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 176) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl1 == 79) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Col ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Speed == 2) ##3 1) |-> (MTxD_dl1 >= 44) && (MTxD_dl1 <= 96));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 84) && (Rxd_dl2 <= 143) ##4 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Tx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd >= 30) && (Rxd <= 70) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Col ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd >= 0) && (Txd <= 3) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 38) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 93) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !MTxEn_dl1 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD >= 0) && (MRxD <= 45) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Line_loop_en ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 70) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Txd == 10)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !MTxEn) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd_dl1 == 225)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl2) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_odd_data_ptr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Speed == 5)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 175) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 180) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 105) && (MTxD_dl1 <= 152) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Tx_odd_data_ptr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 79) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Rx_er ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCRS ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD >= 40) && (MTxD <= 69) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 (MRxD == 0) ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD >= 0) && (MRxD <= 237) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Line_loop_en ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !MCrs_dv ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 124) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 193) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_en ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 MTxEn ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl2 ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 79) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Tx_odd_data_ptr ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MRxD == 246)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_dv_dl2 ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (MRxErr ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MCrs_dv ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd == 225)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCRS) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl2) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 180) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 59) && (MTxD <= 113) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 78) && (MTxD <= 112) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MRxD == 0) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 146) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 255) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 62) && (Rxd_dl1 <= 102) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 192) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 255) ##2 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Txd == 0) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) && Rx_odd_data_ptr ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 !MTxEn ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd == 56)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 189) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 64) && (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##4 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 130) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_er_dl1 ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 MRxErr ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCrs_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_odd_data_ptr ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Col_dl1 ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv_dl1 ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 Rx_dv_dl1 ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 175) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 146) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl2 == 84) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_odd_data_ptr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 193) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MTxD == 148)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##2 Rx_dv ##1 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 !Crs_dl1 ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Tx_en) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 255) ##1 (Speed == 2) ##2 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 29) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 219) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 == 37) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 112) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MTxEn_dl1 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD == 64) && (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 == 181) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 1) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 14) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 143) && (MTxD <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 101) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 201) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 148) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 181) && (MTxD <= 255) ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 252) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Tx_en ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD == 151) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Crs ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 48) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MRxD == 2) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Txd == 2) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 179) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 0) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 == 95) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 75) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 7) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 == 219) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 == 67) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD == 248) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 74) && (MTxD <= 112) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 MCRS ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 == 110) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 70) && (Rxd_dl2 <= 136) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 162) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 == 13) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 85) && (MTxD_dl1 <= 156) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 29) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 5) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 237) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd == 56) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Crs_dl1 ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 252) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD_dl1 == 68) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 186) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 115) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 76) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 219) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd == 10) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 88) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 101) ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 89)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl1 == 222) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 165) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv_dl1) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 112) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 85) && (MTxD_dl1 <= 152) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Speed == 7) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 165) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 == 101) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 148) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 58) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 68) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 == 29) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 246) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 135) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 135) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd == 70) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 == 45) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 173) && (Rxd <= 255) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd == 222) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD_dl1 == 85) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 115) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD == 117) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Rx_dv) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Col ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MTxD == 100) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MRxD == 151) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl1 == 70) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 200) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 189)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Col_dl1) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (Rxd_dl2 == 252) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 71) && (MTxD_dl1 <= 148) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 193) && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 !Col_dl1 ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##2 (MRxD == 0) ##2 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 175) && (Rxd_dl2 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd == 193) && (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 84) && (Rxd_dl2 <= 143) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MCRS ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MTxD == 181) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 46) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && MCRS ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl1 == 254) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MTxEn_dl1 ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 97) && (MRxD <= 246) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd == 8) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 143) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd == 207) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Tx_odd_data_ptr ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Line_loop_en ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 190) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MRxD == 15) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MTxD >= 137) && (MTxD <= 252) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !Crs ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 134) && (MTxD_dl1 <= 249) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 207) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 117) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD == 199) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Txd == 15) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 245) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Line_loop_en ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 MRxErr ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD == 150) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd == 254) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Crs ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !MCrs_dv ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 238) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Col ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 140) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 112) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) && Crs_dl1 ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 142) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 26) && (Rxd_dl2 <= 140) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Rxd_dl2 == 238) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##4 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Col_dl1 ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd == 238) && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd == 117) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 110) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (MRxD == 116) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##3 !Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_er ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##2 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 117) && (Rxd_dl2 <= 166) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 Rx_er_dl1 ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 85) && (MTxD_dl1 <= 148) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 !Crs_dl1 ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 144) && (Rxd_dl1 <= 201) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 135) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 214) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Col ##1 (MRxD >= 32) && (MRxD <= 33) ##2 1) |-> (MTxD >= 197) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 110) && (Txd >= 128) && (Txd <= 151) ##4 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 252) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 255) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##1 (Speed == 2) ##1 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 135) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 136) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 136) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MTxD >= 137) && (MTxD <= 250) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 131) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD == 64)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_dv_dl1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD == 74)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) ##1 MCrs_dv ##3 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 198) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Col_dl1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##4 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 116) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 9) && (MTxD <= 254) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 157) && (MTxD <= 164) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Rxd_dl1 >= 0) && (Rxd_dl1 <= 113) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) ##3 !Rx_dv ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 78) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Rxd_dl2 == 254)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 Col) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 214) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (Speed == 7)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 200) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MTxEn) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 225) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 72) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 176) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 72) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Rxd >= 0) && (Rxd <= 113) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 128) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD_dl1 == 236)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 157) && (MTxD <= 205) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !Rx_dv) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 (MTxD_dl1 == 15)) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 200) ##2 !MTxEn_dl1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd == 180)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd == 193)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD == 52)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 == 168)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd == 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD == 145) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 185) && (MTxD <= 255) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 == 9)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 == 180)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 == 16)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Speed == 4)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 == 183)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd == 9)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd == 168) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Speed == 2)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 174) && (MRxD <= 255) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 !Line_loop_en ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl2 == 222) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 5) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 144) && (MRxD <= 255) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 198) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl2 == 70) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 Rx_dv_dl2) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 == 133) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 == 113)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 == 168) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Speed == 1)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 189) && (MTxD <= 254) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 Rx_odd_data_ptr) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 48) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 == 113) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 37) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 43) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Speed == 6)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 == 102) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Col ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MTxD_dl1 == 118) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd_dl1 == 183) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 249) ##2 (Txd >= 227) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 40));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl2 == 102)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MRxD == 0) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 72) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 81) && (Rxd_dl2 <= 140) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (MRxD == 166) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_dv_dl1 ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MRxD == 5)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 67) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 48) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 == 193)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MRxD == 166)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 Rx_dv ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Txd == 2) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Txd == 9)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 6) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 253) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 169) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd == 219)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd == 16)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Speed == 5) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd == 102) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (Rxd_dl1 == 219)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 183) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 225) && (Rxd_dl2 <= 250) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 87) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##3 (Rxd == 113) ##1 1) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 26) && (Rxd_dl2 <= 253) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 81) && (Rxd_dl2 <= 137) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 97) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 (MTxD == 43)) |-> (MTxD_dl1 >= 101) && (MTxD_dl1 <= 171));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Col_dl1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_dv) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 MTxEn ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (MRxD == 116)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 125) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Txd == 8)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 254) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 158) && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 Rx_er_dl1 ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 39) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD == 247) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 9) && (Rxd_dl2 <= 255) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 Tx_en ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) && Crs ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 118) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_odd_data_ptr) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) && Rx_dv_dl2 ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_dv_dl2) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 Rx_dv_dl1 ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 103) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##3 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 11) && (Rxd_dl1 <= 44) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Col) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 32) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_dv_dl1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 11) && (Rxd <= 44) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 !MCRS ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 125) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 51) && (MTxD_dl1 <= 96) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 176) && (Txd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 !Crs_dl1 ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Rxd_dl2 == 115) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd == 158) && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_er) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 112) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !MCrs_dv) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) && Crs_dl1 ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 MRxErr) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 !Crs ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 MRxErr ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Txd == 110) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) && MCRS ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 Rx_er_dl1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 MTxEn_dl1 ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 144) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (Speed == 2) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 (MRxD == 116) ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 Rx_er ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 (Speed == 6)) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##3 !Line_loop_en) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) && (Rxd_dl2 >= 137) && (Rxd_dl2 <= 255) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 123) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##2 Rx_dv ##1 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (MTxD == 232)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MRxD == 0) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 149) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er_dl1 ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 Tx_en) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 65) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 !MCRS) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 139) && (MTxD_dl1 <= 245) ##1 (Txd == 97) ##1 1) |-> (MTxD_dl1 >= 83) && (MTxD_dl1 <= 134));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 !Crs) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd == 110) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Speed == 7) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 112) && (Rxd_dl1 <= 159) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 79) && (MRxD <= 116) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 Col ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 Col_dl1 ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 !Crs_dl1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 Rx_er_dl1 ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Rxd_dl2 == 158) ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !MTxEn_dl1 ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 222) && (Rxd_dl1 <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCrs_dv ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MRxErr ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col_dl1 ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 190) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 Rx_er ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 208) && (MTxD_dl1 <= 209) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs_dl1 ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col_dl1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 112) && (Rxd <= 159) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs_dl1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) && (Rxd_dl2 >= 142) && (Rxd_dl2 <= 255) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Speed == 1) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 183) && (MTxD_dl1 <= 247) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 224) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 65) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 !Col) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Rx_er_dl1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Col) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 MTxEn) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Crs ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (Rxd_dl2 == 110) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 (Speed == 4)) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Line_loop_en) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (MRxD == 116) ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 Rx_dv) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Tx_odd_data_ptr ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 123) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !MCRS ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 65) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 MCRS ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 78) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 Rx_dv_dl1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 !Col_dl1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 (MTxD == 217) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 !Tx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 (Speed == 0)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Rxd == 115) ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Rx_er ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 205) && (MTxD_dl1 <= 214) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn_dl1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (Rxd_dl1 == 110) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 !Line_loop_en ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Col ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 MRxErr ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 (MTxD_dl1 == 6) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MRxErr) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Speed == 1) ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 222) && (Rxd <= 254) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MCRS) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 (Rxd_dl1 == 115) ##2 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##2 Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 Rx_dv_dl2) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 6) && (MTxD_dl1 <= 247) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !MTxEn) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 !Col_dl1 ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##3 !Crs) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 Line_loop_en ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) ##1 MTxEn_dl1 ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Speed >= 0) && (Speed <= 4) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 6) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MCRS ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 115) && (Rxd <= 144) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 188) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 58) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Speed >= 1) && (Speed <= 4) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 205) && (MTxD_dl1 <= 209) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 MTxEn ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 162) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 MTxEn_dl1 ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 162) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 175) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col_dl1 ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 MCrs_dv ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Speed == 3) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 205) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs_dl1 ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##2 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) && Rx_dv_dl1 ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 175) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 224) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 67) && (Rxd_dl1 <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && MTxEn ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (MTxD_dl1 == 28) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) && Rx_dv ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 254) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Rxd_dl2 == 16) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 !Rx_odd_data_ptr && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 125) && (Rxd_dl2 <= 244) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 61) && (MTxD_dl1 <= 96) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 247) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 246) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 !Tx_odd_data_ptr && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Col ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 164) && (MTxD_dl1 <= 201) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 67) && (Rxd <= 125) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && (Txd == 0) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 209) && Crs ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 40) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 225) && (MRxD <= 240) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 117) && (Rxd_dl2 <= 166) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##4 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 187) && (MRxD <= 240) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd == 203) ##4 !MRxErr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 203) ##4 !MRxErr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 137) && (Rxd_dl2 <= 190) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 183) && (MTxD_dl1 <= 247) ##1 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 43) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD == 185) ##4 Tx_en) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 209) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Speed == 7)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 Tx_odd_data_ptr) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MRxD == 76)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd_dl1 == 180)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd == 180)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd_dl1 == 217)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 206) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 192) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 52) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Txd == 9)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 143) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD == 43)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD == 242)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd_dl2 == 183)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 201) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 144) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##2 !Col ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD_dl1 == 26)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 209) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Speed == 1)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 144) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 43) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Speed == 3)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 137) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 99) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 28) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 249) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd == 99) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 48) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (Rxd == 217)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##4 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 201) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 175) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78) ##1 (MTxD == 91)) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 116) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 154) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 168) && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 95) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 196) && (MTxD_dl1 <= 250) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 MCRS ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 254) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_dv_dl2 ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 95) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Crs_dl1 ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (MTxD >= 57) && (MTxD <= 59) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Crs ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er_dl1 ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 41) && (Rxd <= 115) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCRS ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD >= 82) && (MTxD <= 110) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 95) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 254) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MRxErr ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Crs ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col_dl1 ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MCrs_dv ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 41) && (Rxd_dl1 <= 115) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 133) && (MTxD_dl1 <= 176) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!MCRS && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl2) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) ##1 !MRxErr ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 144) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Crs && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 110) && (Rxd_dl2 <= 186) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##3 !Col && (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Tx_odd_data_ptr) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 221)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MTxD_dl1 >= 83) && (MTxD_dl1 <= 152) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 161) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 9) && (MTxD <= 137) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 172) && (MRxD <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 56)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 26) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Speed == 0) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 72) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Speed == 7) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD == 64) && (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 1) ##1 1) |-> (Rxd >= 61) && (Rxd <= 121));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 56)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 33)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 99)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_odd_data_ptr) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Rxd == 203) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Txd == 15) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 75) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD == 113) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 9) && (MTxD <= 58) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 112) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && Rx_dv_dl2 ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Txd == 0) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (Rxd_dl1 == 203) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD == 65) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (MTxD == 185) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Speed >= 1) && (Speed <= 3) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (MTxD_dl1 == 47) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) && (MTxD_dl1 == 37) ##4 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Tx_en ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 (Txd == 0) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (Txd == 5)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd == 176) ##3 1) |-> (MTxD_dl1 >= 81) && (MTxD_dl1 <= 156));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !Rx_dv_dl2) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && !MTxEn ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !Tx_en) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (MTxD == 5)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 150) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MTxD_dl1 >= 81) && (MTxD_dl1 <= 161) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 167) && (MTxD <= 255) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && Tx_en ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 158) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 Tx_en) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !MRxErr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Rx_er ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (MRxErr ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) && Tx_odd_data_ptr ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_dv_dl2 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 117) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 Rx_er) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (MRxD == 5)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd == 117) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 MCrs_dv ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (Speed == 0)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Line_loop_en ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd_dl1 == 222)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 Rx_er_dl1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 128) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !MTxEn_dl1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (MTxD_dl1 == 67)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_dv ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Rxd_dl1 == 143) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 MRxErr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Col ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 !MTxEn ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Rx_dv ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 199) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Txd == 5)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Speed == 0)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Speed == 4) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Speed == 7) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (MTxD == 117)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Txd == 15) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Speed >= 2) && (Speed <= 3) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !Rx_dv_dl2) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Line_loop_en ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 !MCrs_dv ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd_dl1 == 203) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Rx_er ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !Col) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 46) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd_dl2 == 203) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 (MTxD == 5)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Crs ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 MRxErr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 Rx_er) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 (MTxD_dl1 == 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 !Col_dl1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && MRxErr ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (MTxD_dl1 == 37) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 !Rx_odd_data_ptr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_er ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 MCrs_dv) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 205) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 65) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##2 Rx_er_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Speed == 0) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 Line_loop_en ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 !Crs_dl1 ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 !MCRS ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Txd == 0)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 Rx_odd_data_ptr) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Speed == 2)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 214) && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (MTxD == 137) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 34) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 !MCRS ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd == 222)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 !Crs ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) && Col_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 (Rxd_dl2 == 143)) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Rxd == 143) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##1 (Rxd == 203) ##3 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (MTxD_dl1 == 67) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 MTxEn_dl1 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Rxd_dl1 == 143) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 174) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (MTxD_dl1 >= 6) && (MTxD_dl1 <= 243) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 MRxErr ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Crs_dl1 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 MTxEn_dl1 ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 78) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && MTxEn_dl1 ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !Tx_en ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Crs ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Rx_er ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !MTxEn ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Rxd == 143) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !Rx_dv ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 !Rx_dv_dl1 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (MTxD == 5) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (MTxD_dl1 == 146) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Line_loop_en ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Speed == 4) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (MRxD == 65) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (MTxD == 137) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 Rx_er_dl1 ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Speed == 7) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 MCrs_dv ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 201) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Txd == 0) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Speed == 2) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 181) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 186) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##2 (Rxd_dl2 == 203) ##2 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 MCRS ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##3 (Rxd_dl2 == 143) ##1 1) |-> (MRxD >= 108) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 255)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 131) && (MRxD <= 195) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 133) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 246) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 166) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 201) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD == 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 242)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 133) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 99) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 58) ##3 MRxErr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 72)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 111)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 161)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD == 43) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 97) && (MRxD <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd == 161)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 190) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 78) && MTxEn) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##4 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && !Rx_odd_data_ptr ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 99)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 168) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 95) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((MTxD == 52) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 201)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 67)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 224)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 137) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MTxD_dl1 >= 103) && (MTxD_dl1 <= 164) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 79)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !MTxEn) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_er ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 106) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Line_loop_en) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Tx_en) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_er_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 79)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MRxD >= 11) && (MRxD <= 17) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 0) && (Speed <= 4)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 79) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !MTxEn ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (MRxD >= 97) && (MRxD <= 99) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 Tx_en ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) && Rx_odd_data_ptr ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 Col_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 170) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 MCrs_dv ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd == 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Txd == 6) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd >= 43) && (Rxd <= 191) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 110) && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 (MRxD == 211)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd >= 158) && (Rxd <= 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl2 >= 16) && (Rxd_dl2 <= 75) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !Rx_er_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !Line_loop_en ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 (MTxD_dl1 == 93)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MRxD == 99) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl1 >= 50) && (Rxd_dl1 <= 203) ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 (Speed == 4)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MTxD >= 167) && (MTxD <= 199) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 !Line_loop_en ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd >= 50) && (Rxd <= 203) ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl1 == 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 108) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 MCrs_dv) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd == 122) ##3 !Crs) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 !MTxEn_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 176) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (MRxD >= 99) && (MRxD <= 237) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 Col ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 123) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 112) && Rx_dv_dl2 ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 58) && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 Col ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Txd >= 6) && (Txd <= 237) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 189) && (MTxD <= 254) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 (Rxd_dl2 == 191)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 168) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 Rx_dv) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !Col ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 203) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD == 27) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl2 >= 16) && (Rxd_dl2 <= 230) ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 191) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 !Rx_odd_data_ptr && (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_er && Crs_dl1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !MTxEn ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 !Rx_dv_dl1 ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd >= 67) && (Rxd <= 122) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 Rx_dv_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd_dl2 == 203) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MTxD >= 5) && (MTxD <= 254) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !Rx_dv_dl2 ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Tx_en) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !MTxEn ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd_dl2 >= 67) && (Rxd_dl2 <= 241) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd == 122) && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MRxD >= 184) && (MRxD <= 246) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MTxD == 167) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 Line_loop_en) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 (Txd == 3)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 Rx_dv_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !MCrs_dv ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (MRxD == 99) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 186) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !MRxErr ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !Rx_er ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MRxD >= 99) && (MRxD <= 237) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd >= 67) && (Rxd <= 241) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_er && MCRS) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##3 !MTxEn) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 Tx_odd_data_ptr ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 125) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MTxD_dl1 == 13) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 Rx_dv ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Txd >= 6) && (Txd <= 11) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_er && !Tx_odd_data_ptr) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 59) && (MTxD <= 113) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 122) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_dv_dl1 && !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !Col_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !Line_loop_en ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd_dl1 >= 67) && (Rxd_dl1 <= 241) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 122) ##3 !Crs) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_dv && !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd_dl2 >= 50) && (Rxd_dl2 <= 203) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl2 == 16) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 112) && (MRxD <= 240) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 !Rx_odd_data_ptr ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Rxd_dl1 >= 67) && (Rxd_dl1 <= 122) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 122) && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD == 43) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 !Rx_er && Crs) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Speed >= 0) && (Speed <= 1) ##2 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 !Rx_dv ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (MTxD >= 167) && (MTxD <= 194) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##1 Col_dl1 ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##2 (Speed == 0) ##2 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 (Txd == 0)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##4 (Speed == 6)) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Col_dl1 ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (MTxD == 248) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 26) && (Rxd_dl2 <= 93) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd_dl1 == 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 Rx_odd_data_ptr ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 !Tx_odd_data_ptr ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 3) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 16) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !Rx_odd_data_ptr && MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Speed == 7)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD >= 110) && (MTxD <= 137) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 MCRS && Rx_dv_dl1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MRxD == 76)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 !Rx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 MCRS && Rx_dv) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 !Line_loop_en ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Rx_er_dl1 ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd == 16) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 99) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 127) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !MCrs_dv) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 5) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (MRxD == 99) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 Crs_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 Rx_dv_dl2 ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MRxErr ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 86) && (MTxD_dl1 <= 169) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Rx_er ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 201) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 198) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MRxD >= 97) && (MRxD <= 246) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd == 10) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 244) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 45) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 Rx_dv ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !MTxEn && MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MTxD_dl1 >= 110) && (MTxD_dl1 <= 169) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd == 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd_dl2 >= 67) && (Rxd_dl2 <= 122) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 Tx_en ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD_dl1 == 28)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 MTxEn ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_er_dl1 ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 26) && (Rxd_dl2 <= 121) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && MRxErr ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 52) && (MTxD <= 101) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 121) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 51) && (MTxD_dl1 <= 176) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 237) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 (Rxd_dl2 == 211) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 99) ##1 MRxErr ##3 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 148) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Rxd_dl2 == 30)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Txd == 76)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) && Rx_dv_dl2 ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 Crs ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 Crs_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 100) && (MTxD <= 112) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 16) && (Rxd <= 230) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 MCRS ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 144) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MRxD >= 87) && (MRxD <= 246) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Txd == 0)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 184) && (MRxD <= 201) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 (MTxD_dl1 == 57) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (MTxD_dl1 == 125) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 3) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 16) && (Rxd_dl1 <= 75) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 Tx_odd_data_ptr ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 !Col_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd == 4) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 16) && (Rxd <= 75) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 176) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 75) && (Rxd_dl2 <= 137) ##2 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 16) && (Rxd_dl1 <= 230) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 MTxEn ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MRxD == 0)) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 100) && (MTxD <= 182) && (Txd >= 97) && (Txd <= 99) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd == 5) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_er ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 MCRS ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !Rx_dv_dl2 && MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 (Rxd == 211) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 (Speed == 3) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Col ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Speed == 1) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 !Col ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd >= 144) && (Rxd <= 191) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Rxd_dl1 >= 144) && (Rxd_dl1 <= 191) ##1 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 Crs ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 83) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 97) && (Txd <= 99) ##3 (Txd == 4) ##1 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 MCrs_dv ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 (Rxd_dl2 == 122) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 93) && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 97) && (Txd <= 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##1 (Rxd_dl1 == 211) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 151) && (MRxD <= 184) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Txd == 112) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 7)) |-> (Rxd >= 0) && (Rxd <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !Tx_en) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 93) ##4 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 84));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 168) && (MTxD <= 225) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD >= 128) && (MRxD <= 243)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 210) && (Rxd <= 252)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 193) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 215) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 Crs_dl1 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 238) ##4 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_dv_dl2) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Col_dl1 ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 MCRS ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Col ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Col ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 37) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed >= 5) && (Speed <= 7)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd >= 180) && (Rxd <= 203) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 210) && (Rxd_dl1 <= 252)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 208) && (MTxD_dl1 <= 224) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 Crs ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 203) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 181)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 150) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Col_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_dv_dl2 ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 203) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 105) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Rxd_dl2 == 48) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 67) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed == 5) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 204) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 6) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Col ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD >= 53) && (MRxD <= 240) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD == 209) ##3 1) |-> (MTxD_dl1 >= 173) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Line_loop_en ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl2 == 130) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_odd_data_ptr) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 77) && (MTxD_dl1 <= 152) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_odd_data_ptr ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 244) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Col_dl1 ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 !Crs ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl2 == 226) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 65) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 14) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 190) ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD == 45) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD == 182) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd == 1) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed == 4) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 153) ##2 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 == 37) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCRS) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 MRxErr) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl1 == 226) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Rx_dv ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed == 2) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD == 127) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 !Crs_dl1 ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd == 226) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 47) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Crs_dl1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD == 127) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 85) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 14) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !Rx_dv_dl1 ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD >= 45) && (MTxD <= 137) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Line_loop_en) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 148) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCrs_dv ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD_dl1 == 169) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD == 240) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 148) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !MCrs_dv) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 !MCRS ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl1 == 30) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 15) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (Speed == 5)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 196) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 184) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MRxD == 0)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_dv_dl2) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 61) && (Rxd_dl2 <= 125) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 15) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 11) && (MRxD <= 15) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##3 1) |-> (Rxd_dl2 >= 157) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 1) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 (MTxD == 59)) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 51));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) && Rx_dv_dl1 ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) && (Txd == 14) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD == 13) && (Rxd >= 89) && (Rxd <= 107) ##1 1) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 Rx_er_dl1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 203) ##3 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 196) ##1 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##1 !Rx_dv_dl1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd == 30) ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_odd_data_ptr ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MTxEn ##2 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 6) && (Txd <= 15) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 146) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 >= 41) && (Rxd_dl1 <= 115) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MCrs_dv ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 241) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 41) && (Rxd_dl2 <= 115)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD >= 139) && (MTxD <= 217)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 133) && (MTxD_dl1 <= 176) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er_dl1 ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 133) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 198) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Tx_en) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 27)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD >= 79) && (MRxD <= 157)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_er ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Crs_dl1 ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 MCRS ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Crs ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs_dl1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 241) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 161) && (MTxD <= 208) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd >= 41) && (Rxd <= 115) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MCRS) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Col ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 241) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed >= 3) && (Speed <= 4)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 6) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 183) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 70) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_dv_dl2 ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_odd_data_ptr ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Col_dl1 ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD >= 82) && (MTxD <= 110) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Txd == 0)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MRxErr ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd == 130) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 == 208) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Col && !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MRxErr ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 14) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_er_dl1 ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_er ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> (Rxd >= 207) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) ##2 !Col ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd == 214)) |-> (Rxd >= 0) && (Rxd <= 58));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##4 (Txd >= 222) && (Txd <= 227)) |-> (Rxd_dl2 >= 205) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed == 1) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD == 240) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 == 142) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##2 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 137) && (Rxd_dl2 <= 254) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Rx_dv_dl2 ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (MRxD == 0) ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MTxEn_dl1 ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Txd == 0) ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (Txd == 10) ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (MTxD_dl1 == 48) ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !MCRS) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (MRxD == 10) ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 MTxEn) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Rx_dv_dl2 ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Speed == 3) ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 247) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (MTxD == 23) ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 104) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Crs ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Rx_odd_data_ptr ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_dv_dl1 ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 85) && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 85) && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 (Rxd_dl2 == 15) ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Tx_en ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 MCRS ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 Rx_odd_data_ptr) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Line_loop_en ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && Line_loop_en ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 Rx_dv) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Speed >= 1) && (Speed <= 4) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !Tx_odd_data_ptr) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 MCrs_dv ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !MCrs_dv ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 (Rxd_dl2 == 85) ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Col ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 255) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 !Tx_odd_data_ptr ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) ##2 !Col ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Rx_dv_dl1 ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) ##2 !Col ##1 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 Rx_dv_dl1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 Line_loop_en ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && MCrs_dv ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 254) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Col_dl1 ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !Crs) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 77) && (MTxD_dl1 <= 133) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_er ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 88) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 (Speed == 7)) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 96) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !Crs_dl1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_er_dl1 ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !Rx_er_dl1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 15) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 !Line_loop_en ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MRxErr ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 173) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !MRxErr) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 !Rx_er) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Rx_dv ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) && MTxEn ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 Rx_dv ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 MTxEn ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##1 !Tx_en ##3 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 Rx_dv_dl2) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##3 Crs_dl1 ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##4 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MRxD >= 0) && (MRxD <= 78) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 9) && (Txd <= 15) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 101) && (Rxd_dl1 <= 178) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 49) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Col ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##4 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Rx_odd_data_ptr ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 105) ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 166) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Speed >= 0) && (Speed <= 2) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Rx_dv ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 53) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 226) && (Txd <= 240) ##3 1) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (Speed == 5) ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 101) && (Rxd <= 178) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MRxD >= 0) && (MRxD <= 87) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Rxd >= 0) && (Rxd <= 130) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 67) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 MTxEn ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 MCRS ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Crs ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 85) ##2 Rx_er ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 85) ##2 Rx_er ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (Rxd == 15) ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 (Rxd_dl1 == 15) ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Rxd_dl1 >= 0) && (Rxd_dl1 <= 130) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Rx_dv_dl2 ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 Crs_dl1 ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 128) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Rx_dv_dl1 ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Tx_en ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##2 !Col_dl1 ##2 1) |-> (MTxD >= 173) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd_dl2 >= 4) && (Rxd_dl2 <= 113) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MRxD >= 0) && (MRxD <= 34) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd == 173)) |-> (MTxD >= 1) && (MTxD <= 68));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 244) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 199) && (MRxD <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 6) && (MRxD <= 14) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 237) ##3 1) |-> (Speed >= 3) && (Speed <= 4));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 (Speed == 1)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 84) ##3 (Txd == 76) ##1 1) |-> (MRxD >= 157) && (MRxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MRxD >= 0) && (MRxD <= 14) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd_dl2 >= 11) && (Rxd_dl2 <= 112) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 (Rxd_dl2 == 26)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 (MTxD == 100)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 166) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 167) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 (Txd == 97)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 (MRxD == 97)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 75) && (Rxd <= 143) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##3 !MTxEn_dl1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !Line_loop_en ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 5) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 174) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 185) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 75) && (Rxd_dl1 <= 143) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 185) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !MTxEn_dl1 ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 Crs_dl1 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !Rx_er ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 4) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 Crs ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !Tx_en ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 65) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 174) && (Rxd_dl2 <= 237) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !MCrs_dv ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 200) ##3 1) |-> (Rxd_dl1 >= 205) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 197) && (MTxD_dl1 <= 236) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Speed == 7) ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd_dl2 == 44) ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 105) && (MTxD_dl1 <= 250) ##2 (Txd == 200) ##1 1) |-> (MTxD_dl1 >= 36) && (MTxD_dl1 <= 81));
assert property(@(posedge MAC_rx_clk) ((Rxd == 44) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Txd == 0) ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 65) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 38) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD == 88) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !Rx_er_dl1 ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 !MRxErr ##2 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MRxD == 0) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 Tx_odd_data_ptr ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 44) && (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 MCRS ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 236) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 Rx_er_dl1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Col_dl1 ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 !Tx_odd_data_ptr) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (Rxd_dl1 == 26) ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 !Rx_dv && Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 191) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 MCRS) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 254) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 53)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd >= 157) && (Rxd <= 254) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 MTxEn) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 6) && (Rxd_dl1 <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 190) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Line_loop_en ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 225) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Speed == 3)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 Line_loop_en) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd == 228)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 237) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (MRxD == 218)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (MRxD == 14)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Speed == 4)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Txd == 14)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !MCrs_dv ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (MTxD_dl1 == 235)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 Tx_en) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Rx_dv_dl2 ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd_dl1 == 228)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (Txd == 0) && Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 !Rx_dv_dl1 && Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 !Rx_dv_dl1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (Rxd_dl2 == 219)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 191) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 185)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 237) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (MTxD == 145) ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 65) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 Rx_er) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col && Tx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col && Line_loop_en ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && Col ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 78) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl1 >= 11) && (Rxd_dl1 <= 112) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd >= 226) && (Rxd <= 239) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 239) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 Crs) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 225) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MTxD >= 16) && (MTxD <= 69) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (Speed == 6) ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd >= 11) && (Rxd <= 112) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 100) && (Rxd_dl2 <= 172) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 !Tx_odd_data_ptr) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Txd >= 0) && (Txd <= 8) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 113) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 (MTxD_dl1 == 196)) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MRxD >= 0) && (MRxD <= 8) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) && MTxEn ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 !Rx_dv_dl2) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (MRxD == 0) ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MTxD_dl1 >= 75) && (MTxD_dl1 <= 202) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 174) && (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 7) ##2 1) |-> (Rxd_dl1 >= 157) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 !Tx_en && Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) ##1 MRxErr) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) && Tx_odd_data_ptr ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 222) && MCrs_dv ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 (Rxd == 26) ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 Crs_dl1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MTxD >= 16) && (MTxD <= 67) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##2 Col ##1 !Rx_dv) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 Tx_odd_data_ptr ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MTxEn ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MCRS) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Crs_dl1 ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Txd == 0)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Tx_odd_data_ptr ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Tx_en) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 241) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 99) && (Rxd_dl2 <= 180) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MTxEn ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 144) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 27)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 198) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 225) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed >= 3) && (Speed <= 4)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 241) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 241) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD >= 79) && (MRxD <= 157)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD >= 139) && (MTxD <= 217)) |-> Col);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Crs ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 173) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 >= 41) && (Rxd_dl2 <= 115)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Rx_odd_data_ptr ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs_dl1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MCRS ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 99) && (Rxd_dl2 <= 180) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_dv_dl2 ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MCrs_dv ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##4 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 214)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd_dl1 == 172)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 202) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 Crs ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 17) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 239) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 175) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 7)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 200) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 MCRS ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 175) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 0)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 11)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Speed >= 4) && (Speed <= 7) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd >= 193) && (Rxd <= 239) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 214)) |-> (Rxd >= 157) && (Rxd <= 206));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 == 127)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 4)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 96) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 244) ##1 (Txd == 9)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 38) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 == 123)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 == 116)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 == 26)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 MTxEn_dl1 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 123) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Txd == 6)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 225) ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 200) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 2)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Speed == 4)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 226) && (Txd <= 240) ##3 MCRS) |-> (Rxd >= 189) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (Rxd == 172)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 186) && (MTxD <= 205) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Rxd >= 130) && (Rxd <= 254) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 237) ##1 Crs_dl1 ##1 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 107) ##1 (MTxD_dl1 == 29)) |-> (Rxd_dl2 >= 89) && (Rxd_dl2 <= 176));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 4) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 148) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 200) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 200) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 86) && (MTxD <= 159) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 124) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 116) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Speed >= 3) && (Speed <= 7) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 102) && (Rxd_dl1 <= 143) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 MTxEn ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 (MRxD == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 14) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 !Col_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 98) && (Rxd_dl2 <= 169) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 206) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 Rx_er_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 !Rx_odd_data_ptr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 !Rx_odd_data_ptr ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 84) && (Rxd_dl2 <= 163) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Rxd_dl1 >= 0) && (Rxd_dl1 <= 115) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 !Rx_dv_dl2) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 !Col) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 Rx_er) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Rxd >= 0) && (Rxd <= 115) ##1 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 86) && (MTxD <= 159) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MTxD_dl1 >= 61) && (MTxD_dl1 <= 151) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 MRxErr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 185) && (Rxd <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 185) && (Rxd_dl1 <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 !MCrs_dv ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 159) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_er ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 !Rx_dv && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 95) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 2) && (MTxD <= 123) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 50) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 87) && (MTxD <= 123) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 190) && (Rxd_dl1 <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 81) && (Rxd_dl1 <= 148) ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 50) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MRxErr ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 198) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 !Rx_dv_dl1 && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd >= 4) && (Rxd <= 135) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 157) && (MTxD <= 232) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 190) && (Rxd <= 203) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl1 >= 4) && (Rxd_dl1 <= 135) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 70)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Rx_er_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 203)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !Tx_odd_data_ptr) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD_dl1 >= 18) && (MTxD_dl1 <= 64)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD == 0)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Rx_er) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 MRxErr) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 65) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 2) ##4 MCrs_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 123) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Col ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD == 0) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Txd >= 0) && (Txd <= 37) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 112) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 89));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 254) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 181) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 201) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 148) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 133) && (Rxd_dl2 <= 254) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Col_dl1 ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 92) && (MTxD <= 232) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 !Rx_dv_dl2 ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Crs ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 157) && (MTxD <= 249) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 217) && (Rxd_dl2 <= 254) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Crs_dl1 ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Rx_er ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 !MCrs_dv ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 21) && (MTxD <= 123) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Rx_er_dl1 ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !MRxErr ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 118) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (MRxD >= 0) && (MRxD <= 6) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Txd >= 0) && (Txd <= 4) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !MCRS ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Txd >= 0) && (Txd <= 14) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 176) && (MTxD <= 232) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 254) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 148) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 116) ##2 (MRxD == 218)) |-> (MTxD_dl1 >= 190) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Rx_dv_dl2 ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Crs ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MCrs_dv ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Line_loop_en) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 MTxEn) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Line_loop_en ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 MCRS) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 136) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD == 0) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD >= 127) && (MRxD <= 218)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 >= 196) && (MTxD_dl1 <= 202)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MCRS ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_dv_dl2 ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 Crs_dl1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd >= 226) && (Rxd <= 228)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd >= 10) && (Txd <= 15) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MRxErr) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 225) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Rx_dv_dl1 ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !MCrs_dv ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_er_dl1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 144) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 7) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 226) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 142) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Col_dl1 ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Tx_en) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Col ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && MTxEn ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 219)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_er) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 Crs) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD >= 132) && (MTxD <= 182)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Rx_dv ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 5) && (Txd <= 13) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 173) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Txd == 0)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 221) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 228)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 144) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Crs_dl1 ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd >= 101) && (Rxd <= 136) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 129) && (MTxD <= 249) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Txd >= 0) && (Txd <= 57) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 (Txd == 0) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 3) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd == 76)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 51));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 148) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Rx_dv ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (MTxD >= 121) && (MTxD <= 249) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##2 (Txd >= 199) && (Txd <= 200) ##2 1) |-> (Rxd >= 122) && (Rxd <= 187));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##2 !Tx_en ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 214)) |-> (Rxd_dl1 >= 146) && (Rxd_dl1 <= 203));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 107) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 126) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 103) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 !Rx_dv_dl1 ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed == 2) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Crs ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 67) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Rx_dv ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd_dl2 == 30) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 72) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd == 30) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Rx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD == 76) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 67) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 173) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 121) && (Rxd_dl1 <= 187) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 62) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd == 122) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 187) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD_dl1 == 28) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 MCRS ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD == 76) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD == 211) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 27) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Rxd_dl2 >= 133) && (Rxd_dl2 <= 252) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Tx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl1 == 30) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed == 4) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Rx_dv ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl2 == 130) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd == 3) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Tx_en ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD == 240) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD_dl1 == 93) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 75) && (Rxd_dl2 <= 137) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 122) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MTxEn ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 Rx_er ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd == 0) ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 MRxErr ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Crs_dl1 ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) && Col_dl1 ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 200) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD_dl1 == 28) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (Rxd_dl1 == 46)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_er_dl1 ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 143) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 !Col) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 227) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_dv_dl2 ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 MTxEn) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Rx_dv_dl1 ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd == 108) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MRxErr) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !MCrs_dv ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MCrs_dv) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MTxD == 76) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 166) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Txd == 0) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed == 0)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_odd_data_ptr) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD_dl1 == 208)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Col_dl1 ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 47) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 Crs) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 198) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd == 3) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Tx_odd_data_ptr) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 237) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD == 76)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Tx_en ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD == 43)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 98) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Tx_en ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD == 76) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MRxD == 0)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Line_loop_en ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 232) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 16) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Crs ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MTxD == 43)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 100) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MTxD_dl1 == 208)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 70) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Rx_er_dl1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 70) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Col ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 154) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Rx_dv ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 190) ##2 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Speed == 4) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MTxEn_dl1 ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed == 3)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd_dl2 == 30) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 47) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MTxD_dl1 == 93) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD == 34)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl1 == 30) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD == 211)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd == 15) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 72) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv_dl2) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Txd == 0) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv_dl1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) && Col ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MRxD == 76)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 93) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 255) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 72));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Tx_odd_data_ptr ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_odd_data_ptr ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 !Col_dl1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 136) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 222) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Col ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD == 240) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 Crs ##1 (Txd == 0)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 MCRS) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 70) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 72) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed == 2) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 98) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_er ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (MTxD_dl1 == 161)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Col ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 100) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 MRxErr ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) ##2 Rx_er ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 184) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 214) ##1 1) |-> (Rxd_dl2 >= 146) && (Rxd_dl2 <= 203));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd_dl2 == 130) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 Rx_er_dl1 ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 203) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 16) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (MRxD == 211) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 MCRS ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 108) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD == 211) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (Speed == 0)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD == 54) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd_dl1 == 15) ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Speed == 4) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 232) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !MTxEn ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Rxd_dl2 == 15)) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Crs_dl1 ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd == 203) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (Txd == 4)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 166) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_dv_dl2 ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 MTxEn_dl1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !MRxErr ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Rx_er ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && Col_dl1 ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 !Rx_dv ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 153) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Rx_er) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (Rxd == 46)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) ##2 Rx_er ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 (Speed == 4)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 84) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##2 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) && Col_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 Rx_er ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##1 (Rxd == 30) ##2 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) && MRxErr ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##4 Crs_dl1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 99) && (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 226) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##2 Rx_er ##1 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 (Txd == 0)) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Tx_en ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Col_dl1 ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !Tx_en ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_er_dl1 ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Txd == 0) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) ##2 Rx_er ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd == 15) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) && Col ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 !MCrs_dv ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Rxd_dl2 == 30) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Speed == 4) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 47) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl1 == 226) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed == 0)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MCrs_dv) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Txd == 0) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !Tx_en) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) ##2 Rx_er ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 Col ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (MRxD == 211) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MTxD_dl1 == 28) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd == 226) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !MCrs_dv) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (Speed == 7) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD == 34)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl2 == 226) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_odd_data_ptr) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Col_dl1 ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD == 43)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Rx_er_dl1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 54) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !MRxErr) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Rxd_dl2 == 15)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MRxD == 0) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##3 (MRxD == 76) ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Rx_er ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !MCrs_dv ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 MTxEn) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD == 127) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MRxErr ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD == 127) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !MRxErr ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !Rx_er) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_er_dl1 ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv_dl1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed == 5) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 237) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 == 37) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Rx_er ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCrs_dv ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD == 182) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 65) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) && Col_dl1 ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd == 47) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 !Line_loop_en ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 241) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD == 211)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 190) ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 198) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##2 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 >= 142) && (Rxd_dl2 <= 241) ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##2 (Rxd_dl1 == 15) ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv_dl2) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MTxD_dl1 == 208)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !Rx_er_dl1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (MRxD == 76)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !Line_loop_en) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MTxEn ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Rx_er) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 MTxEn) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 (Speed == 3)) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 !MRxErr) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD == 45) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 Rx_dv_dl2) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 207) && (Rxd_dl2 <= 255) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed == 4) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 !Tx_odd_data_ptr) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 40) ##3 Rx_dv) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 241) && (Txd >= 226) && (Txd <= 240) ##2 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !Line_loop_en ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 Col ##1 !MCRS ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 28) && (MTxD <= 252) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD >= 218) && (MRxD <= 240) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD == 0) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Rx_dv ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 144) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Rx_dv_dl1 ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 123) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 148) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 81) && (Rxd <= 166) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 148) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 148) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 254) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 148) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Tx_en ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 254) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Tx_en ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 170) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl2 == 16)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Rxd_dl2 == 143)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 128) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (MRxD == 246)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 106) && (MTxD_dl1 <= 167) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 == 203)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd == 225)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl2 == 203)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 == 11)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && !Rx_dv ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 !MCrs_dv) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Speed == 1) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 !Rx_dv) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && MTxEn_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Tx_en) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_odd_data_ptr) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (MRxD == 174)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 158) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 170) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 106) && (MTxD_dl1 <= 167) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 !Tx_odd_data_ptr) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl2 == 142) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Txd == 10)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MTxD == 98)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 Line_loop_en) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 !Tx_en) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && !Rx_er ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 199) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MRxD == 151)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCrs_dv) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##2 Rx_er ##1 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 (Rxd_dl1 == 225)) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 !Rx_dv_dl1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 158) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 !MTxEn_dl1 ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 Rx_dv_dl2) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Txd == 4)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MRxD == 240) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) ##3 Crs ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl1 == 211)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd == 11)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd_dl2 == 122)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##1 !MTxEn ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && !Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && !MRxErr ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd == 130) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MRxD == 240) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MTxD_dl1 == 179)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (MTxD_dl1 == 169) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && Rx_dv ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !Rx_dv_dl2) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl2 == 130) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 113) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##1 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 Rx_odd_data_ptr) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Speed == 3)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Col_dl1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd == 30) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 236) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 Crs_dl1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Txd == 0)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 70) && (MTxD_dl1 <= 106) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 169) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) && Rx_dv_dl1 ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MTxD_dl1 == 67)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Rxd_dl1 == 30) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd == 211)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##1 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) && (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 200) && (Txd <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (Rxd == 203)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 MCRS) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) ##1 !MTxEn) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 163) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##1 Rx_dv ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 (Speed == 2) ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && Tx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 98) && (Rxd_dl1 <= 169) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 (MRxD == 99)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS ##1 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (Rxd_dl2 == 217)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 163) && (Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##2 !MCRS && !Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 144) && (Txd <= 151) ##1 (MRxD == 4)) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 112) ##1 Tx_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 240) ##1 (MTxD_dl1 == 208) ##3 1) |-> (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Tx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Speed >= 0) && (Speed <= 3) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 152) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 38)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 154) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 154) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 237) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 21) && (MTxD <= 138) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 108) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_odd_data_ptr ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 56) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 64) && (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 246) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Tx_odd_data_ptr ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCRS ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 130) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 93) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 56) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 124) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 134) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 6) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 76) && Rx_dv_dl2 ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 176) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 117) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 124) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 122) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MRxErr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MRxErr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 64) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MRxErr ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 165) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Rx_er ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 45) && (Rxd_dl2 <= 85) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 >= 228) && (Rxd_dl1 <= 239) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD >= 112) && (MTxD <= 124) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 209) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 224) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 153) && (Rxd_dl1 <= 201) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 139) && (MTxD_dl1 <= 190) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD >= 97) && (MTxD <= 132) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 208) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd >= 228) && (Rxd <= 239) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 95) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 64) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Col ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##4 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 137) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 200) && (Rxd_dl2 <= 255) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 18) && (MTxD <= 52) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 58) && (Rxd_dl1 <= 111) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 85) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 84) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 255) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 187) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 58) && (Rxd <= 111) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 255) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 187) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (Txd == 214) ##1 1) |-> (Rxd >= 89) && (Rxd <= 175));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 237) && (Txd <= 255) ##3 1) |-> (MTxD >= 132) && (MTxD <= 194));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 165) ##1 (Txd >= 221) && (Txd <= 237) ##3 !Rx_er) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 78) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 185) && (Rxd_dl1 <= 196) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 4) && (MTxD <= 124) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Col ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 137) && (Rxd_dl2 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 176) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 185) && (Rxd <= 196) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed >= 1) && (Speed <= 2) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 26) && (MTxD <= 121) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 193) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 101) && (Rxd_dl1 <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 14) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 MRxErr) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Speed >= 6) && (Speed <= 7) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !Crs_dl1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 15) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD >= 14) && (MRxD <= 15) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Txd == 12)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 30) && (Rxd_dl2 <= 111) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && Crs_dl1 ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed >= 5) && (Speed <= 6) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Rx_er_dl1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 36) && (MTxD <= 43) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && Crs ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl2 >= 21) && (Rxd_dl2 <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !Rx_dv_dl2) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !MCRS) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 67) && (Txd <= 72) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd == 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Speed >= 1) && (Speed <= 3)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 67) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Txd >= 0) && (Txd <= 12) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 227)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 203)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 181) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 101) && (Rxd <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl1 >= 154) && (Rxd_dl1 <= 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 181) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 219) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !MTxEn) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Rx_odd_data_ptr) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 181) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd >= 154) && (Rxd <= 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MRxD >= 34) && (MRxD <= 45)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 242) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 127) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 168) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 111) && (Rxd_dl2 <= 168) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 101) && (Rxd_dl1 <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Txd >= 112) && (Txd <= 200)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed >= 6) && (Speed <= 7) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 161) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed >= 3) && (Speed <= 5) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !Crs) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Line_loop_en) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 46) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && MCRS ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 28) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 161) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Rx_er) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd >= 21) && (Rxd <= 42)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 101) && (Rxd <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 101) && (Rxd_dl1 <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 101) && (Rxd <= 181) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 42)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && Line_loop_en ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd >= 154) && (Rxd <= 203)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD >= 1) && (MTxD <= 16) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 75) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MTxD >= 124) && (MTxD <= 153)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 219) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 218) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 81) ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##3 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 72));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 201) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 193) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 193) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col_dl1 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col_dl1 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MRxErr ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_odd_data_ptr ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 2) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 241) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 2) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 >= 204) && (MTxD_dl1 <= 232) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_er ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_er_dl1 ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 MRxErr ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 137) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 96) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 99) && (Rxd <= 133) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd == 46) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Speed == 1)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 85) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 9) && (Rxd <= 85) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 184) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 76) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 >= 26) && (Rxd_dl1 <= 30)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd >= 26) && (Rxd <= 30)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 126) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 211) && (MTxD_dl1 <= 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 137) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 232) && (MTxD <= 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 217) && (Rxd_dl1 <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 99) && (Rxd_dl1 <= 133) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (MTxEn ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 241) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 15) && (Rxd_dl2 <= 18) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD >= 218) && (MRxD <= 240)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD >= 14) && (MRxD <= 15)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 217) && (Rxd <= 226) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD_dl1 >= 57) && (MTxD_dl1 <= 118) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 75) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 181)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 137) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 >= 228) && (Rxd_dl2 <= 239)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 62) && (Rxd <= 125) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 184) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 198) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Col ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 226) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 46) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 168) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 226) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 184) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 Rx_er) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 79) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 76) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 79) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 221) && (Txd <= 237) ##2 Col ##1 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed >= 1) && (Speed <= 5) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 66) && (MTxD_dl1 <= 123) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 Rx_er_dl1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 198)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 232) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 >= 198) && (Rxd_dl2 <= 226) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 !Tx_odd_data_ptr) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 0) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 236)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 !Rx_dv_dl2) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 Tx_en) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && Rx_dv_dl2) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 2) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 MTxEn ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_odd_data_ptr ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD_dl1 == 28) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MTxD == 76) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Txd >= 0) && (Txd <= 3) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Tx_en ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && MTxEn) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 7) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 !Rx_odd_data_ptr) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 79) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !Tx_odd_data_ptr ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd == 0) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 227)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !Line_loop_en ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Txd == 76) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 MRxErr) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (Txd == 76) ##1 1) |-> (Speed >= 5) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 >= 204) && (MTxD_dl1 <= 205) ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Line_loop_en ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && Rx_dv_dl2 ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD >= 110) && (MTxD <= 124) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 12) && (MRxD <= 17)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd >= 12) && (Txd <= 13)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 196)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd >= 21) && (Rxd <= 48)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 42) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 57) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && Rx_dv ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd >= 157) && (Txd <= 200)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 42)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 Rx_dv_dl2) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD >= 217) && (MTxD <= 239)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 189) && (Rxd_dl1 <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 Rx_er) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD >= 44) && (MTxD <= 124)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 47)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 MRxErr) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 159) && (Rxd_dl1 <= 206) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Rx_dv) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 17) && (Rxd <= 42) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD >= 124) && (MTxD <= 176)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && Rx_dv_dl1 ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 48)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 32) && (MRxD <= 45)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 193) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Rx_dv_dl1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 215)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 Rx_er_dl1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Col ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed >= 5) && (Speed <= 7)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD == 45) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 == 10) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 75) ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MRxD == 79)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs && !Rx_dv ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 1) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MTxD_dl1 == 208)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Speed == 2)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs && MTxEn ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 5) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) && Tx_odd_data_ptr ##3 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 37) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Speed == 4)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MRxD == 76)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MTxEn_dl1 ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs && (Speed == 6) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MRxErr ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 240) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD >= 237) && (MRxD <= 240) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Line_loop_en ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 == 169) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 74) && (Rxd_dl2 <= 144));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 7) && (Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd_dl1 == 46)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Speed == 0)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd >= 198) && (Rxd <= 226) ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MTxD == 43)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Crs && !Rx_dv_dl1 ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !Rx_dv_dl2 ##1 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Txd == 4)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 168) && (MTxD <= 250) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 4) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 == 142) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 >= 198) && (Rxd_dl1 <= 226) ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd >= 0) && (Txd <= 127) ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 236) && (Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 0) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 MTxEn_dl1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MRxD == 0)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 4) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd == 10) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 158) && (Txd >= 226) && (Txd <= 255) ##3 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 168) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 237) && (Txd <= 240) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er_dl1 ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd == 46)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 208) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MTxD == 232)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Txd == 3)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MCrs_dv ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 79) ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD == 240) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) && MTxEn ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (MTxD_dl1 == 161)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 127) ##2 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##4 (Rxd_dl2 == 10)) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed >= 0) && (Speed <= 1) ##3 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 44) && (MTxD <= 50)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 173)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 115)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCRS) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCRS) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 46) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col_dl1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 68)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 210)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 2)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl2 >= 209) && (Rxd_dl2 <= 219)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !Col_dl1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 175) && (Rxd <= 210)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl2 >= 133) && (Rxd_dl2 <= 161)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd >= 158) && (Rxd <= 181)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 210)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs_dl1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 217) && (MTxD <= 219)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 17)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 88) && (MTxD <= 98)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 175) && (Rxd <= 210)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 170)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 148) && (Rxd_dl1 <= 154)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 2)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Tx_odd_data_ptr) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 170)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCrs_dv) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs_dl1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 181)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 26)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 22)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCrs_dv) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 >= 42) && (Rxd_dl1 <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Txd == 0)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 2)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 210)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 217) && (Rxd_dl2 <= 226)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 115)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col_dl1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 240) && (MRxD <= 241) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 68)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 46) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 122) && (MTxD <= 165) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Tx_odd_data_ptr) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !Col) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 175) && (Rxd <= 210)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD >= 12) && (MRxD <= 13)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 170)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD >= 76) && (MRxD <= 116)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 185) && (MTxD <= 187)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 190) && (Rxd_dl2 <= 196)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD >= 9) && (MRxD <= 14)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 >= 227) && (Rxd_dl2 <= 255)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 88) && (MTxD <= 98)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 1)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD >= 88) && (MTxD <= 98)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD >= 0) && (MRxD <= 2)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col_dl1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd >= 101) && (Rxd <= 115)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD >= 151) && (MRxD <= 157)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 >= 208) && (MTxD_dl1 <= 232)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 162)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Tx_odd_data_ptr) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD >= 43) && (MTxD <= 91)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Col) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 204)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs_dl1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 79) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl2 >= 99) && (Rxd_dl2 <= 133)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !MCrs_dv) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 221) && (Txd <= 222) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 42) && (Rxd <= 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd >= 148) && (Rxd <= 154)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD >= 124) && (MTxD <= 137)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 Crs) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 !Tx_en) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCRS) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 170) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 68)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 MCrs_dv) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Crs_dl1 ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Speed == 1)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Line_loop_en) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MRxD == 0)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 MCrs_dv ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 !Col) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MTxD == 67)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl1 == 193)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 Crs ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_dv ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd == 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl2 == 225)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 194) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 200) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 !MTxEn_dl1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MRxD == 240)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 !Col_dl1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 209) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Rx_dv_dl1 ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 MTxEn) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MTxD_dl1 == 113)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 MCRS ##2 !Crs ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Rx_dv) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 200) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##4 Col) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 226) && (Txd <= 255) ##4 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 Rx_dv_dl1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd == 193)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (MRxD == 8)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 173) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd >= 144) && (Txd <= 151) ##1 1) |-> (Speed >= 0) && (Speed <= 2));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##1 (Rxd_dl1 == 198)) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MRxErr) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD >= 43) && (MTxD <= 84)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 !Tx_odd_data_ptr) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 254)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er_dl1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 254)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er_dl1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_er) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MRxErr) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd_dl1 >= 46) && (Rxd_dl1 <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 168)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd >= 46) && (Rxd <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd_dl1 >= 123) && (Rxd_dl1 <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 10) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 == 181) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd >= 123) && (Rxd <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 115) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 45) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col_dl1 ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 98) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd >= 123) && (Rxd <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd_dl1 >= 123) && (Rxd_dl1 <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 2) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 101) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 115) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd_dl1 >= 123) && (Rxd_dl1 <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MTxEn_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 4) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 127) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 101) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 0) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 148) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Rxd >= 123) && (Rxd <= 254) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 67) && (Txd <= 78)) |-> (Rxd_dl1 >= 93) && (Rxd_dl1 <= 176));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 179) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 219) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 13) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 128) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 Col ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 4) ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCrs_dv ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 88) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd >= 137) && (Rxd <= 168) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MRxD >= 99) && (MRxD <= 237) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 47) && (MTxD_dl1 <= 57) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) ##4 !MCrs_dv) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 123) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 17) && (Rxd_dl2 <= 21) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 Col ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 193) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 117) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD >= 29) && (MTxD <= 45) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 224) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 15) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 99) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 190) && (Rxd_dl1 <= 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 197) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD == 176) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 Col_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 21) && (Rxd <= 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 15) && (Rxd <= 17) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 127) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 176) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 190) && (Rxd <= 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 250) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 99) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 21) && (Rxd_dl1 <= 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd == 0) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 >= 30) && (Rxd_dl2 <= 45) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 45) && (MRxD <= 99) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd_dl1 >= 137) && (Rxd_dl1 <= 168) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 185) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 17) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 8) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 127) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 127) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Txd >= 12) && (Txd <= 14) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 133) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 == 181) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MCrs_dv ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 101) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MTxEn ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 100) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 7) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Tx_odd_data_ptr ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 230) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##3 Col ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 115) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 4) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 4) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 4) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 2) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##4 !Rx_er_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 240) ##3 Col ##1 1) |-> Rx_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Line_loop_en ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 1) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 161) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 4) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MRxErr ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 230) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##3 Rx_er_dl1 ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 6) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 144) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 166) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 148) ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) && (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv ##1 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##4 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 176) && (Txd <= 237) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (MTxD_dl1 >= 25) && (MTxD_dl1 <= 110)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 211) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Speed == 2)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 174) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 43) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 10) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er_dl1 ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 2) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 10) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 101) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 219) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 100) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 248) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd == 181) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 101) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 7) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 MTxEn_dl1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 2) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Speed == 4)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 == 181) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd == 219)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MRxErr ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 75) && (Rxd_dl2 <= 143) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##1 !MRxErr ##3 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_odd_data_ptr ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 4) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 115) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MRxD == 0)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd == 181) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 2) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 153) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 6) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 !MTxEn ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 101) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd_dl1 == 219)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 45) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 127) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 2) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 == 181) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 115) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd == 181) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 115) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 13) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Txd == 2) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 100) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 248) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MRxD == 2) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 127) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 13) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Txd == 10)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 45) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 230) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd == 16)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Tx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !MRxErr ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 101) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 Rx_dv_dl2) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Rxd_dl1 == 16)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Speed == 1)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 115) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 175) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 219) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 6) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 75) && (Rxd_dl2 <= 143) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Speed == 7) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl1 == 181) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (Txd == 142)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 !Rx_er ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 115) ##1 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 101) ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 Rx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MTxD == 52)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (Rxd_dl2 == 219) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##2 (MTxD == 248) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MTxD_dl1 == 123)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##4 (MRxD == 10)) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 115) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 101) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 209) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 161)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col_dl1 ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MTxEn) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MCrs_dv) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 4) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 0) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 153) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 1)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 157) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Line_loop_en) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 128) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 148)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 1)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 4) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 98) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MRxD == 128) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Line_loop_en) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 0) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCrs_dv ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 179) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MCrs_dv) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 4) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 191) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 173) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 Col_dl1 ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 2) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 222) ##1 1) |-> (MTxD >= 85) && (MTxD <= 168));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 187) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 157) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl2) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 157) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 148)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 == 181)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 MCrs_dv ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 2)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 133)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MTxEn_dl1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl1 == 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_dv_dl2) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 219) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 == 181) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 161)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 4)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_odd_data_ptr) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 !MTxEn) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd == 219) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Txd == 4) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 MTxEn_dl1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 4)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 Rx_odd_data_ptr) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MRxD == 2)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (MTxD_dl1 == 133)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Speed == 4)) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Speed == 2) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD == 98) ##2 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Txd == 4)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (Rxd_dl2 == 181) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##3 (Rxd_dl2 == 181)) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 144) ##1 (MTxD_dl1 == 179) ##2 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 227) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd >= 99) && (Rxd <= 143) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !MRxErr ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 MCrs_dv ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !MCrs_dv ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd == 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) && Rx_dv_dl2 ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl2 >= 137) && (Rxd_dl2 <= 168) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Speed >= 5) && (Speed <= 6)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 >= 227) && (Rxd_dl1 <= 255) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd >= 157) && (Rxd <= 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd >= 198) && (Rxd <= 217)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD >= 69) && (MTxD <= 72) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd >= 227) && (Rxd <= 255) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd_dl1 >= 62) && (Rxd_dl1 <= 67) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl1 >= 198) && (Rxd_dl1 <= 217)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd >= 62) && (Rxd <= 67) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 220) && (MTxD_dl1 <= 223) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MRxD >= 84) && (MRxD <= 99) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD >= 97) && (MTxD <= 157) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 76) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 100) && (MTxD <= 145) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Rx_er_dl1 ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 16) && (Rxd_dl1 <= 153) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 25) && (Rxd_dl2 <= 26) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 16) && (Rxd <= 153) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 85) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 Col ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !MTxEn ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 99) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd == 185) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 114) && (MTxD_dl1 <= 176) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 Col_dl1 ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 98) && (MRxD <= 99) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Rx_er ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD_dl1 == 13) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 125) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MRxD >= 99) && (MRxD <= 237) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 5) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl2 >= 99) && (Rxd_dl2 <= 143)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 215) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl2 >= 157) && (Rxd_dl2 <= 191)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 >= 146) && (MTxD_dl1 <= 165) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl2 >= 62) && (Rxd_dl2 <= 67) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 101)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (MTxD_dl1 >= 173) && (MTxD_dl1 <= 179)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 137) && (MTxD_dl1 <= 176) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd >= 176) && (Txd <= 185) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Speed == 0) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl1 >= 99) && (Rxd_dl1 <= 143) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 84) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 185) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 0) && (Speed <= 2) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 228) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er_dl1 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er_dl1 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Tx_en ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MRxErr ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er_dl1 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MRxErr ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MTxEn_dl1 ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MTxEn_dl1 ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 18) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_er ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MTxEn_dl1 ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Col_dl1 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MRxErr ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 168) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl2 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 134) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Tx_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 95) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Tx_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl2 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 168) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 92) && (MTxD_dl1 <= 139) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl2 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Tx_en ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 Rx_dv_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 168) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 MCRS ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 Crs ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 22) && (MTxD_dl1 <= 95) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 Crs_dl1 ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MTxD_dl1 >= 64) && (MTxD_dl1 <= 123) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 72) && Rx_dv_dl2) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 225) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 161) && (Rxd <= 219) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MRxD == 0) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 161) && (Rxd_dl1 <= 219) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 178) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Tx_odd_data_ptr ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Rx_dv_dl2 ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 38) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 157) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 157) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 157) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 MTxEn_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs_dl1 ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 154) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Rx_dv_dl2 ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && MCRS ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 154) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 38) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 MTxEn_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 178) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 209) && (Rxd_dl1 <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Rx_dv_dl2 ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 !MTxEn && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 158) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Tx_odd_data_ptr ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 !MTxEn && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 38) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 165) && (Rxd_dl2 <= 178) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && MCRS ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 MTxEn_dl1 ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Tx_odd_data_ptr ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 181) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 154) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs_dl1 ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && Crs_dl1 ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) && MCRS ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 !MTxEn && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 208) && (MTxD <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd == 253) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Speed >= 4) && (Speed <= 5) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 189) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 114) && (MTxD_dl1 <= 127) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 78) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 41) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 128) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 85) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 112) && (MTxD <= 145) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 128) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 189) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 64) && (Rxd_dl2 <= 93) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 253) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 128) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 189) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 198) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 93) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 198) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !MTxEn_dl1 ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 64) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Txd >= 2) && (Txd <= 4) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 4) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 72) && (Rxd <= 137) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 158) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 2) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 152) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !MCRS ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 158) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 1) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 72) && (Rxd <= 137) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs_dl1 ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs_dl1 ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 37) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 93) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 164) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 142) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 116) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 1) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !MCRS ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 4) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 148) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 164) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 37) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 37) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 158) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 142) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 148) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs_dl1 ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 174) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 164) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 152) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 158) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 116) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 2) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Txd >= 142) && (Txd <= 240) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 176) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 2) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 116) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 158) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (MTxD >= 4) && (MTxD <= 69) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && Rx_dv ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !Crs ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 158) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##1 !MCRS ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 158) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##1 (Speed >= 1) && (Speed <= 3) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 0) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 183) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 26) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 >= 26) && (Rxd_dl1 <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 0) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 0) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 0) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 88) && (MTxD <= 144) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 183) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 !Tx_en && (MRxD == 0)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (MTxD_dl1 == 61)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 26) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 168) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD == 137) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 !Tx_en && !Tx_odd_data_ptr) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_odd_data_ptr ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Speed == 6)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Rxd_dl2 == 101)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd == 39) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 7) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 2) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 65) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 130) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Tx_odd_data_ptr ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 0) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MCrs_dv ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 183) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 180) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD_dl1 == 26) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 168) && (Rxd_dl2 <= 183) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD == 137) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd >= 26) && (Rxd <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Rxd_dl2 == 136)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && MRxErr ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MRxD == 0) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 0) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 254) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 240) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (Speed == 7)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 183) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 180) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 130) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 219) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 7) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er_dl1 ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 181) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd == 39) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Txd >= 0) && (Txd <= 127) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) ##2 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er_dl1 ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 (MTxD_dl1 == 164)) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 181) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 180) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_odd_data_ptr ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 226) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 2) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 180) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !MTxEn_dl1 ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 240) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 180) ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Txd == 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Rx_odd_data_ptr ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Tx_en ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && MRxErr ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MTxD == 137) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 148) && (MTxD_dl1 <= 190) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 130) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MCrs_dv ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 2) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd == 181) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 !MCrs_dv ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (MRxD == 240) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && Rx_er_dl1 ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Speed >= 4) && (Speed <= 5) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 Line_loop_en ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl1 == 180) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd == 39) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Tx_odd_data_ptr ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##4 !Tx_en && MTxEn_dl1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Rxd_dl2 == 183) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 Tx_odd_data_ptr ##1 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 7) ##1 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 219) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##1 (Speed == 7) ##1 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) && MRxErr ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD >= 164) && (MTxD <= 166) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 88) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 38) && (MRxD <= 43) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && MRxErr ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 190) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 101) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 209) && (Rxd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 112) && (MTxD <= 168) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 52) && (MTxD_dl1 <= 106) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Rx_er ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 226) && (Rxd_dl2 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Rx_er_dl1 ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 144) && (Rxd_dl1 <= 201) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 30) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 13) && (MTxD_dl1 <= 48) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MCRS ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 226) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 5) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 180)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 181) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 133)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 76)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 164) && (MTxD_dl1 <= 197) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 48) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 7)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd == 254) ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 >= 93) && (Rxd_dl1 <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 164) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 76)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 158)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !Rx_dv ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD == 76)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 181)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD == 76)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 116)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 >= 48) && (MTxD_dl1 <= 92) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 181) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 193) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd >= 115) && (Rxd <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 123)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Line_loop_en ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !Rx_dv_dl1 ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Txd == 3) ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 133)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Txd == 166)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 >= 26) && (Rxd_dl2 <= 170) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd >= 93) && (Rxd <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 == 48) ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 222) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD >= 7) && (MTxD <= 45) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 123)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 180)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 243) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 == 115) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 4)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 116)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MRxD >= 0) && (MRxD <= 15) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Txd == 166)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (MTxD_dl1 >= 196) && (MTxD_dl1 <= 240) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Txd == 166)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 134)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 180)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv_dl1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !Crs ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv_dl1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 2)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 76)) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Reset) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD == 36) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 133)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl2 >= 135) && (Rxd_dl2 <= 176) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 181)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 134)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 == 196) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 237) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 65) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 2)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 2)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Rxd_dl2 >= 196) && (Rxd_dl2 <= 219) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 158)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 == 26) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 214) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 181) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD == 76)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Rxd >= 135) && (Rxd <= 176) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 36) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 206) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !Crs_dl1 ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 92) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 79) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 134)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MRxD == 116)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_odd_data_ptr ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 0) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 >= 48) && (MTxD_dl1 <= 243) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd == 115) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 158)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 36) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 236) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd >= 39) && (Rxd <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MTxEn_dl1 ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (MTxD_dl1 >= 235) && (MTxD_dl1 <= 240) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 4)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 7)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 4)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 148) && (MTxD_dl1 <= 190) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Txd >= 0) && (Txd <= 14) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 0) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (MTxD_dl1 == 123)) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd == 196) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 Rx_dv_dl1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Speed == 7)) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MTxD_dl1 == 205) ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 189) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !MCRS ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 MTxEn ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) && Tx_odd_data_ptr ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Rxd_dl1 >= 135) && (Rxd_dl1 <= 176) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 127) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 == 254) ##2 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 40) && (Txd <= 64) ##2 (Rxd_dl2 == 181)) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD == 110) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd >= 140) && (Rxd <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD == 45) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 218) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (Rxd_dl1 >= 39) && (Rxd_dl1 <= 170) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 (MRxD >= 0) && (MRxD <= 14) ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) && (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 78) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 34)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 0) && (MRxD <= 17) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 124) && (MTxD <= 187) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MTxEn ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Crs ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_odd_data_ptr ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 162) && (Rxd <= 207) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd >= 10) && (Txd <= 12) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 47) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 42) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 135) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 168) && (MTxD <= 190) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd >= 180) && (Rxd <= 187) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 216) ##4 !Crs_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD >= 0) && (MRxD <= 10) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 154) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd >= 30) && (Rxd <= 42) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_er_dl1 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 159) && (Rxd_dl1 <= 206) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 48) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 38) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 47) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd == 0) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 44) && (MTxD <= 54) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 154) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 187) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 47) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 117) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD >= 211) && (MRxD <= 240) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 210) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_er ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 117) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Rx_dv ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && MRxErr ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 99) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 162) && (Rxd_dl1 <= 207) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Rx_dv_dl1 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !Tx_en ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 Tx_odd_data_ptr ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && MTxEn ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 216) ##4 !Crs_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) && Rx_dv_dl2 ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!MCRS ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 46) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD >= 124) && (MTxD <= 137) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd == 196) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 148) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 4) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 193) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 !Col ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 3) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 == 115) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd == 115) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Rx_odd_data_ptr ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 >= 93) && (Rxd_dl2 <= 170) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 0) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 79) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl1 == 196) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 122) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD_dl1 == 26) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Rxd_dl2 == 65) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd == 76)) |-> (Rxd >= 0) && (Rxd <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 88) && (MTxD <= 101) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !Col ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 164) && (MTxD_dl1 <= 236) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !Line_loop_en ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 75) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD == 45) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 Line_loop_en ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MRxD >= 0) && (MRxD <= 116) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 101) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 148) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !Col_dl1 ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 62) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##2 !Rx_dv_dl2 ##2 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MTxD == 110) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Speed >= 5) && (Speed <= 7) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Txd == 0) ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 0) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) ##1 !Crs ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !MTxEn_dl1 ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 >= 39) && (Rxd_dl2 <= 170) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 214) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 176) && (Rxd_dl2 <= 185) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Speed == 5) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (MTxD == 59) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 79) && (MRxD <= 99) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##1 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Speed == 5) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (MRxD == 127) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd >= 0) && (Txd <= 99) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 !Tx_en ##3 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 122) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 (Rxd_dl2 == 226) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##1 (Txd == 8) ##3 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 226) && (MRxD <= 237) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##2 !MTxEn_dl1 ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 164) && (Txd >= 214) && (Txd <= 237) ##4 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 !Col_dl1 ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) && MRxErr ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) && Rx_er_dl1 ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 79) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) && Rx_er ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd == 148)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 4)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 3)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 == 196)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 2) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 == 115)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed == 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 79) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 == 148)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD >= 127) && (MRxD <= 237) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MCrs_dv) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 79) && (MRxD <= 99) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 209) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 72) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##2 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MRxErr) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 == 10)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 183) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 107) && (Rxd <= 183) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 79)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 3) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Line_loop_en) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) && (Txd >= 214) && (Txd <= 237) ##4 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 MTxEn ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er_dl1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && Rx_dv ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 209) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 170) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 193) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD >= 88) && (MTxD <= 112) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 176) && (Rxd <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 122) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 193) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 192) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 0)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd >= 0) && (Txd <= 97) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 176) && (Rxd_dl1 <= 255) ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 122) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && Rx_dv_dl1 ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 133) && (Rxd_dl1 <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 209) && (MRxD <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 148) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd == 10)) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 67) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 133) && (Rxd <= 157) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 3) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MRxErr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 208) && (MTxD_dl1 <= 210) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 169) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 189) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD >= 128) && (MRxD <= 151)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 191) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_er_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 190) && (MTxD <= 225) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 170) && (Rxd_dl2 <= 181)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD == 174) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 154) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 170) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 29) && (Rxd_dl1 <= 101)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 >= 110) && (Rxd_dl2 <= 117)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 >= 210) && (Rxd_dl1 <= 219)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 76) && (MTxD <= 88)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd >= 64) && (Txd <= 110)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 96) && (MTxD <= 124) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 210) && (Rxd <= 219)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 174) && (MRxD <= 240) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Rx_er) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Tx_odd_data_ptr) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 150) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 5)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !Tx_en) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd >= 29) && (Rxd <= 101)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD >= 5) && (MTxD <= 36)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 170) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er_dl1 ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 193) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed == 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 226) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Txd == 0)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er_dl1 ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 44) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MRxD == 15) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 3) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 79)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 == 148)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 193) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Tx_en) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && MRxErr ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Speed == 5)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD >= 40) && (MTxD <= 88) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD >= 88) && (MTxD <= 108) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er_dl1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col_dl1 ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl1 == 136) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 108) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 4)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MRxD == 0) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd >= 101) && (Rxd <= 142) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl1 >= 75) && (Rxd_dl1 <= 101) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD == 108) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 37) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 193) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Tx_en) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 4) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 113) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Speed == 3)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er_dl1 ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd == 136) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MRxD >= 0) && (MRxD <= 15) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && MTxEn_dl1 ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 == 225) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Tx_en) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Speed >= 5) && (Speed <= 6) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 193) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd >= 0) && (Txd <= 15) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Speed == 5)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 250) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl1 == 10)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd == 0) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 9) && (Rxd_dl1 <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col_dl1 ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 == 115)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd == 15) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MCrs_dv) |-> Col);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_odd_data_ptr) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Reset) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 MCRS ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd_dl2 == 196)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && MRxErr ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Line_loop_en) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 2) && (Speed <= 4) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 3) && (Txd <= 6) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 Crs ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) && Rx_odd_data_ptr ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !Rx_er) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 !MCrs_dv ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv_dl1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_odd_data_ptr) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 174) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 107) && (Rxd_dl1 <= 183) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && MRxErr ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 79) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 Rx_odd_data_ptr ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col_dl1 ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Rx_er ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 !MRxErr) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Speed == 5)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 142) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Txd == 0)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 226) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd == 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 88) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Tx_en ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl2 == 254) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && Rx_dv_dl1 ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd == 173) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd >= 75) && (Rxd <= 101) ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) && Col ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 4) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 (Txd == 0)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 Crs_dl1 ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_odd_data_ptr) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && Rx_dv ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (MRxD == 0)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 !Rx_dv) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 44) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 107) && (Rxd <= 183) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd == 10)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##3 (Rxd == 148)) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MRxD >= 127) && (MRxD <= 237) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 37) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd == 101) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Rxd_dl1 == 101) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD_dl1 == 13) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 193) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 2) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd == 0) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 144) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 4) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 50) && (Rxd <= 93) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD == 40) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 79) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD_dl1 == 37)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl1 == 228)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Txd == 10) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl2 == 225) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 255) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 250) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MTxD == 182)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MCrs_dv) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD_dl1 == 113) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 163) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && MTxEn ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (Speed == 5) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 79) ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl1 == 226)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 == 44)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) && (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 !Tx_en ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 163) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 112) && (Rxd_dl1 <= 159) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 218)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !MTxEn_dl1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && MTxEn ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Txd == 173) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 (MTxD == 88) ##1 1) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd_dl2 == 219)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 112) && (Rxd <= 159) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) && MTxEn ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 127)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Speed == 7)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_dv) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 226) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 226) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd == 228)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 237) ##3 !Line_loop_en ##1 !Tx_en) |-> Line_loop_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 193) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 !Rx_dv_dl1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Speed == 3)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (Rxd == 226)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Speed >= 4) && (Speed <= 7) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 226) ##1 (MRxD == 0)) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 166) && (MTxD <= 255) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 198) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 207) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 53) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 153) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 21) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 198) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 53) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 89)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Crs ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 89)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCRS) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MCRS ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Crs_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MTxEn_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 197) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MCRS ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 154) && (Rxd <= 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 112) && (MTxD <= 186)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs_dl1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Crs_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCrs_dv) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MTxEn_dl1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Crs && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCRS ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 5) && (Speed <= 7)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 168) && (MTxD <= 239) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MCRS && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 89)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 203)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Crs ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !Rx_odd_data_ptr) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd >= 11) && (Rxd <= 15)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 206) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD_dl1 >= 18) && (MTxD_dl1 <= 28)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD >= 208) && (MTxD <= 223)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 187)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd >= 154) && (Rxd <= 174)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD >= 153) && (MTxD <= 165)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 123)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 78) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Crs_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Rx_dv) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 MCRS) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD >= 76) && (MTxD <= 87)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 148) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 174)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 MCrs_dv) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Rx_dv_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Crs) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 44) && (MTxD <= 124) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 Tx_en) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 !Rx_dv_dl2) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl1 >= 11) && (Rxd_dl1 <= 15)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 42)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 184) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 137) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd == 79) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 == 228) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_odd_data_ptr) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 == 208) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Tx_en ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 159) && (Rxd_dl1 <= 206) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Col ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 190) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Speed == 2) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd == 228) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 17) && (MTxD_dl1 <= 245) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 201) && (MTxD_dl1 <= 250) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Rx_dv_dl1 ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 44) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && MCrs_dv ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 163) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 163) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 146) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Col_dl1 ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 17) && (MTxD_dl1 <= 245) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd == 130) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && Line_loop_en ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 190) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Speed == 1) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 110) && (Rxd_dl1 <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 240) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv_dl2) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 == 219) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (Rxd_dl1 == 79) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 (Txd == 0) ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 79) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 110) && (Rxd <= 142) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 255) ##1 (MTxD == 40) ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 44) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 75) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 17) && (MTxD_dl1 <= 245) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 190) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 161) && (Rxd <= 207) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD == 240) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Tx_odd_data_ptr ##2 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Rx_dv ##1 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 6) && (MTxD_dl1 <= 103) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Crs ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MCRS ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 158) && (Rxd_dl2 <= 200) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 148) && (Rxd_dl1 <= 201) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 142) && (Rxd_dl1 <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 135) && (Rxd_dl1 <= 165) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Col_dl1 ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Speed == 6) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD == 224) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Rx_dv ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed == 7) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 57) && (MTxD <= 103) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 218) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Speed == 7) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Txd == 8) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 131) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 161) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Txd == 14) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) && MTxEn_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD == 36) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) && MTxEn_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 103) && (MTxD_dl1 <= 173) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 == 65) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 89) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_odd_data_ptr) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd == 198) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl2 == 21) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 196) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 196) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 95) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd == 39) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Col ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD == 15) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 81) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 89) && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 == 15) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Rx_dv_dl1 ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && MCrs_dv ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 (Txd == 0) ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 64) && (Rxd <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 135) && (Rxd <= 165) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 126) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD == 8) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 148) && (Rxd <= 201) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##1 Tx_odd_data_ptr ##2 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MRxD == 14) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd == 181) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 62) && (Rxd_dl1 <= 102) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd >= 44) && (Rxd <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD == 97) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && Rx_dv_dl2 ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 161) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD == 112) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Txd == 12) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 81) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 242) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 64) && (Rxd <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 142) && (Rxd <= 181) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 == 181) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 64) && (Rxd <= 125) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd == 72) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD_dl1 == 224) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 == 44) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 !Rx_dv_dl2) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 47) && (MTxD_dl1 <= 57) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && Line_loop_en ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##2 !Tx_en ##1 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Rxd_dl2 == 227) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) && MTxEn_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 64) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl2 >= 236) && (Rxd_dl2 <= 241) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 196) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (Rxd_dl1 == 198) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD_dl1 == 215) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 == 235) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 111) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 181) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##3 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed == 5) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 81) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 4) && (Txd <= 7) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 == 202) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 75) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 157) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl1 >= 44) && (Rxd_dl1 <= 245) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 122) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 3) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MTxEn_dl1 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl1 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 92) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 255) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 255) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Tx_odd_data_ptr ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs_dl1 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl2 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 240) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MTxEn_dl1 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCRS ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCrs_dv ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv_dl1 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 92) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCrs_dv ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Col) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd == 203)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd == 21)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !Rx_dv) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 46) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (MTxD == 44) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Speed == 1)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 !Rx_dv_dl1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Crs ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 51) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MRxD == 112)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 200) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 133) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed == 6) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MRxD == 34)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 200) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 200) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 201) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Txd == 0) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Tx_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 133) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 Col_dl1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (MCRS ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Speed == 7)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) && (Speed == 3) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 158) && (Rxd_dl2 <= 200) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Tx_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Txd == 200)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 209) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 99) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) && MTxEn ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Tx_en ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Speed == 3)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Speed == 5)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd == 99) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 52) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD == 201) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 216) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD == 43) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 236) && (Rxd <= 241) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 209) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col_dl1 ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd_dl1 == 203)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 Col ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) && Rx_dv_dl2 ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MRxD == 12)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Rxd_dl1 == 21)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 30) && (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 37) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (MTxD == 44)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD == 182) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 236) && (Rxd_dl1 <= 241) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 181) && (MTxD <= 250) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd == 127) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 110) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 45) ##1 (Txd == 112)) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Crs && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 34)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 44) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 87) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MCRS && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MTxEn ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 1) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 185) && (Rxd <= 190) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 2) && (Txd <= 4) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 123) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 185) && (Rxd_dl1 <= 190) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 193) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd >= 176) && (Txd <= 200) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 103) && (MTxD_dl1 <= 173) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 Rx_dv_dl1 ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 87) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 209) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 209) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 !Rx_dv_dl1 && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 72) && (Rxd <= 137) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) && MCrs_dv ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 == 228)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) && MRxErr ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd == 26)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 15) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) && Crs ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 (Speed == 5)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 165) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!MCRS && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 78) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 161) && (Rxd_dl2 <= 207) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) && Rx_er_dl1 ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Speed == 4)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 !Rx_dv && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD == 240)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD == 8)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 159) && (MTxD <= 208) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Txd == 15)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 170) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 103) && (MTxD_dl1 <= 173) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 Rx_dv ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 Crs ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 Crs_dl1 ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 170) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 !MCrs_dv) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 180) && (Rxd_dl2 <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 MCrs_dv ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 (Txd == 0)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD == 218)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) && Crs_dl1 ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 !Line_loop_en ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) && MCRS ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd == 142) ##2 1) |-> (Rxd_dl2 >= 0) && (Rxd_dl2 <= 87));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 (MRxD >= 15) && (MRxD <= 237) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##2 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 == 140)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 MCRS ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Speed == 2)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 148) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 == 93)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 == 198)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MTxD_dl1 == 169)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 !Rx_odd_data_ptr ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 103) && (MTxD_dl1 <= 173) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 164) && (MTxD <= 209) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 MTxEn_dl1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 Rx_dv_dl2) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 == 130)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl2 == 181)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 153) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd == 93)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 !Tx_en) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Speed == 6)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 174) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (MTxD >= 194) && (MTxD <= 219) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 == 26)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd_dl1 == 30)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd == 30)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MTxD_dl1 == 46)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 211) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) && Rx_er ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 143) && (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 219) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD == 14)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (MRxD == 15)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 !Rx_dv_dl2 ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##1 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 46) ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 241) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 214) && (Txd <= 240) ##2 (Rxd == 140)) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 162) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 243) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 243) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 103) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 103) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 71) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 45) && (MTxD <= 137) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MCrs_dv ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCRS ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !MCRS ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 185) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MCrs_dv ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Line_loop_en ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs_dl1 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_dv_dl2 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er_dl1 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MRxErr ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er_dl1 ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 45) && (MTxD <= 137) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MRxErr ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs_dl1 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 6) && (Speed <= 7) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 76) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MRxErr ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs_dl1 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCRS ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 127) && (MRxD <= 240) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Line_loop_en ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_dv_dl2 ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 185) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er_dl1 ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er_dl1 ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MRxErr ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 99) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd == 253)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 98)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 143)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 == 89)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 4)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd == 158)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 88)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd == 217)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !MTxEn) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 67)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 98)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 88)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 146) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 221) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd == 101)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 == 21)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 67)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Txd == 2)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 5)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 0)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 215)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 == 101)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 47)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 37)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 44) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) && Rx_dv_dl2 ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 179)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD == 116)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !MTxEn) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 170) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 4)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Txd == 200)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 == 190)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 170) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Tx_odd_data_ptr) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_er) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 153) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 151)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 45)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 85)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl1 == 181)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD == 76)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 10)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 == 190)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl1 == 217)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 Rx_er_dl1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 243)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 == 37)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 4)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Txd == 9)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 == 21)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd == 21)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD == 43)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 10)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl1 == 158)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 13)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD == 242)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 217)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 175) && (Rxd_dl1 <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd == 89)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd == 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 10)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 7)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 4)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 == 101)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl1 == 253)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD == 239)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 67)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 143)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD == 14)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 7)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 151)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 98)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD == 12)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD == 185)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MRxD == 0)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD == 217)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MRxD >= 201) && (MRxD <= 237) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 == 196)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD == 151)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 6)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd_dl2 == 133)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 !MTxEn) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 165) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 179)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 110)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl2 == 227)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 MRxErr) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD == 10)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl1 == 101)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 202)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 13)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 68)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 45)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Rxd == 181)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 151)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd == 101)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 179)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 110)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Speed == 7)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 45)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 68)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 217)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 4)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD == 13)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 143)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 175) && (Rxd <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MTxD_dl1 == 123)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 == 48)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (MTxD_dl1 == 208)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##2 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 243)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd == 101)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 68)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD == 88)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl2 >= 168) && (Rxd_dl2 <= 241) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD >= 43) && (MTxD <= 69) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd >= 43) && (Rxd <= 99) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD >= 69) && (MTxD <= 97) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Txd == 4)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd == 143)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 44) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Speed == 2)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) && (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (Rxd_dl1 == 143)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MRxD == 243)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) ##1 (MRxD == 157)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 110)) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (Rxd_dl2 == 217)) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 151) ##1 (MTxD_dl1 == 13)) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 78) ##1 (Txd == 14)) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 112) && (MRxD <= 157)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 190)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 185) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD >= 124) && (MTxD <= 153)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 32) && (MRxD <= 34)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed >= 6) && (Speed <= 7) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd >= 148) && (Rxd <= 154)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 21)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 124) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 >= 17) && (Rxd_dl2 <= 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 >= 148) && (Rxd_dl1 <= 154)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 180) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 43) && (Txd <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd >= 17) && (Rxd <= 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd >= 42) && (Rxd <= 48)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD >= 12) && (MRxD <= 13)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd >= 154) && (Rxd <= 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd == 12)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd >= 176) && (Txd <= 200)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 224) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 185) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 26) && (MTxD <= 57) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 Rx_odd_data_ptr) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 130) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 153)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 26) && (MTxD <= 97) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 >= 190) && (Rxd_dl1 <= 203)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 >= 42) && (Rxd_dl1 <= 48)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MTxD >= 153) && (MTxD <= 165) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 169) && (Rxd <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 22)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 125) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed == 1)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && Col_dl1 ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd >= 0) && (Txd <= 12) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd >= 115) && (Rxd <= 130) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD >= 44) && (MTxD <= 50)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed >= 6) && (Speed <= 7)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd >= 190) && (Rxd <= 203)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && Col ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Txd == 0) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MRxD == 12) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 == 123) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) && Rx_dv_dl1 ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd == 190) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd == 227) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 == 118) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 14) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Speed == 7) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd == 12) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd == 21) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd == 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 252) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !Crs_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD_dl1 >= 46) && (MTxD_dl1 <= 67) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 == 190) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 131) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 214) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 158) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 == 17) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 == 21) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD == 44) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 85) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 252) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MRxD >= 201) && (MRxD <= 237) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD == 96) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !Tx_en ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Txd == 200) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Txd == 14) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl2 == 168) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Txd == 12) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 16) && (Rxd_dl1 <= 75) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD == 43) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD == 113) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD_dl1 == 15) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd_dl1 == 168) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd_dl1 >= 168) && (Rxd_dl1 <= 241) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 252) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !MCRS ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 !Crs ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 == 193) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 165) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd >= 168) && (Rxd <= 241) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD == 97) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD == 45) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !Tx_odd_data_ptr ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD == 67) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Speed == 4) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 == 196) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Speed == 7) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 == 30) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 133) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 == 47) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 168) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) ##3 !MCrs_dv ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 100) && (MTxD <= 112) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 16) && (Rxd <= 75) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) && Rx_dv ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 89) && (Rxd <= 174) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd == 168) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 54) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl1 == 227) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 == 26) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 87)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 111) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 123) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs_dl1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 225) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD >= 63) && (MTxD <= 84)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_er) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er_dl1 ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_er_dl1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 MRxErr) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Crs) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 MCRS) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 76)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MCrs_dv ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Line_loop_en ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 97) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 3)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 6) && (Speed <= 7)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd_dl1 >= 100) && (Rxd_dl1 <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Txd >= 0) && (Txd <= 4)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 127) && (MTxD_dl1 <= 250) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs_dl1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && MRxErr ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 113) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl2) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl2 ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Crs_dl1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 127) && (MRxD <= 240) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 2) && (Speed <= 3)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv_dl1 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 240)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 158) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 225) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 71)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_odd_data_ptr) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Speed >= 0) && (Speed <= 1)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 102) && (Rxd_dl2 <= 185) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 225) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 76)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed >= 6) && (Speed <= 7)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Crs) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCRS) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_dv_dl2) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 !MTxEn) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 132) && (MTxD <= 190) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 240)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 MCrs_dv) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 225) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 71)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 127) && (MRxD <= 240) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCRS) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl2) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd >= 100) && (Rxd <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl2 ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_dv_dl1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 227) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 >= 161) && (MTxD_dl1 <= 168)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_er ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 225) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 138) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Col ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 35) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 207)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd >= 140) && (Rxd <= 207)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd >= 21) && (Rxd <= 44)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 174)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 44)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 130)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 96) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (MTxD_dl1 >= 72) && (MTxD_dl1 <= 110)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl2 >= 203) && (Rxd_dl2 <= 217) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (MTxD >= 88) && (MTxD <= 116)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 76) && (Txd <= 128) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 255) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !Crs_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Speed == 6)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 175) && (Rxd_dl1 <= 254) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) ##1 MCrs_dv) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 48) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD_dl1 >= 105) && (MTxD_dl1 <= 170) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Col_dl1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD_dl1 == 67) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD == 248) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD == 157) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##2 !Rx_dv_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (MTxD_dl1 == 146) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 25) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 158) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd == 89) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##2 !Rx_dv ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Txd == 6) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd == 255) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Txd == 2) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Rxd_dl2 >= 16) && (Rxd_dl2 <= 75) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) && (Speed >= 2) && (Speed <= 4) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 31) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD >= 69) && (MTxD <= 237) && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##2 (MTxD >= 69) && (MTxD <= 248) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD >= 167) && (MTxD <= 194) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MRxD == 99) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Rxd_dl2 == 16) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MRxD == 99) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MRxD >= 97) && (MRxD <= 99) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Rxd >= 158) && (Rxd <= 203) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (Rxd_dl2 >= 158) && (Rxd_dl2 <= 203) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !MRxErr ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Rx_odd_data_ptr && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 151) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MTxD_dl1 == 125) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 65) && (Rxd_dl2 == 203) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 47) && (MTxD <= 145) && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Txd == 4) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD_dl1 >= 105) && (MTxD_dl1 <= 170) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 161) && (Rxd <= 207) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Rx_dv_dl2) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 114) && (MTxD_dl1 <= 249) && (Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD == 47) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 214) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 (MTxD == 167) ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !Crs ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 16) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd == 99) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 98) && (Txd <= 99) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd == 16) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (MRxD == 12) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 127) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !MTxEn) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !Rx_er ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Rx_er) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) && (Rxd_dl2 >= 131) && (Rxd_dl2 <= 249) ##1 (Txd >= 226) && (Txd <= 255) ##3 1) |-> Col);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !MRxErr) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Rx_odd_data_ptr) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Crs && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !MCRS && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Speed == 4) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 199) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd == 70)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Speed == 5)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 MCrs_dv) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Speed == 4)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !Col ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 Tx_en ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MRxD == 99) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd >= 176) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MRxD == 99) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MRxD == 84) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Col) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !MCRS ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 176) && (MTxD_dl1 <= 190) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 175) && (Rxd <= 254) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##2 !Col_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##2 MTxEn_dl1 ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD_dl1 >= 105) && (MTxD_dl1 <= 170) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) && (Speed == 2) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 !Rx_er_dl1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 !Rx_er_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl1 == 70)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 85) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Crs_dl1 && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd == 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##1 MTxEn_dl1 ##2 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 MTxEn_dl1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 47) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 249) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##3 (Rxd_dl1 == 191) ##1 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##4 (Rxd_dl2 == 191)) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (Txd >= 37) && (Txd <= 40) ##3 1) |-> (Rxd_dl1 >= 178) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !Rx_dv_dl2 && (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 48) && (Rxd <= 81) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 102) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 !MTxEn ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 95) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (Speed == 5) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 67) && (MTxD <= 126) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MTxEn ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 136) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 136) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MTxEn ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 114) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD == 138) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 79) && (Rxd_dl1 <= 102) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 145) && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 102) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 238) && (Rxd_dl2 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##3 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 89) && (Txd <= 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 48) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 201) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 153) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 144) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 95) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd == 153) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 144) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 114) && (MTxD_dl1 <= 164) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 163) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 64) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 MTxEn ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 102) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 124) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 18) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd == 201) ##4 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) && MTxEn ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 98) && (Rxd <= 102) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) && Tx_odd_data_ptr ##1 (MTxD_dl1 >= 38) && (MTxD_dl1 <= 103) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 102) ##1 (MTxD_dl1 == 183) ##3 1) |-> (MTxD >= 1) && (MTxD <= 129));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 81) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 161) && (Rxd <= 183) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 79) && (Rxd_dl2 <= 111) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 54) && (MRxD <= 128) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl1 >= 203) && (Rxd_dl1 <= 217) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd >= 203) && (Rxd <= 217) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 224) && (MTxD <= 225) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD == 128)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 181) && (Rxd_dl2 <= 228) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 157) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl2 >= 39) && (Rxd_dl2 <= 99) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 26) && (MTxD <= 75) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd == 183)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 72) && MCrs_dv) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 89) && (Rxd_dl1 <= 176) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Crs && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 161) && (Rxd_dl1 <= 183) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 7) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_er && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MCRS && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 246) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 88) && (MTxD_dl1 <= 95) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MRxErr && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD >= 44) && (MTxD <= 91) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MRxD >= 112) && (MRxD <= 116) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 72) && Rx_odd_data_ptr) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Txd >= 9) && (Txd <= 12) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_dv_dl2 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 225) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MTxEn_dl1 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Line_loop_en ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 53) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs_dl1 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 92) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 205) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCrs_dv ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 6) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 45) && (MTxD <= 137) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MCRS ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl1 ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 185) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 255) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 113) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Tx_odd_data_ptr ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Crs_dl1 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 198) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 97) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !MCRS ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Tx_odd_data_ptr ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 225) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 101) && (Rxd_dl2 <= 142) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 MTxEn ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !Rx_dv_dl2 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl1 ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 185) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv_dl1 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Crs_dl1 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 3) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_dv_dl2 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 3) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 225) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 127) && (MRxD <= 240) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl2 ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 132) && (MTxD <= 190) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 225) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !MCRS ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 97) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 176) && (Rxd <= 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Line_loop_en ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_odd_data_ptr ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 132) && (MTxD <= 190) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Line_loop_en ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 225) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Tx_odd_data_ptr ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 198) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_dv_dl1 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_dv_dl1 ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Rx_dv_dl1 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 3) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 Rx_er_dl1 ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 MRxErr ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Tx_odd_data_ptr ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 Rx_dv_dl2 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 225) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 113) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 124) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 !MCrs_dv ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 144) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 211) && (Rxd_dl1 <= 219) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 159) && (Rxd_dl1 <= 206) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 227) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd == 3) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 168) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 110) && (MTxD <= 175) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 199) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 143) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 110) && (MTxD <= 175) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD == 0) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 93) && (MTxD <= 166) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd == 70) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 74) && (Rxd_dl2 <= 144) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd == 12) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 == 180) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 211) && (Rxd <= 219) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd == 180) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 == 93) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 == 215) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 224) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 165) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 13) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 48) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 93) && (MTxD <= 166) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD == 211) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 110) && (MTxD <= 175) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MTxD == 112) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 18) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 21) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 Rx_odd_data_ptr ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Speed == 7) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 == 70) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 170) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl2 == 227) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 107) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd == 170) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 93) && (MTxD <= 166) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 26) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD_dl1 == 26) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 Rx_dv_dl2 ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 213) && (Rxd <= 216) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 227) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 213) && (Rxd_dl1 <= 216) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 Rx_odd_data_ptr ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 181) && (MRxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd >= 158) && (Rxd <= 180) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 21) && (MTxD <= 75) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 183) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 21) && (MTxD <= 59) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl1 >= 158) && (Rxd_dl1 <= 180) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 228) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 228) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 3) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 1) && (MTxD_dl1 <= 125) ##1 (Txd >= 221) && (Txd <= 237) ##3 1) |-> (MTxD_dl1 >= 161) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 214) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##4 !Crs_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Crs && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 200) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 192) ##4 !Crs_dl1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 40) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd == 213) ##4 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 112) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 192) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD == 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD == 60) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 112) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd == 37) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD == 150) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 185) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 142) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd == 112) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD == 190) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 117) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 211) && (Rxd_dl1 <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 208) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 171) ##4 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 112) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 == 30) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 117) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD == 10) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##4 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MTxD == 137) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl1 == 203) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD == 112) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 181) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 162) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 170) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 214) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD == 189) ##4 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 213) ##4 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd_dl2 == 130) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 181) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 181) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 133) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 211) && (Rxd <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd == 30) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 26) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) (!Crs && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Rx_dv ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Rxd == 203) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!MCRS && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 10) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 45) && (MTxD_dl1 <= 103) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 45) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 130) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (Txd == 10) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 192) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 130) && (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##1 (MRxD == 240) ##1 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd == 47) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> Crs_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 181) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 47) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) && Rx_dv_dl1 ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) (!Crs && (Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (Txd >= 40) && (Txd <= 64) ##2 1) |-> MCRS);
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) && (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 38) && (MRxD <= 43) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 154) && (Rxd <= 183) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 224) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 183) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 39) && (Rxd <= 99) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 43) && (MTxD <= 44) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 173) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 21) && (Rxd_dl2 <= 45) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 39) && (Rxd_dl1 <= 99) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 201) && (MRxD <= 218) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 57) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 124) && (MTxD <= 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_er_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_er ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Line_loop_en ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_dv_dl2 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Tx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_dv_dl2 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Line_loop_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 10) && (Txd <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Tx_odd_data_ptr ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Speed >= 5) && (Speed <= 7) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 7) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 15) && (Rxd <= 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 33) && (MRxD <= 38) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 10) && (MRxD <= 17) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 32) && (Txd <= 43) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 7) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 42) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 2)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl2 == 181)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Crs) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 7)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Speed == 0)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 Crs_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 107) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 121) && (Rxd_dl2 <= 187) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 252)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD == 151)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 114) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 179)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MTxD >= 100) && (MTxD <= 162) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 69) && (MTxD <= 129) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Txd == 10)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MRxD == 128)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 114) && (MTxD_dl1 <= 143) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd_dl1 == 219)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 5)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 252)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 !MTxEn_dl1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 MCRS) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 209) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (MTxD == 88)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##1 (Rxd == 219)) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 124) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 65) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 65) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 210) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 190) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd == 174)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 == 30)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl1 == 174)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD_dl1 == 28)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 == 203)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd == 11)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 210) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl1 == 11)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 26) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Txd == 12)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 26) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD == 211)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 210) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 214) && (Rxd_dl1 <= 254) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 (Txd >= 57) && (Txd <= 78) ##1 1) |-> (Speed >= 0) && (Speed <= 3));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 189) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 107) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 44) && (Rxd_dl2 <= 93) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD == 12)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 == 70)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MRxD == 76)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD == 223)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (MTxD_dl1 == 123)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 33) && (Txd <= 54) ##2 (Rxd_dl2 == 180)) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 174) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 210) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 14) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 196) && (Rxd <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 227) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 196) && (Rxd <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 198) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 196) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 14) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 196) && (Rxd_dl1 <= 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 227) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 88) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 196) && (Rxd_dl2 <= 254) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 99) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 198) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 157) && (MRxD <= 240) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 153) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Crs) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !MCrs_dv) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_er ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 0) && (Speed <= 2)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MTxEn) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv_dl2) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Tx_en) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 203)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 119) && (MTxD <= 219) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 87) && (MTxD <= 165) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_er_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 8) && (MTxD_dl1 <= 106)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 88) && (MTxD <= 119)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MCRS) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 47) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv_dl2 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 196) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Tx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Tx_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Txd >= 11) && (Txd <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 215) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 180) && (Rxd <= 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 215) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 153) && (MTxD <= 223)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 87) && (MTxD <= 165)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 89)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Txd >= 11) && (Txd <= 13)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 6) && (Speed <= 7)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Crs_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (MCRS ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 60) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 60) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 72) && (Rxd_dl2 <= 140) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 199) && (Txd <= 255) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 219) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 131) && (MRxD <= 195) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##4 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 219) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 186) && (Rxd_dl2 <= 255) ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Crs ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 8) && (Txd <= 32) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 4) && (Speed <= 5) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 2) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 140) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 204) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !MTxEn ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 175) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 140) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 0) && (MRxD <= 15) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 140) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !MTxEn ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 140) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 140) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 176) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 28) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col_dl1 ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 204) && (MTxD_dl1 <= 205) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 84) && (Rxd <= 169) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Line_loop_en ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 6) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 15) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 176) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 71) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 176) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 4) && (Speed <= 5) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 175) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 18) && (MTxD <= 40) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 217) && (MTxD <= 247) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 68) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 84) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 123) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MTxD_dl1 == 134) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MTxD_dl1 == 202) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 0) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 196) && (Rxd <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 26) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 196) && (Rxd_dl1 <= 213) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 70) && (Rxd_dl2 <= 157) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 == 227) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd == 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 == 17) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD == 239) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 == 185) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd == 176) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MRxD == 12) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 121) && (MTxD <= 162) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 == 115) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd == 12) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 2) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl2 == 158) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 184) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 == 190) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 == 196) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd == 115) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 215) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Tx_en ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 206) && (Rxd_dl2 <= 255) ##3 (MRxD >= 32) && (MRxD <= 65) ##1 1) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Txd == 166) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 119) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 118) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD == 44) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Txd == 12) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 6) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 68) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 8) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd == 196) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MRxD == 116) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd == 190) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 == 193) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 22) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd == 200) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 == 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 14) ##3 !Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv_dl1 ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 176) && (MTxD <= 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 3) && (Speed <= 5) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 112) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 96) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 2)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 39) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 28) && (MTxD_dl1 <= 37) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col_dl1 ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 176) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 39) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 43) && (Rxd <= 89) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 218) && (MRxD <= 240) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 226) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 218) && (MRxD <= 240) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 218) && (MRxD <= 240) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 82) && (MTxD <= 165) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 39) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col_dl1 ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 39) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 39) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##2 (Txd >= 98) && (Txd <= 112) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 77));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 226) && (Rxd_dl2 <= 228) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 93) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 72) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD == 239)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 == 202)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd == 21)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed == 6)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 31) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 == 21)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed == 7)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 72) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 70) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 == 154)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 == 21)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl1 == 154) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl2 == 180) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 67) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD == 13)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 !Tx_en) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd == 154)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD == 157)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 == 11) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 3) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Speed == 6) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 == 215)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 == 190)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 == 154)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd == 154) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed == 5)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd == 190)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 == 89)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Speed == 4) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd == 0)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Speed == 7) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (MTxD_dl1 == 57) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 == 130) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD == 34)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Speed == 2)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 == 123)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd == 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd == 130) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MRxD == 12)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd == 11) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 31) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Txd == 13)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 174) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Rxd_dl1 == 174) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 198) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 == 22)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd == 203)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Rxd_dl2 == 21) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (MTxD_dl1 == 123) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl1 == 203)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd == 89)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 == 190)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) && (Txd == 0) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##2 (Speed == 5) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (Rxd_dl2 == 196)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 53) ##1 (MTxD_dl1 == 47)) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 82) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl1 == 21)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd == 44)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 == 115)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl1 == 84)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd == 84)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 154) && (Rxd <= 203) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Speed == 1)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl1 == 44)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd == 21)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 == 11)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 == 174)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (Col ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Rxd_dl2 == 130)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 54) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##3 (Speed == 6)) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 176)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 71)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_dv) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD >= 75) && (MTxD <= 84)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col_dl1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 237) && (Rxd_dl2 <= 245) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (MRxErr ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 217) && (MTxD <= 247)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 39)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 6)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MRxD >= 108) && (MRxD <= 116)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 226) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 237) && (Rxd_dl2 <= 245) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 176) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD >= 142) && (MTxD <= 190)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Txd == 0)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 15)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 130) && (Rxd_dl1 <= 176) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 0) && (MRxD <= 15)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 69) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 157) && (MRxD <= 240)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 140)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MRxD >= 157) && (MRxD <= 240)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 18) && (MTxD <= 40)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 6)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 28) && (MTxD_dl1 <= 37)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 2)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 136) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Txd >= 108) && (Txd <= 166)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 127) && (Txd <= 173) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 !Tx_en) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 182) && (MTxD <= 190) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 4) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 226) && (Rxd <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 219) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd_dl1 >= 186) && (Rxd_dl1 <= 229)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 157) && (MRxD <= 240)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 >= 161) && (MTxD_dl1 <= 164)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Rx_dv_dl1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 18) && (MTxD <= 40)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 0) && (Txd <= 15)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 226) && (Txd <= 227) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd >= 157) && (Txd <= 176)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd >= 186) && (Rxd <= 229)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 196) && (Rxd_dl2 <= 254)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Col_dl1 ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Col_dl1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 30) && (Rxd_dl2 <= 39)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD >= 0) && (MRxD <= 15)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 130) && (Rxd <= 176) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 115) && (Rxd_dl2 <= 140)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD >= 217) && (MTxD <= 247)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 226) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 75) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Speed == 1)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 28)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_er ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 == 208)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 >= 196) && (Rxd_dl2 <= 254)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 2)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 237) && (Rxd_dl2 <= 245) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd >= 115) && (Rxd <= 130)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 49) && (MTxD_dl1 <= 71)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 MTxEn) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 28)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 >= 28) && (MTxD_dl1 <= 37)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Txd == 176) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 161)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 111)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl2 == 154) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 41) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 4) && (Rxd_dl1 <= 84) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Speed == 5) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 246) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd == 54)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD_dl1 == 37) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 64)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 181) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 224)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 36)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl1 == 158) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Col && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Reset) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd == 158) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 210) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 169) && (MTxD_dl1 <= 190) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 72) && Line_loop_en) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 39)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 161)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Speed == 1) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Txd == 9) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Txd == 12) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD == 91) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 57)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD_dl1 == 215) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Col_dl1 && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 3) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 242)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 228) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd == 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MRxD == 116) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 4) && (Rxd <= 84) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 95) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 210) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) && (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 8) && (MRxD <= 14) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 14) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 130) && (Rxd <= 176) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 127) && (Txd <= 173) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 75) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 226) && (Rxd <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 130) && (Rxd <= 176) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 196) && (Rxd <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 70) && (Rxd <= 137) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 196) && (Rxd_dl1 <= 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 14) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 226) && (Rxd_dl2 <= 228) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 8) && (Txd <= 14) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd >= 127) && (Txd <= 173) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 216) && (Rxd_dl1 <= 219) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 218) && (MRxD <= 226) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 30) && (Rxd_dl1 <= 39) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 4) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 216) && (Rxd <= 219) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 >= 204) && (MTxD_dl1 <= 205) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 232) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD >= 173) && (MTxD <= 175) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 75) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 115) && (Rxd <= 140) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 198) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 140) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 182) && (MTxD <= 190) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 !MTxEn ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 8) && (MRxD <= 14) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 218) && (MRxD <= 240) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd >= 30) && (Rxd <= 39) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed >= 4) && (Speed <= 5) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 232) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 193) && (Rxd <= 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 219) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 8) && (MRxD <= 14) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 130) && (Rxd_dl1 <= 176) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 216) && (Rxd_dl2 <= 219) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 218) && (MRxD <= 240) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 >= 130) && (Rxd_dl2 <= 176) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 4) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD >= 8) && (MRxD <= 14) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 232) && (MTxD <= 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 182) && (MTxD <= 190) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 69) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 218) && (MRxD <= 240) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 130) && (Rxd_dl1 <= 176) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 57) && (MTxD <= 69) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 226) && (Rxd <= 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 79)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 89) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 64) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 42) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd == 180) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##1 !Tx_odd_data_ptr ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl1 == 180) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 !MCrs_dv ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Rxd_dl2 == 183) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##1 Tx_en ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##1 Rx_dv_dl2 ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 !Rx_dv_dl2) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 !Rx_odd_data_ptr) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 56) && (Rxd_dl2 <= 102) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 148) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 Rx_er) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##1 !MTxEn ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##3 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MRxD == 0) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (Speed == 7) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 Rx_er_dl1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 134) && (MTxD_dl1 <= 193) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 42) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 206) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 MRxErr) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 67) ##1 (MTxD_dl1 == 26) ##2 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 175) && (MTxD <= 190) ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 115) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 83) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 144) && (Rxd_dl2 <= 201) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 84) && (Rxd_dl1 <= 169) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Speed == 6) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 !Line_loop_en ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 Col ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 70) && (Rxd_dl1 <= 137) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd == 39) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 4) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 43) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 39) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) && MTxEn ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 121) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 !Rx_dv ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) && Rx_dv_dl1 ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 201) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 168) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 99) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 Col_dl1 ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) && Rx_dv ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 (Speed == 1) ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 57) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD == 201) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 !Rx_dv_dl1 ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed == 1) && (Txd >= 38) && (Txd <= 67) ##2 !MTxEn_dl1 ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 15) && (Rxd_dl1 <= 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 38) && (MRxD <= 45)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 33) && (MRxD <= 34) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 32) && (MRxD <= 45) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_odd_data_ptr ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 165) && (MTxD_dl1 <= 224) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 1) && (Speed <= 2) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 12) && (Txd <= 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 12) && (MRxD <= 17) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 12) && (Txd <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 15) && (Rxd <= 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 15) && (Rxd_dl2 <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_odd_data_ptr ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 165) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 164) && (MTxD <= 187) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 168) && (MTxD <= 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 10) && (MRxD <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 180) && (Rxd <= 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 1) && (Speed <= 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 42) && (Rxd_dl2 <= 89) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 15) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 240) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 254) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 108) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 40) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 14) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 254) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 198) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 198) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 26) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 205) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 140) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 17) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 205) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 140) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 15) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 15) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 3) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 15) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 3) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Tx_odd_data_ptr ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 14) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 26) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 254) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 140) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 140) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 140) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 140) && (Rxd <= 198) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 3) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 79) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 119) && (MTxD <= 165)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 70)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 64) && (MTxD_dl1 <= 85)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 21)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 106) && (MTxD_dl1 <= 123)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 153) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 185)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 22) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 21)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 112) && (MTxD <= 119)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 50) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 174)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 21)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 174)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 157) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 48)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 50)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 44) && (MTxD <= 124) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 140) && (Rxd <= 185)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er_dl1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 21)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 180) && (Rxd_dl2 <= 190)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 70) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_dv_dl1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_dv) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MRxErr) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 217) && (MTxD <= 239) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MTxEn_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 44) && (MTxD <= 124) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 1) && (Speed <= 2)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 119) && (MTxD <= 165) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 226) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 218) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 30) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 130) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 157) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 200) && (Rxd <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 76) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 162) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 30) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 37) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 7) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 255) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 45) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 0) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 226) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 169) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 240) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 30) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 240) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 145) && (MTxD_dl1 <= 162) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 127) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 0) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 228) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 218) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCrs_dv ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 173) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Tx_en ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 30) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 45) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 76) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 173) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 127) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Line_loop_en ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 228) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 30) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 130) ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 169) ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 116) ##1 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 12) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 203) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 236) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 112) && (Rxd_dl2 <= 157) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 130) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 69) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 46) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 236) && (Rxd_dl2 <= 241) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 130) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 236) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 46) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 236) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 236) && (Rxd <= 241) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 236) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 237) && (MRxD <= 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 236) && (Rxd_dl1 <= 241) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 46) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 0) && (MRxD <= 54) ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 122) && (Rxd_dl1 <= 187) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 122) && (Rxd <= 187) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 110) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 6) && (Rxd <= 79) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 168) && (MTxD_dl1 <= 226) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_er ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (MRxErr ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 38) && (MRxD <= 45)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col_dl1 ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Line_loop_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 0) && (Speed <= 3) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 17) && (Rxd <= 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 240) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 108)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_odd_data_ptr) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 97) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 76)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 67) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 142) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_odd_data_ptr ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 14) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 30)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 0)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 15)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_odd_data_ptr ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Rx_odd_data_ptr) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCrs_dv) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 218) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Speed == 6)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Txd == 4)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 1) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MRxD == 0)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Tx_odd_data_ptr) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 15)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 3)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 237) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd == 46)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 116)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Tx_en) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 15)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 236) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 240)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 0)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 == 164)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Line_loop_en) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 140)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 30)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 140)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 226) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 182) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 240)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 254)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 219) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 76)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 162) && (MTxD_dl1 <= 250) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 MTxEn_dl1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 116)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 76)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 226) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD_dl1 == 161)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 173) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 7)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 17)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Speed == 0)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 17)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 0)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Txd == 15)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MRxD == 76)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !MCrs_dv) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 7)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Speed == 3)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Tx_en) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 87) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 108)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 14) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 222) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Txd == 166)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 130) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 226) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 Tx_odd_data_ptr) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 76)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 40)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 216) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 227) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 !Line_loop_en) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 228) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) && Rx_odd_data_ptr ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 37)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 236) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MTxD == 63)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD_dl1 == 37)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MTxD == 40)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 127) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Speed == 3)) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 240) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 216) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 226) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 11) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (MRxD == 116)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 (Rxd_dl1 == 46)) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (Rxd_dl2 == 254)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##3 (MRxD == 0)) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##4 Line_loop_en) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 56) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 218) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 226) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 14) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 173) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 67) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 97) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 173) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 205) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 236) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 130) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 8) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 130) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 240) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Speed == 0) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD == 218) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 173) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 142) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 219) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 236) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 169) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 130) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD_dl1 == 26) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD_dl1 >= 37) && (MTxD_dl1 <= 46) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 123) && (MTxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 182) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 69) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 14) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 101) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 1) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 218) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD >= 67) && (MTxD <= 69) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 198) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 123) && (MTxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 130) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 130) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 142) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 3) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 67) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 226) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 236) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd == 219) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col_dl1 ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 8) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd >= 43) && (Rxd <= 130) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 130) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 198) ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 140) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 218) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 148) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 123) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 140) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 146) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 14) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 198) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Txd == 14) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) && (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 228) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 127) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col_dl1 ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 218) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MRxD == 127) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 >= 236) && (Rxd_dl2 <= 241) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 240) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 185) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 226) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd == 236) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 130) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 228) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed == 1) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 226) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 219) && (Txd >= 218) && (Txd <= 240) ##4 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 6) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 123) && (MTxD <= 151) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl1 == 226) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (MTxD == 45) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Txd == 15) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd == 198) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 240) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD >= 237) && (MRxD <= 240) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Speed >= 0) && (Speed <= 1) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 127) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 97) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd == 30) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 8) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 254) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (Rxd_dl2 == 219) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MTxD == 182) ##2 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 !Col_dl1 ##3 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##1 (MRxD == 14) ##2 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl1 == 30) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 240) ##2 (Rxd_dl2 == 228) ##2 1) |-> (Rxd_dl2 >= 130) && (Rxd_dl2 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 201) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 38) && (Rxd <= 81) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 78) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 153) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 57) && (Txd <= 151) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 142) && (Rxd_dl2 <= 198) ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (Txd >= 54) && (Txd <= 78) ##1 1) |-> Rx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 126) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##4 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 89) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 17) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 219) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 95) && (MRxD <= 99)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 7) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 6) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 12) && (MRxD <= 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 176) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 12) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Tx_en ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 185) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 1) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 42) && (Rxd_dl1 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 176) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 0) && (Txd <= 12) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 187) && (Rxd <= 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 42) && (Rxd <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 187) && (Rxd_dl1 <= 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 248) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 176) && (Txd <= 200) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 219) && (MTxD <= 239) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 38) && (Txd <= 43) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 96) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 124) && (MTxD <= 153) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Tx_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 7) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 42) && (Rxd <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 176) && (MTxD <= 187) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 17) && (Rxd <= 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 112) && (MTxD <= 124) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 6) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MTxEn_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 68) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 42) && (Rxd_dl1 <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 1) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 167) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 191) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 103) && (MTxD_dl1 <= 173) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 162) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 191) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 167) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 2) && (Txd <= 4)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 168) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 168) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 209) && (Rxd_dl2 <= 253) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 133) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd == 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 70) && (MTxD_dl1 <= 106)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Tx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 48) && (Rxd_dl1 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 64) && (MTxD_dl1 <= 70)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 32)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd == 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 225) && (MTxD <= 239) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MRxErr) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 154)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 8) && (MTxD_dl1 <= 25)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 11)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 2)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 106) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 224) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 35) && (Rxd_dl1 <= 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 11)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 44) && (MTxD <= 50) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 50) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 112) && (MTxD <= 116)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 153) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 48) && (Rxd <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 7)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 48) && (Rxd_dl2 <= 89)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 226) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 11)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 0) && (Speed <= 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_er_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 35) && (Rxd <= 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 0) && (Speed <= 2)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 176) && (MTxD <= 186)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 64) && (MTxD_dl1 <= 70) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 32) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 6) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 106) && (MTxD_dl1 <= 111)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Col_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 140) && (Rxd <= 154)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 4)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 26) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 42) && (Rxd_dl2 <= 48)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 44) && (MTxD <= 50) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 187) && (Rxd_dl2 <= 190)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 26) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 153) && (MTxD <= 165)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 4)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 154)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 154)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 48) && (Rxd_dl1 <= 89)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_er) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 42) && (Rxd_dl2 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 6)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 48) && (Rxd <= 89)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 154)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd >= 11) && (Txd <= 12)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 174) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd >= 32) && (Txd <= 43)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 28) && (MTxD <= 32)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 219) && (MTxD <= 223)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Col) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 61) && (MTxD <= 113) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 61) && (Rxd_dl1 <= 121) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 121) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 209) && (Rxd_dl2 <= 253) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 253) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 54) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 64) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 50) && (MTxD <= 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 63) && (MTxD <= 87) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 110) && (MTxD <= 112) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 60) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 38) && (Txd <= 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 47) && (MTxD_dl1 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Col_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 17) && (Rxd_dl2 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 169) && (MTxD_dl1 <= 218) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 13) ##4 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 25) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 96) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 25) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 70) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 112) && (MRxD <= 157) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 193) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 225) && (MTxD <= 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 174) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 174) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 176) && (Txd <= 200) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 176) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 215) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 46) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 0) && (Txd <= 12) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 253) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 173) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 173) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 133) && (MTxD_dl1 <= 176) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 173) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 173) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 72) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 8) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 43) && (Rxd_dl1 <= 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 43) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 167) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 91) && (MTxD <= 167) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 247) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 189) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 78) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 2) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 85) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 180) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 180) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 10) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD == 239) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 5) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 6) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 47) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 57) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 215) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 180) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 33) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 15) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 10) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 180) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 202) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 48) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 165) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 224) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 168) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 70) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 33) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 47) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 26) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 180) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 15) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 5) && (MTxD <= 32) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 180) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 123) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 102)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 176) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 200) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 12) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 5) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 190) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 192) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 15) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 185) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 227) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 6) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 15) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MTxEn_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 45)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 2) && (Txd <= 4)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 248) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 5)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 190)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 225) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 == 11)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd == 11)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 2)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 203) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 172) && (Rxd_dl2 <= 253) ##1 (Txd >= 38) && (Txd <= 67) ##3 Rx_dv) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 87) && (Rxd_dl2 <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD == 112)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 0)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 101) && (MTxD_dl1 <= 171) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD == 219)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 123)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 85)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 47)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 == 224)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd == 11)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd == 4)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 203)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD == 176)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##4 !Crs_dl1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 0)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 1)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 123) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 5)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 154)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 == 140)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##3 !Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 == 154)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 180)) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd == 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 == 44)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 47) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 6)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 42) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 == 140) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd == 140) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 180) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 == 8)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 203) ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 58) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 112) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 224) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 193) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 41) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 200) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 102)) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 172) && (Rxd_dl2 <= 253) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 12) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 110) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 6) && (Rxd_dl2 <= 39) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD == 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MRxD == 157) ##1 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 42) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 176) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 26) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 25) ##3 !MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 25) ##3 !MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd == 0) ##1 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 74) && (Rxd <= 144) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Rx_dv_dl2) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Col ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 248) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 249) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 152) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 ##3 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 176) && (MTxD <= 192) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 148) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 185) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 176) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 76) && (MRxD <= 79)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_odd_data_ptr && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Tx_odd_data_ptr ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Speed == 1) && (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 249) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 17) && (Rxd_dl2 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 17) && (Rxd <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 17) && (Rxd_dl1 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 83) && (MTxD_dl1 <= 134) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 98) && (Rxd_dl2 <= 148) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 203) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 185) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 198) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MRxD >= 11) && (MRxD <= 17) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Tx_en) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !MTxEn ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 79)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 79)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 0) && (Speed <= 4)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Line_loop_en) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##2 (Txd >= 33) && (Txd <= 54) ##2 1) |-> (Speed >= 4) && (Speed <= 7));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Speed >= 0) && (Speed <= 3) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 154) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MRxErr && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 12) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Tx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 154) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 154) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##4 (Txd >= 227) && (Txd <= 240)) |-> Rx_dv_dl1);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 156) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 25) ##2 MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 25) ##2 MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 89)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MTxEn_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 197) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MCRS ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 112) && (MTxD <= 186)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MCRS ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Crs_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_odd_data_ptr ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Crs ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Crs ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Col ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 6) && (MTxD_dl1 <= 103) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MCRS && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 8) && (MTxD_dl1 <= 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 44) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 65)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 84) && (MRxD <= 89)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MTxEn ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Crs && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 87) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 162) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 103) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 193) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 5) && (Txd <= 8)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_dv_dl2 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Tx_odd_data_ptr ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 89) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 124) && (MTxD <= 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Rx_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 7) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 40) && (MTxD <= 138) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Line_loop_en ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 136) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 136) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_er ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 8) && (MTxD_dl1 <= 106)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !MCrs_dv) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_er_dl1 ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 196) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 47) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 215) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MCRS) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 87) && (MTxD <= 165) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Crs_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MTxEn) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 88) && (MTxD <= 119)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Rx_dv_dl2 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Tx_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 0) && (Speed <= 2)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Crs) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 119) && (MTxD <= 219) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Txd >= 11) && (Txd <= 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 6) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (Tx_en ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 133) && (MTxD_dl1 <= 218) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 227) && (Txd <= 240) ##1 1) |-> Rx_dv_dl2);
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 96) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd >= 0) && (Rxd <= 125));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 127) && (Txd <= 144) ##3 1) |-> (Rxd_dl1 >= 0) && (Rxd_dl1 <= 125));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 10) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 112) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 146) && (Rxd_dl2 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 3) && (Speed <= 5) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl2 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Rx_dv_dl1 ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 96) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 176) && (MTxD <= 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 21) && (Rxd_dl1 <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 1) && (Speed <= 2) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 190) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 Rx_odd_data_ptr ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 12) && (MRxD <= 17) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 17) && (Rxd_dl2 <= 42) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 21) && (Rxd <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 12) && (Txd <= 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 5) && (Txd <= 7)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 70) && (MTxD <= 129) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 217) && (MTxD <= 239) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 47) && (MTxD_dl1 <= 70) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MTxEn_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 17) && (MTxD_dl1 <= 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed >= 1) && (Speed <= 2)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Rx_er_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 112) && (MTxD <= 119)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD >= 44) && (MTxD <= 124) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 153) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 119) && (MTxD <= 165) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 185)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 6) && (Rxd <= 21)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 140) && (Rxd <= 185)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 50) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 21)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 157) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 93) && (Rxd <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 93) && (Rxd_dl1 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 85) && (MTxD <= 168) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 168) && (MTxD_dl1 <= 226) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 6) && (Rxd_dl2 <= 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 17) && (Rxd_dl1 <= 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 !Line_loop_en ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 34) && (MRxD <= 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col_dl1 ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && Col ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 21) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 17) && (Rxd <= 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 110) && (MTxD <= 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 0) && (Speed <= 3) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 74) && (Rxd_dl1 <= 144) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 >= 42) && (Rxd_dl1 <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 22) && (MTxD_dl1 <= 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 12) && (MRxD <= 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 7) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd >= 42) && (Rxd <= 48) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !Tx_en ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed >= 5) && (Speed <= 6) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 12) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 1) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd >= 176) && (Txd <= 200) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 78)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 38) && (Txd <= 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 4) && (MTxD_dl1 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 157) && (Rxd <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 226) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 !Tx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 35) && (Rxd <= 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 157) && (Rxd_dl1 <= 203) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 4)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 28) && (MTxD <= 32)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 21) && (MTxD <= 32) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 13) && (MRxD <= 14) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 70) && (MTxD_dl1 <= 106)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_er) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd >= 11) && (Txd <= 12)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed >= 0) && (Speed <= 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 174) && (Rxd_dl2 <= 186)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 140) && (Rxd <= 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 6) && (Rxd_dl2 <= 11)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 140) && (Rxd_dl2 <= 154)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Col_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 2)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 64) && (MTxD_dl1 <= 70) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 153) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 35) && (Rxd_dl1 <= 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_er_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 8) && (MTxD_dl1 <= 25)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 >= 42) && (Rxd_dl2 <= 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd >= 140) && (Rxd <= 154)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 47) && (MTxD_dl1 <= 75) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 6) && (Rxd <= 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD >= 176) && (MTxD <= 186)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 6) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 106) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 48) && (Rxd <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 >= 48) && (Rxd_dl2 <= 89)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 >= 140) && (Rxd_dl1 <= 154)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 MRxErr) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Col) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 48) && (Rxd_dl1 <= 89) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd >= 32) && (Txd <= 43)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 >= 224) && (MTxD_dl1 <= 226)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 108) && (MTxD <= 162) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 0) && (Txd <= 12) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 225) && (MTxD <= 239) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 176) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 154) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD >= 112) && (MRxD <= 157) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD == 225) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 183) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Col_dl1 ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD >= 110) && (MTxD <= 112) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 >= 185) && (Rxd_dl2 <= 193) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD == 96) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd >= 176) && (Txd <= 200) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 34) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 79) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 36) && (MTxD_dl1 <= 81) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 22) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 118) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd >= 183) && (Rxd <= 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd >= 174) && (Rxd <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 >= 174) && (Rxd_dl1 <= 186) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 215) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 118) && (MTxD_dl1 <= 123) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 183) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 >= 183) && (Rxd_dl1 <= 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 196) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 190) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 43) && (MRxD <= 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 154) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 13) ##4 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 63) && (MTxD <= 87) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD >= 50) && (MTxD <= 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 >= 215) && (MTxD_dl1 <= 224) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (MCrs_dv ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 178) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 178) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 123) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 5) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 227) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl2 == 185) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 61) && (Rxd <= 125) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 6) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 176) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 47) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 85) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 !MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 13) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Speed == 2) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MTxD_dl1 == 26) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 26) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 17) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 26) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 8) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD == 44) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 15) && (Rxd_dl1 <= 25) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 15) && (Rxd <= 25) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Txd == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd == 4)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Txd == 11)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 == 8)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (MRxD == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 0)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 6)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD_dl1 == 224)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 5)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd_dl1 == 203) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##3 !Col ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl1 == 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 123) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (MTxD == 176)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 173) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 203) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##4 !Crs_dl1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 == 140)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##1 (Rxd == 203) ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 Rx_odd_data_ptr) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl1 == 140) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 58) && (MTxD_dl1 <= 70) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Speed == 1)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 180) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd_dl2 == 154)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd_dl2 == 21) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##3 (Rxd == 44)) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD_dl1 == 47) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Speed == 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd == 140) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (Rxd == 154) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd == 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 56) && (Rxd <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 42) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 193) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 56) && (Rxd_dl1 <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 57) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 200) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 26) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 112) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD == 124) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 176) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl1 == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 6) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_en && (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD_dl1 == 224) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 53) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (MTxD == 110) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 146) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 43) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MRxD == 157) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD == 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 89) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Txd == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 38) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd == 53) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) ##2 (MTxD == 63) ##1 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd_dl2 == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 227) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 32) && (MRxD <= 54) && (Rxd == 185) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 87) && (Rxd_dl2 <= 102) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 190) && (MTxD_dl1 <= 250) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 31) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 205) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 195) && (Rxd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!MRxErr ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> Rx_er_dl1);
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (MRxD == 65)) |-> MCrs_dv);
assert property(@(posedge MAC_rx_clk) (!Rx_er ##3 (Txd >= 127) && (Txd <= 151) ##1 1) |-> MRxErr);
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (MRxD >= 32) && (MRxD <= 54) ##2 1) |-> (MRxD >= 0) && (MRxD <= 45));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 72) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##3 (Txd >= 218) && (Txd <= 226) ##1 1) |-> Tx_odd_data_ptr);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 119) ##2 (MRxD >= 34) && (MRxD <= 45) ##1 1) |-> (MTxD_dl1 >= 121) && (MTxD_dl1 <= 250));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 54)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 170) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Txd >= 0) && (Txd <= 5) ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 125) && (Rxd_dl2 <= 135) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 214) && (Txd <= 240) ##2 1) |-> (MTxD >= 132) && (MTxD <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 87) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 0) && (Txd <= 12) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 5) && (Txd <= 15) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 184) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 121) && (Txd <= 166) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 170) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 247) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 43)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 15) && (Rxd_dl2 <= 18) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 125) && (Rxd_dl2 <= 135) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 89) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Line_loop_en ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 MTxEn ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 184) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##3 (Txd >= 128) && (Txd <= 151) ##1 1) |-> (MTxD_dl1 >= 0) && (MTxD_dl1 <= 119));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_er ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 254) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_er_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MRxErr ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 0) && (Txd <= 12) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 43)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Line_loop_en ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 0) && (Txd <= 10) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 157) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 MTxEn) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Speed >= 4) && (Speed <= 7)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MRxErr ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_er_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Col ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Col_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_er ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 166) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 88) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##2 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 237) && (Rxd_dl2 <= 245) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 104) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MRxErr ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_er_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_er ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 247) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 MTxEn ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 157) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (MTxEn_dl1 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 54) && (Txd <= 78)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 32) && (MTxD <= 255)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Line_loop_en ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Crs_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 148) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 148) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Crs ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MCRS ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 37) && (Txd <= 43)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MCrs_dv ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##3 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Col ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Col_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_er ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 0) && (Txd <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_er_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MRxErr ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 157) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 MTxEn) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Speed >= 4) && (Speed <= 7)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 166) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 235) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Crs) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MCRS) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MCrs_dv) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MTxEn ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 12)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Crs_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 243) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 0) && (Txd <= 10) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Crs ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 0) && (Txd <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 178) && (Rxd_dl2 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Crs_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MCRS ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 171) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 134) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 135) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (MTxEn ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 78) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv_dl2 ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 247) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 146) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 146) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 236) && (MTxD <= 239) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 105) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 157) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 53)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 148) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 148) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Crs ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MCRS ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Crs_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 166) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 88) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MTxEn_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 166) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Tx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 175) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Line_loop_en ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !MCrs_dv ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 175) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl2 >= 148) && (Rxd_dl2 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 37) && (MTxD <= 78) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##3 (MRxD >= 32) && (MRxD <= 53) ##1 1) |-> MTxEn_dl1);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Col ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 189) && (Rxd_dl2 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Col_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 205) && (MTxD <= 247) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MTxEn ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 144) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 117) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 117) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 44) && (MTxD_dl1 <= 101) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Col_dl1 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Col ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 12)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MTxEn ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Crs) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MCRS) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Crs_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MCrs_dv) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Line_loop_en ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 134) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 143) && (Rxd_dl1 <= 181) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 135) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 143) && (Rxd <= 181) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 78) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 171) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv_dl2 ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_dv_dl1 ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Rx_dv_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 143) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Rx_dv) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 143) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MCrs_dv ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 225) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 121) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 70) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 203) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_er ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 MRxErr ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 0) && (Txd <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_er_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Tx_odd_data_ptr ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_odd_data_ptr ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 134) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 146) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 225) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 149) && (MRxD <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 76) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 75) && (MTxD <= 78) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!Tx_en ##1 (Txd >= 38) && (Txd <= 67) ##3 1) |-> Tx_en);
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 78) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MTxEn_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 243) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 64) && (Txd <= 78)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 43)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Tx_en ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MCRS ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd >= 148) && (Rxd <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl1 >= 148) && (Rxd_dl1 <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Crs_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Tx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 0) && (Txd <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Crs ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 85) && (Rxd_dl1 <= 117) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && MTxEn ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 4) && (Speed <= 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 205) && (MTxD <= 247) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 85) && (Rxd <= 117) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 144) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 63) && (MTxD <= 137) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 32) && (Txd <= 33)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 85) && (Rxd_dl2 <= 148) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Rx_odd_data_ptr ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 3) && (Txd <= 9) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 115) && (Rxd_dl2 <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 37) && (MTxD <= 78) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Tx_en ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Rx_dv_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Rx_dv) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 129) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 143) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 143) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl2 >= 148) && (Rxd_dl2 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !MCrs_dv ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Line_loop_en ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 166) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 225) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 70) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 203) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 171) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 205) && (MTxD <= 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 70) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 65) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 128) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 225) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 5) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 5)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Col ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_dv_dl2) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 MRxErr) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Tx_odd_data_ptr ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MTxEn_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_er) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Col ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Line_loop_en ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Col_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Col_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Col_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Col ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_er_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 196) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 158) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 60) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 46) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 125) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!Line_loop_en ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 225) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 75) && (MTxD <= 78) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 203) && (Rxd_dl2 <= 254) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 84) && (MTxD <= 168) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 78) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 37) && (MTxD_dl1 <= 76) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 193) && (Rxd_dl1 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 110) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) && Rx_odd_data_ptr ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 6) && (Speed <= 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 146) && (MTxD_dl1 <= 214) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 0) && (MRxD <= 10) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##1 (Txd >= 54) && (Txd <= 72)) |-> MTxEn);
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 151) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 136) && (MTxD_dl1 <= 143) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 121) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && MCrs_dv ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 144) && (MTxD <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl1 >= 148) && (Rxd_dl1 <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Tx_en ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd >= 148) && (Rxd <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 255) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 244) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 63) && (MTxD <= 137) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_er ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 214) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 MRxErr ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 146) && (Rxd_dl2 <= 203) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 116) && (MRxD <= 243) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_er_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl2 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 150) && (MTxD <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 54)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 166) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 235) && (MTxD <= 247) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 67) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 46) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 185) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 217) && (MTxD <= 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 173) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 203) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 184) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_dv_dl2) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 205) && (Rxd_dl2 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 134) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv_dl2 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Tx_odd_data_ptr ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Crs_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MCRS ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Crs ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 104) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Crs ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Crs_dl1 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 179) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed >= 5) && (Speed <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 181) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv_dl2 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (MCRS ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 137) && (MTxD <= 151) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 113) && (Rxd_dl2 <= 135) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed == 7) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 171) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 142) && (Txd <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 128) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 166) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 70) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 243) && (Rxd_dl2 <= 255) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed == 0) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 225) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 205) && (MTxD <= 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 135) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 163) && (MTxD_dl1 <= 250) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed >= 3) && (Speed <= 4) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 235) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 137) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 46) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 158) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 165) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 125) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 113) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 60) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 196) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 217) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Rx_dv_dl2 ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Line_loop_en ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_dv && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_dv_dl2) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 218) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Col_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 5)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Rx_dv_dl1 && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !MTxEn_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_er) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 MRxErr) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Col ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_er_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 189) && (MRxD <= 255) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 241) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 241) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Rx_dv_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Rx_dv ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_er_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Line_loop_en) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Col_dl1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 186) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MRxErr ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 145)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 85) && (Rxd_dl2 <= 148) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MCrs_dv ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 2)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Col) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 186) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_er ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 157) && (Rxd_dl2 <= 203) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 154) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 75) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 247) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 171) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 78) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 39) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 205) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 142) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 247) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 150) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 110) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed == 4) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv_dl2 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MTxEn_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Tx_en ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 0) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !Tx_en ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 43) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 128) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 0) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 7) && (MTxD <= 37) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 150) && (MTxD <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 39) && (Rxd_dl2 <= 46) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 166) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 165) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 196) && (Rxd_dl2 <= 203) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 142) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 184) && (Txd <= 185) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 184) && (MRxD <= 189) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 144) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 166) && (MRxD <= 173) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 173) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 60) && (MTxD <= 67) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 217) && (MTxD <= 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MCrs_dv && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 235) && (MTxD <= 247) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 149) && (Txd <= 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Col_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 116) && (MRxD <= 243) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Col ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##4 Crs_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 76) && (MTxD_dl1 <= 104) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 143) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 0) && (MRxD <= 10) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Rx_er ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && MRxErr ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Tx_odd_data_ptr ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Rx_er_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed >= 0) && (Speed <= 1) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 116) && (MRxD <= 184) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv_dl2 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Line_loop_en ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 194) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 202) && (MTxD_dl1 <= 250) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed == 5) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 6) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_dv_dl2 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_odd_data_ptr ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 151) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 244) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 205) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 68) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 85) && (Rxd_dl2 <= 117) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (Rx_dv ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Rx_dv_dl1 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed >= 5) && (Speed <= 6) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 0) && (MRxD <= 4) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 40) && (MTxD_dl1 <= 88) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 45) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 9) && (Rxd <= 45) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 7) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 78) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 142) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 149) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 157) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 75) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 144) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 205) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 184) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 171) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 218) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 255) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 173) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 39) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 37) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD == 149) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 151) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 184) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 76) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 128) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 243) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 247) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 247) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 185) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 150) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD == 67) && (Txd >= 128) && (Txd <= 189) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 135) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd == 144) ##4 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MCrs_dv ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 0) && (MRxD <= 2)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Crs_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Crs ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Col_dl1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 145)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 !Line_loop_en) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Col) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MCRS ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 154) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 MCrs_dv ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 81) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 51) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 81) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 67) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 58) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 51) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 179) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 0) && (Speed <= 2) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 0)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MTxEn_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Col_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed >= 5) && (Speed <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Col ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 198)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Tx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!MTxEn_dl1 && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 207) && (Rxd_dl1 <= 225) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 165) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 116) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 143) && (Rxd_dl2 <= 181) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 13) && (MTxD <= 89) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 191) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!Tx_odd_data_ptr && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 61) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 207) && (Rxd <= 225) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 130) && (Rxd_dl1 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 130) && (Rxd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 98) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 140) && (Rxd_dl1 <= 198) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 196) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 196) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 17) && (Rxd_dl2 <= 18) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 162) && (MTxD_dl1 <= 179) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_odd_data_ptr ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 116) && (MRxD <= 157) ##2 (Speed == 4) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!MTxEn ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_er ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed >= 0) && (Speed <= 1) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_er_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MRxErr ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 116) && (MRxD <= 184) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 176) && (Rxd <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 53) && (Txd <= 57)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 46) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 47) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Tx_odd_data_ptr ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 0) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 244) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 193) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 !MTxEn_dl1 ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 185) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_dv_dl2 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_odd_data_ptr ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !Tx_en ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 MTxEn) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !Rx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 MTxEn_dl1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 89) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd >= 130) && (Rxd <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 0) && (Rxd <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 0) && (Rxd_dl1 <= 125) ##1 (Txd >= 218) && (Txd <= 240) ##3 1) |-> (Rxd_dl1 >= 130) && (Rxd_dl1 <= 255));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 68) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 187) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 21) && (Rxd <= 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 198) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 5) && (MTxD <= 43) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 219) && (MTxD <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 0) && (MRxD <= 5) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 200) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (MRxD >= 32) && (MRxD <= 54) ##3 1) |-> (MRxD >= 0) && (MRxD <= 99));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 1) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!Rx_er_dl1 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!Rx_er ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!MRxErr ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 180) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 255) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 115) && (Rxd <= 180) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 4) && (Txd <= 10) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 239) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 175) && (MTxD_dl1 <= 250) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 211) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 132) && (MTxD <= 193) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 5) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 15) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 154) && (Rxd_dl1 <= 203) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 166) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 0) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 165) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 0) && (Speed <= 2) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 173) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 198)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Tx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 121) && (MTxD_dl1 <= 250) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 61) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 125) && (MTxD_dl1 <= 250) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 118) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 179) && (MTxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 0)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 Rx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Col ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Col_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 172) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 151) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 166) && (MRxD <= 248)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 85) && (Rxd_dl2 <= 117) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 172) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 187)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 98) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 52) && (MTxD <= 103)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 1) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 165) && (Rxd <= 185)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 9) && (Rxd <= 79)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 185)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 151) && (MRxD <= 184) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 79)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 83)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 145) && (MTxD <= 223)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 2) && (MTxD <= 43)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !Rx_er_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !Line_loop_en ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !MRxErr ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !Rx_er ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 175) && (Rxd_dl1 <= 196) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 143) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 45) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed >= 5) && (Speed <= 6) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 207) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Crs ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 211) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 232) && (MTxD <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 38) && (Rxd <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 207) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 77) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed >= 3) && (Speed <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 38) && (Rxd_dl1 <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 145) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 9) && (Rxd <= 45) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 88) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && MCRS ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 0) && (MRxD <= 4) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 68) && (MTxD <= 129) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 236) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 175) && (Rxd <= 196) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Crs_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 40) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 84) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 232) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 40) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 42) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 151) && (MRxD <= 157) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 37) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 153) && (Rxd <= 201) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 2) && (Speed <= 4) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Rx_dv_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 119) && (MTxD_dl1 <= 250) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 185) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 13) && (MTxD <= 89) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 116) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 MTxEn_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 47) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 72) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 0) && (MRxD <= 5) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 183) && (Rxd_dl1 <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 2) && (Speed <= 3) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 183) && (Rxd <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 187) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 139) && (MTxD_dl1 <= 235) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 !MCrs_dv) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 MCRS) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_dv_dl1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !Rx_dv_dl2 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Crs) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_dv) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Crs_dl1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 0) && (Rxd_dl2 <= 51) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 192) && (MTxD_dl1 <= 250) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 63) && (MTxD <= 89) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 Rx_odd_data_ptr ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 5) && (MTxD <= 44) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 110) && (Txd <= 200) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Crs ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Crs_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 255) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 201) && (Rxd <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 9) && (Rxd_dl2 <= 45) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 162) && (MTxD_dl1 <= 179) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 61) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 0) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MCRS ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 5) && (Speed <= 6) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 201) && (Rxd_dl1 <= 254) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 236) && (MTxD <= 245) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 207) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 44) && (Rxd_dl1 <= 65) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 21) && (Rxd_dl1 <= 46) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) && Rx_odd_data_ptr ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 142) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 130) && (Rxd_dl2 <= 158) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 39) && (MTxD <= 60) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 21) && (Rxd <= 46) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed >= 5) && (Speed <= 7) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 143) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 207) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 143) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 181) && (MTxD <= 198) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 44) && (Rxd <= 65) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 161) && (MTxD_dl1 <= 250) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 114) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 8) && (MTxD_dl1 <= 72) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 236) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 110) && (MTxD_dl1 <= 244) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 3) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 60) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 236) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 130) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 88) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 8) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 17) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 40) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 166) && (MRxD <= 171) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 18) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 245) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 4) && (Txd <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 142) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 236) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 181) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 219) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 166) && (MRxD <= 248)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD >= 151) && (MRxD <= 184) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 83)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 145) && (MTxD <= 223)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 9) && (Rxd <= 79)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 52) && (MTxD <= 103)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 172) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 185)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 165) && (Rxd <= 185)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 172) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 2) && (MTxD <= 43)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 183) && (Rxd_dl2 <= 187)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 79)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 241) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Crs ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Crs_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 MCRS ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 139) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 9) && (Rxd <= 30)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 30)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Speed >= 0) && (Speed <= 2)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 145) && (MTxD <= 164)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 196) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 115) && (Rxd <= 180) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 180) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 115) && (Rxd_dl1 <= 180) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 217) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 125)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 38) && (Rxd_dl2 <= 113)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 166) && (MRxD <= 184)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 68) && (MTxD <= 103)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 166) && (MRxD <= 184) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 128) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 1) && (Txd <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 0) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 5) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 124) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 4) && (Txd <= 10) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 187) && (MTxD <= 204) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 168) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 185) && (Rxd <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 185) && (Rxd_dl1 <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 13) && (MTxD_dl1 <= 37) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed >= 0) && (Speed <= 2) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 123) && (MTxD_dl1 <= 125) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 137) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 236) && (Rxd <= 241) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 211) && (MTxD_dl1 <= 236) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 197) && (MTxD <= 198) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 179) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 236) && (Rxd_dl1 <= 241) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 46) && (MTxD_dl1 <= 72) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 65) && (Rxd <= 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 158) && (Rxd_dl2 <= 174) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 194) && (MTxD <= 198) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 171) && (Rxd_dl2 <= 174) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 115) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 126) && (MTxD <= 144) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 65) && (Rxd_dl1 <= 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 113) && (MTxD_dl1 <= 114) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 185) && (MTxD_dl1 <= 197) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 140) && (Rxd_dl2 <= 142) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 193) && (Rxd_dl2 <= 211) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!Col_dl1 ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 2) && (Speed <= 3) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 1) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (!Col ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 151) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (Reset) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Reset ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Reset ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Reset ##4 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Tx_en ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 5) && (MTxD <= 44) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 207) && (Rxd <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 252) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Crs_dl1 ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 9) && (Rxd_dl2 <= 45) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 38) && (Rxd_dl1 <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 Rx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 MCRS ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed >= 5) && (Speed <= 6) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 145) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 Crs ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 38) && (Rxd <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 0) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 207) && (Rxd_dl1 <= 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed >= 3) && (Speed <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_er) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 MTxEn_dl1 ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Rx_er_dl1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 243)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 6) && (Rxd <= 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 32) && (MTxD <= 110)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 Tx_odd_data_ptr ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Line_loop_en) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 137) && (MTxD <= 255)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 MRxErr) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 67) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 230) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 67) && (MTxD_dl1 <= 84) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 207) && (MTxD_dl1 <= 244) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 182) && (MTxD_dl1 <= 215) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 219) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 7) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 58) && (Rxd_dl2 <= 121) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 0) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 53) && (Txd <= 64) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 101) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 37) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 40) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 197) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 174) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 197) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 8) && (MTxD_dl1 <= 31) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 245) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 157) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MRxD == 116) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 31) && (MTxD_dl1 <= 46) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 193) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 211) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 72) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 144) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 39) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 21) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 110) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 113) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 125) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 123) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd == 84) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 184) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 185) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 6) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD == 126) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 13) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 136) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 == 142) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 237) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 115) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 171) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 143) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD == 198) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd == 21) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 137) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 == 114) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd == 142) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 101) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 == 140) && (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 0) && (MTxD_dl1 <= 38) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 4) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 9) && (Rxd <= 30)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 110) && (Txd <= 200) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 139) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 9) && (Rxd_dl1 <= 30)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 63) && (MTxD <= 89) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 217) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Speed >= 0) && (Speed <= 2)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 125)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 68) && (MTxD <= 103)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 175) && (Rxd_dl2 <= 196) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 180) && (Rxd <= 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 38) && (Rxd_dl2 <= 113)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 166) && (MRxD <= 184)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD >= 145) && (MTxD <= 164)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 61) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Speed >= 2) && (Speed <= 4) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 207) && (Rxd_dl1 <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 16) && (Rxd_dl1 <= 30)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 206) && (Rxd_dl1 <= 250)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 187)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 143) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 215)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 206) && (Rxd <= 250)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 143) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 185)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 157) && (Rxd_dl2 <= 168)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !MTxEn ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 207) && (Rxd <= 219) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 132) && (MTxD_dl1 <= 145)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 166) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 16) && (Rxd <= 30)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 3) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 37)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 180) && (Rxd <= 185)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 143) && (MTxD_dl1 <= 190) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 143) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 157) && (Rxd <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 118) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 168) && (MTxD <= 197) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 193) && (MTxD_dl1 <= 235) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Speed >= 0) && (Speed <= 3) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 4) && (Txd <= 7) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 1) && (Txd <= 2) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 203) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 222) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 102) && (Rxd_dl1 <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 198) && (Rxd_dl1 <= 222) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 38) && (Rxd_dl1 <= 42) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 139) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 5) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 38) && (Rxd <= 42) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 3) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 222) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed == 3) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 145) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 198) && (Rxd <= 222) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 48) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 166) && (MRxD <= 171) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 102) && (Rxd <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 3) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) (MRxErr ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Rx_er_dl1 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (Rx_er ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 1) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 115) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 115) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 26) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 252) ##3 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 129) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 185) && (Rxd <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 185) && (Rxd_dl1 <= 187) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD >= 116) && (MRxD <= 128) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 207) && (MTxD_dl1 <= 244) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 230) && (MTxD <= 248) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 1) && (Txd <= 5) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 117) && (MTxD <= 124) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 219) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 182) && (MTxD_dl1 <= 215) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 182) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 67) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 168) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 187) && (MTxD <= 204) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Speed >= 4) && (Speed <= 7)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 170) && (Rxd_dl1 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 173) && (Rxd <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 !Tx_odd_data_ptr) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 173) && (Rxd_dl1 <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 116) && (MRxD <= 240) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 110) && (MTxD <= 181)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 32) && (MTxD <= 82)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 226) && (Rxd_dl2 <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 170) && (Rxd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 207) && (MTxD_dl1 <= 215) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 0) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd >= 101) && (Rxd <= 115) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 6) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 165) && (Rxd <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 >= 101) && (Rxd_dl1 <= 115) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Txd >= 53) && (Txd <= 64) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 >= 134) && (MTxD_dl1 <= 137) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 28) && (MTxD <= 44) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 225) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD >= 179) && (MTxD <= 197) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 61) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 45) && (MRxD <= 54) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 61) && (MTxD_dl1 <= 67) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 5) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 148) && (Rxd_dl2 <= 201) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 165) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 13) && (MTxD <= 30) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 0) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 168) && (MTxD <= 185) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) (!Crs ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!MCRS ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) (!Crs_dl1 ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 143) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 132) && (MTxD_dl1 <= 145)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 16) && (Rxd_dl1 <= 30)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 3) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 185) && (Rxd_dl2 <= 187)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 180) && (Rxd_dl1 <= 185)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 206) && (Rxd_dl1 <= 250)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MTxD_dl1 >= 81) && (MTxD_dl1 <= 162) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 206) && (Rxd <= 250)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 37)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 85) && (MTxD_dl1 <= 118) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 157) && (Rxd_dl2 <= 168)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 16) && (Rxd <= 30)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 179) && (MTxD_dl1 <= 215)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 180) && (Rxd <= 185)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 168) && (MTxD <= 197) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 226) && (Rxd_dl1 <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD >= 132) && (MTxD <= 245) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 226) && (Rxd <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 172)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD == 116) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 198) && (Rxd_dl2 <= 222)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 154) && (Rxd <= 165)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 165) && (Rxd <= 172)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 38) && (Rxd_dl2 <= 42)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 166)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 7) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 181) && (MRxD <= 184)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 206) && (Rxd <= 219)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 10) && (MRxD <= 12)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 222) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 125)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 165)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 102) && (Rxd_dl2 <= 113)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 115)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 16) && (Rxd <= 17)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 16) && (Rxd_dl1 <= 17)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 121) && (Txd <= 166) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 2) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 118) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 206) && (Rxd_dl1 <= 219)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 115) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 132) && (MTxD_dl1 <= 137)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 56) && (MTxD_dl1 <= 83)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 165) && (Rxd_dl2 <= 168)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 84) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 8) && (MRxD <= 17) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 185) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 184) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 2) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 26) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 == 215) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 165) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MRxD == 4) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 101) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 6) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 == 148) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 165) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD == 145) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 222) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 == 145) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 222) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 137) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD == 116) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 6) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 185) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 101) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 13) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 113) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Speed == 2) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (MTxD_dl1 == 37) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 157) && (Rxd <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 166) && (MRxD <= 184) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 !MTxEn ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 157) && (Rxd_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 207) && (Rxd_dl2 <= 225) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 163) && (MTxD_dl1 <= 165) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 3) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 102) && (Rxd <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 48) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 5) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 1) && (Txd <= 2) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD >= 45) && (MRxD <= 54) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 102) && (Rxd_dl1 <= 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Txd >= 157) && (Txd <= 200) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 38) && (Rxd_dl1 <= 42) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 168) && (MTxD <= 185) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 203) && (MTxD_dl1 <= 215) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 0) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 198) && (Rxd_dl1 <= 222) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 45) && (MTxD_dl1 <= 61) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 222) && (Rxd <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 225) && (MTxD <= 233) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 198) && (Rxd <= 222) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 222) && (Rxd_dl1 <= 248) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 5) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD >= 28) && (MTxD <= 44) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 6) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 38) && (Rxd <= 42) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 133) && (MTxD_dl1 <= 139) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 207) && (MTxD_dl1 <= 215) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 61) && (MTxD_dl1 <= 67) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 >= 145) && (MTxD_dl1 <= 148) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Col_dl1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 6) && (Rxd_dl1 <= 41)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD >= 8) && (MRxD <= 15)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 6) && (Rxd <= 41)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 137) && (MTxD <= 181)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 Col) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 107) && (Rxd <= 148) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 115) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 166) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 7) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 100) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd == 252) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Speed == 1) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 252) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 185) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##1 (Rxd_dl1 == 115) ##3 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 101) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 168) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD == 225) ##1 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 135) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD == 243) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 193) && (Rxd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 130) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 130) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 205) && (Rxd_dl1 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd >= 203) && (Rxd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 56) && (MTxD_dl1 <= 83)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD == 116) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 123) && (MTxD_dl1 <= 125)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 166)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd >= 165) && (Rxd <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 10) && (MRxD <= 12)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD >= 13) && (MTxD <= 30) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 102) && (Rxd_dl2 <= 113)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 165) && (Rxd_dl2 <= 168)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 222) && (Rxd_dl2 <= 248)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 165) && (Rxd <= 172)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 198) && (Rxd_dl2 <= 222)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 >= 110) && (MTxD_dl1 <= 118) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 111) && (MTxD_dl1 <= 115)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 2) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 206) && (Rxd <= 219)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 16) && (Rxd_dl1 <= 17)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 154) && (Rxd <= 165)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 202) && (MTxD_dl1 <= 215)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 >= 38) && (Rxd_dl2 <= 42)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 26) && (MTxD_dl1 <= 37)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD >= 181) && (MRxD <= 184)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd >= 16) && (Rxd <= 17)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 >= 132) && (MTxD_dl1 <= 137)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 206) && (Rxd_dl1 <= 219)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 >= 101) && (Rxd_dl2 <= 115) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 165) && (Rxd_dl1 <= 172)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 >= 154) && (Rxd_dl1 <= 165)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 123)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 107) && (Rxd_dl1 <= 153) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 185)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 125)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 16)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 16)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 37)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 219)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 26)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 184)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 219)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 168)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 137)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 193)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 115) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 165)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 == 17) ##2 1) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 113)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 222)) |-> (Txd >= 0) && (Txd <= 43));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 !MTxEn ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 14) && (MRxD <= 17) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 171) && (MRxD <= 240) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd >= 8) && (Txd <= 15) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 75) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 193) && (MTxD_dl1 <= 208) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl1 >= 200) && (Rxd_dl1 <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Txd >= 157) && (Txd <= 200) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd >= 121) && (Txd <= 166) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 185) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MRxD == 243) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 100) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD == 135) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 222) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 101) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 165) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 252) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 93) && (Rxd_dl2 <= 146) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 165) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD == 145) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MRxD == 116) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 185) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 185) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD == 225) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 2) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 == 145) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (MTxD_dl1 == 148) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Speed == 6) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 222) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Speed == 7) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 113) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 176) && (Rxd_dl1 <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 32) && (MTxD <= 64)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 176) && (Rxd_dl2 <= 198)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 45) && (Rxd_dl2 <= 130)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 238) && (Rxd_dl2 <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 176) && (Rxd <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 232) && (MTxD_dl1 <= 243)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 88) && (MTxD_dl1 <= 118)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 238) && (Rxd <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 238) && (Rxd_dl1 <= 254) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 79) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 79) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 89) && (Rxd_dl2 <= 176) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Txd == 166) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 125)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (Rxd_dl2 == 115) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MRxD == 184)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 16)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 37)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 219)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd_dl1 == 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl1 == 16)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 122) && (Rxd_dl2 <= 187) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 113)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 137)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 168)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##3 (Rxd == 168) ##1 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (MTxD_dl1 == 123)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 185)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 219)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd == 193)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 222)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##2 (MTxD_dl1 == 17) ##2 1) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 128) && (Txd <= 189) ##4 (Rxd_dl2 == 165)) |-> (Txd >= 0) && (Txd <= 54));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MTxD_dl1 >= 93) && (MTxD_dl1 <= 143) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 21) && (Rxd_dl2 <= 46) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 44) && (Rxd_dl2 <= 65) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 14) && (MRxD <= 15) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed == 1) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 53) && (MRxD <= 133) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Rxd_dl2 >= 107) && (Rxd_dl2 <= 154) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 157) && (MRxD <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 173) && (MTxD <= 181)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 64) && (MTxD <= 82)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 45) && (Rxd_dl2 <= 79)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD >= 127) && (MRxD <= 240)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 227) && (Rxd <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 173) && (Rxd_dl1 <= 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 173) && (Rxd <= 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 32) && (MTxD <= 45)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 93) && (Rxd <= 140)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 93) && (Rxd_dl1 <= 140)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 169) && (MTxD_dl1 <= 205)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 46)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 232) && (MTxD_dl1 <= 236)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 74) && (MTxD <= 110)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 227) && (Rxd_dl1 <= 254)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Speed == 2)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 43) && (Rxd_dl1 <= 48) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 218) && (MRxD <= 240) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 236) && (Rxd_dl2 <= 241) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 43) && (Rxd <= 48) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 142) && (MRxD <= 201) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MTxD >= 1) && (MTxD <= 82) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Speed >= 1) && (Speed <= 2) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD == 15) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 >= 65) && (Rxd_dl2 <= 84) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd >= 14) && (Txd <= 15) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd >= 127) && (Txd <= 199) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD >= 218) && (MRxD <= 240)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 >= 193) && (Rxd_dl1 <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd >= 193) && (Rxd <= 198) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 15) && (MTxD_dl1 <= 26)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 106) && (MTxD_dl1 <= 118)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 44) && (MTxD <= 45)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 199) && (MRxD <= 218) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD >= 8) && (MRxD <= 11)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 185) && (Rxd_dl1 <= 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 >= 93) && (Rxd_dl1 <= 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 137) && (MTxD <= 145)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 116) && (MRxD <= 127) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD >= 171) && (MRxD <= 199) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD >= 64) && (MTxD <= 74)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 193) && (Rxd_dl2 <= 198)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 185) && (Rxd <= 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 >= 235) && (MTxD_dl1 <= 236)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 >= 45) && (Rxd_dl2 <= 48)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd >= 93) && (Rxd <= 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Speed >= 0) && (Speed <= 1) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd >= 173) && (Txd <= 199) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd == 14) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 192) && (Txd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 65) && (MRxD <= 151) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd == 130) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD == 218) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD == 116) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 == 84) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Txd == 15) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 == 142) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl2 == 21) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 == 130) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (MRxD == 14) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD == 240)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD == 44)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 == 130)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl2 == 193)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd == 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD == 181)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd == 193) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD == 218)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD == 145)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd == 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD == 110)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##1 (Rxd_dl1 == 193) ##1 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD == 127)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MRxD == 11)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 == 115)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (Rxd_dl1 == 196)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 == 236)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD == 137)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 189) && (Txd <= 255) ##2 (MTxD_dl1 == 46)) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 127) && (Txd <= 189) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((MRxD >= 108) && (MRxD <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 157) && (Txd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##1 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
assert property(@(posedge MAC_rx_clk) ((Txd >= 89) && (Txd <= 255) ##2 (Txd >= 189) && (Txd <= 255) ##2 1) |-> (Txd >= 0) && (Txd <= 78));
endmodule
