Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 18 23:06:59 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                 2405        0.121        0.000                      0                 2405        3.750        0.000                       0                   863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.419        0.000                      0                 2405        0.121        0.000                      0                 2405        3.750        0.000                       0                   863  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 3.348ns (35.102%)  route 6.190ns (64.898%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.813     5.416    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.456     5.872 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/Q
                         net (fo=5, routed)           0.872     6.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[118]
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.124     6.867 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74/O
                         net (fo=5, routed)           0.658     7.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74_n_1
    SLICE_X13Y159        LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28/O
                         net (fo=4, routed)           0.582     8.231    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28_n_1
    SLICE_X14Y158        LUT5 (Prop_lut5_I4_O)        0.117     8.348 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49/O
                         net (fo=1, routed)           0.286     8.634    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49_n_1
    SLICE_X14Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.982 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17/O
                         net (fo=2, routed)           1.112    10.094    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17_n_1
    SLICE_X14Y154        LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6_n_1
    SLICE_X14Y154        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.448 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[1]
                         net (fo=2, routed)           0.649    11.098    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_7
    SLICE_X13Y154        LUT4 (Prop_lut4_I2_O)        0.334    11.432 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2/O
                         net (fo=2, routed)           0.860    12.292    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2_n_1
    SLICE_X13Y154        LUT6 (Prop_lut6_I3_O)        0.332    12.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5/O
                         net (fo=1, routed)           0.000    12.624    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5_n_1
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.022 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    13.022    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.356 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.754    14.109    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.303    14.412 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__2/O
                         net (fo=3, routed)           0.417    14.830    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X13Y156        LUT5 (Prop_lut5_I3_O)        0.124    14.954 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.954    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X13Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y156        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X13Y156        FDRE (Setup_fdre_C_D)        0.032    15.372    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 3.348ns (35.452%)  route 6.096ns (64.548%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.813     5.416    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.456     5.872 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/Q
                         net (fo=5, routed)           0.872     6.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[118]
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.124     6.867 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74/O
                         net (fo=5, routed)           0.658     7.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74_n_1
    SLICE_X13Y159        LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28/O
                         net (fo=4, routed)           0.582     8.231    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28_n_1
    SLICE_X14Y158        LUT5 (Prop_lut5_I4_O)        0.117     8.348 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49/O
                         net (fo=1, routed)           0.286     8.634    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49_n_1
    SLICE_X14Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.982 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17/O
                         net (fo=2, routed)           1.112    10.094    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17_n_1
    SLICE_X14Y154        LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6_n_1
    SLICE_X14Y154        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.448 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[1]
                         net (fo=2, routed)           0.649    11.098    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_7
    SLICE_X13Y154        LUT4 (Prop_lut4_I2_O)        0.334    11.432 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2/O
                         net (fo=2, routed)           0.860    12.292    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2_n_1
    SLICE_X13Y154        LUT6 (Prop_lut6_I3_O)        0.332    12.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5/O
                         net (fo=1, routed)           0.000    12.624    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5_n_1
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.022 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    13.022    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.356 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.754    14.109    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.303    14.412 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__2/O
                         net (fo=3, routed)           0.323    14.736    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X12Y155        LUT3 (Prop_lut3_I1_O)        0.124    14.860 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.860    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X12Y155        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y155        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X12Y155        FDRE (Setup_fdre_C_D)        0.079    15.419    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 3.348ns (35.448%)  route 6.097ns (64.552%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.813     5.416    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y158        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.456     5.872 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[118]/Q
                         net (fo=5, routed)           0.872     6.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[118]
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.124     6.867 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74/O
                         net (fo=5, routed)           0.658     7.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_74_n_1
    SLICE_X13Y159        LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28/O
                         net (fo=4, routed)           0.582     8.231    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_28_n_1
    SLICE_X14Y158        LUT5 (Prop_lut5_I4_O)        0.117     8.348 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49/O
                         net (fo=1, routed)           0.286     8.634    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_49_n_1
    SLICE_X14Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.982 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17/O
                         net (fo=2, routed)           1.112    10.094    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_17_n_1
    SLICE_X14Y154        LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_6_n_1
    SLICE_X14Y154        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.448 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/O[1]
                         net (fo=2, routed)           0.649    11.098    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_7
    SLICE_X13Y154        LUT4 (Prop_lut4_I2_O)        0.334    11.432 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2/O
                         net (fo=2, routed)           0.860    12.292    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_2_n_1
    SLICE_X13Y154        LUT6 (Prop_lut6_I3_O)        0.332    12.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5/O
                         net (fo=1, routed)           0.000    12.624    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_i_5_n_1
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.022 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry/CO[3]
                         net (fo=1, routed)           0.000    13.022    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry_n_1
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.356 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[1]
                         net (fo=1, routed)           0.754    14.109    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_7
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.303    14.412 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__2/O
                         net (fo=3, routed)           0.324    14.737    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X12Y155        LUT5 (Prop_lut5_I3_O)        0.124    14.861 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.861    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X12Y155        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y155        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X12Y155        FDRE (Setup_fdre_C_D)        0.081    15.421    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.402ns (21.183%)  route 5.217ns (78.817%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.331    11.021    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/state_reg[2]
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.331    11.352 r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577    11.929    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_1
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X12Y113        FDRE (Setup_fdre_C_R)       -0.524    14.625    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.402ns (21.183%)  route 5.217ns (78.817%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.331    11.021    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/state_reg[2]
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.331    11.352 r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577    11.929    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_1
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X12Y113        FDRE (Setup_fdre_C_R)       -0.524    14.625    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.402ns (21.183%)  route 5.217ns (78.817%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.331    11.021    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/state_reg[2]
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.331    11.352 r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577    11.929    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_1
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X12Y113        FDRE (Setup_fdre_C_R)       -0.524    14.625    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.402ns (21.183%)  route 5.217ns (78.817%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.331    11.021    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/state_reg[2]
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.331    11.352 r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577    11.929    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_1
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X12Y113        FDRE (Setup_fdre_C_R)       -0.524    14.625    U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.402ns (20.917%)  route 5.301ns (79.083%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.357    11.048    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/state_reg[2]
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.331    11.379 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.634    12.013    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_R)       -0.429    14.720    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.402ns (20.917%)  route 5.301ns (79.083%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.357    11.048    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/state_reg[2]
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.331    11.379 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.634    12.013    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_R)       -0.429    14.720    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.402ns (20.917%)  route 5.301ns (79.083%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.708     5.310    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.676     6.405    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X7Y143         LUT2 (Prop_lut2_I0_O)        0.327     6.732 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=371, routed)         3.633    10.366    U_TXD_MOD/U_MAN_TXD/U_FSM/debounced_reset
    SLICE_X12Y114        LUT5 (Prop_lut5_I4_O)        0.325    10.691 r  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_4__0/O
                         net (fo=2, routed)           0.357    11.048    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/state_reg[2]
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.331    11.379 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.634    12.013    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         1.503    14.925    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y114        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_R)       -0.429    14.720    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.589     1.508    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_D1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_D1/q_reg[1]/Q
                         net (fo=2, routed)           0.056     1.705    U_D2/D[1]
    SLICE_X3Y120         FDRE                                         r  U_D2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.860     2.025    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_D2/q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.076     1.584    U_D2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.122%)  route 0.216ns (50.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.652     1.572    U_TXD_MOD/U_BIT_PERIOD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y151        FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[5]/Q
                         net (fo=9, routed)           0.216     1.952    U_TXD_MOD/U_BIT_PERIOD_CLK/q[5]
    SLICE_X14Y149        LUT6 (Prop_lut6_I4_O)        0.045     1.997 r  U_TXD_MOD/U_BIT_PERIOD_CLK/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.997    U_TXD_MOD/U_BIT_PERIOD_CLK/q_0[6]
    SLICE_X14Y149        FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.841     2.006    U_TXD_MOD/U_BIT_PERIOD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y149        FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[6]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X14Y149        FDRE (Hold_fdre_C_D)         0.121     1.876    U_TXD_MOD/U_BIT_PERIOD_CLK/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_D1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.589     1.508    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_D1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_D1/q_reg[2]/Q
                         net (fo=2, routed)           0.059     1.708    U_D2/D[2]
    SLICE_X4Y119         FDRE                                         r  U_D2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.857     2.023    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_D2/q_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.076     1.584    U_D2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_D1/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.589     1.508    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_D1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_D1/q_reg[5]/Q
                         net (fo=2, routed)           0.068     1.717    U_D2/D[5]
    SLICE_X3Y120         FDRE                                         r  U_D2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.860     2.025    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_D2/q_reg[5]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.078     1.586    U_D2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_D1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.588     1.507    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  U_D1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_D1/q_reg[3]/Q
                         net (fo=2, routed)           0.071     1.719    U_D2/D[3]
    SLICE_X4Y120         FDRE                                         r  U_D2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.856     2.022    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  U_D2/q_reg[3]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.076     1.583    U_D2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_D1/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.589     1.508    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_D1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_D1/q_reg[6]/Q
                         net (fo=2, routed)           0.074     1.723    U_D2/D[6]
    SLICE_X4Y119         FDRE                                         r  U_D2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.857     2.023    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_D2/q_reg[6]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.078     1.586    U_D2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_D1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.588     1.507    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  U_D1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_D1/q_reg[7]/Q
                         net (fo=2, routed)           0.074     1.722    U_D2/D[7]
    SLICE_X4Y120         FDRE                                         r  U_D2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.856     2.022    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  U_D2/q_reg[7]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.078     1.585    U_D2/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.570     1.489    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/Q
                         net (fo=6, routed)           0.088     1.719    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/samp_count[2]
    SLICE_X12Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.764    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/p_0_in__1[5]
    SLICE_X12Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.841     2.006    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.121     1.623    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.593     1.512    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[7]/Q
                         net (fo=22, routed)          0.089     1.742    U_TXD_MOD/U_BRAM_WRITING/Q[7]
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  U_TXD_MOD/U_BRAM_WRITING/w_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.787    U_TXD_MOD/U_BRAM_WRITING/w_addr[8]
    SLICE_X6Y115         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.861     2.027    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[8]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.121     1.646    U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.566     1.485    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.100     1.727    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg_n_1_[3]
    SLICE_X12Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q[7]
    SLICE_X12Y112        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=862, routed)         0.836     2.001    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.121     1.619    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y48    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y48    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y127    U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y130    U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y126    U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y150    U_LEFT_DEBOUNCE/count_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y150    U_LEFT_DEBOUNCE/count_reg_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y150    U_LEFT_DEBOUNCE/count_reg_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y150    U_LEFT_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y124    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y119    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y119    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y122    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y122    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y122    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y122    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y121    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y122   U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y122   U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMB/CLK



