{"instruction": "How do I 2023.12-sp3 814 chapter 10?", "response": "2023.12-SP3 814 Chapter 10: Physical Datapath With Relative Placement Saving Relative Placement Information Feedback Saving Relative Placement Information The relative placement information is automatically saved in the design library database when you save the design by using the save_lib command"}
{"instruction": "How do I 068) specifying naming styles for multibit registers fusion compiler allows you to customize the naming styles for multibit registers?", "response": "068) Specifying Naming Styles for Multibit Registers Fusion Compiler allows you to customize the naming styles for multibit registers"}
{"instruction": "How do I - maintains relative placement during placement, optimization, clock tree synthesis, and routing?", "response": "- Maintains relative placement during placement, optimization, clock tree synthesis, and routing"}
{"instruction": "How do I note?", "response": "Note: If you use the -output_colored_fill true option, the default changes to 1"}
{"instruction": "How do I - to report the nondefault routing rules assigned by the set_routing_rule command, use the -of_objects option with the report_routing_rules command?", "response": "- To report the nondefault routing rules assigned by the set_routing_rule command, use the -of_objects option with the report_routing_rules command"}
{"instruction": "How do I 0.6 -y_width 0.7 in the figure, the two red pins are on m2 and the green pin is on m3?", "response": "0.6 -y_width 0.7 In the figure, the two red pins are on M2 and the green pin is on M3"}
{"instruction": "How do I - for successive loops, the tool uses the ic validator drc data from the previous loop, which is stored in the directory specified by the signoff.fix_drc.run_dir application option (or the signoff_fix_drc_run directory if you do not use this option)?", "response": "- For successive loops, the tool uses the IC Validator DRC data from the previous loop, which is stored in the directory specified by the signoff.fix_drc.run_dir application option (or the signoff_fix_drc_run directory if you do not use this option)"}
{"instruction": "How do I - the code that is commented out identifies the original script body - the blue code identifies the checkpointed tcl commands in your golden flow - the green code identifies the app_options report, configured to run before each checkpoint - the purple code identifies the timing report, configured to run after the place_opt_to_final_opto checkpoint fusion compiler\u2122 user guide v-2023.12-sp3 57 chapter 1?", "response": "- The code that is commented out identifies the original script body - The blue code identifies the checkpointed Tcl commands in your golden flow - The green code identifies the app_options report, configured to run before each checkpoint - The purple code identifies the timing report, configured to run after the place_opt_to_final_opto checkpoint Fusion Compiler\u2122 User Guide V-2023.12-SP3 57 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback Associating Checkpoints With Checkpoint Actions To associate a checkpoint action with one or more checkpoints, use the associate_checkpoint_action command in your checkpoint.config.tcl file"}
{"instruction": "How do I note?", "response": "Note: It is not necessary to disable the place.coarse.auto_density_control application option to override the max_density and congestion_driven_max_util values"}
{"instruction": "How do I - the g-links and g-vias on each routed net this information is used for the next routing steps?", "response": "- The g-links and g-vias on each routed net This information is used for the next routing steps"}
{"instruction": "How do I - enable concurrent clock and data optimization for the clock_opt command?", "response": "- Enable concurrent clock and data optimization for the clock_opt command"}
{"instruction": "How do I 0.0001 \\ -o apache.missingvias1 example 49 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold -1 fc_shell> analyze_rail -voltage_drop -check_missing_via \\ -nets {vdd vss} the above example sets the threshold value to -1 to disable the voltage checking, and runs the missing via check?", "response": "0.0001 \\ -o apache.missingVias1 Example 49 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold -1 fc_shell> analyze_rail -voltage_drop -check_missing_via \\ -nets {VDD VSS} The above example sets the threshold value to -1 to disable the voltage checking, and runs the missing via check"}
{"instruction": "How do I 2023.12-sp3 68 chapter 1?", "response": "2023.12-SP3 68 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback -script block_synthesis.tcl \\ -blocks $block_list \\ -work_dir my_work_dir To control the order in which blocks are processed, use the -run_order option with the top_down or bottom-up argument"}
{"instruction": "How do I 2023.12-sp3 290 chapter 4?", "response": "2023.12-SP3 290 Chapter 4: Clock Gating Introduction to Clock Gating Feedback Figure 47 Design With Multiple Clock Gates Table 23 Clock-Gate Levels and Stages Object Type Level (all clock gates) Level (tool-inserted clock gates) Stage (all clock gates) Stage (tool-inserted clock gates) P1 Preexisting clock gate 1 0 4 2 P2 Preexisting clock gate 2 0 3 2 T1 Tool-inserted clock gate 3 1 2 2 T2 Tool-inserted clock gate 4 2 1 1 T3 Tool-inserted clock gate 3 1 1 1 Fusion Compiler\u2122 User Guide V-2023.12-SP3 291 Chapter 4: Clock Gating Clock-Gating Prerequisite Conditions Feedback Clock-Gating Prerequisite Conditions Before gating the clock signal of a register, the Fusion Compiler tool checks to see if certain clock-gating conditions are satisfied"}
{"instruction": "How do I 2023.12-sp3 263 chapter 3?", "response": "2023.12-SP3 263 Chapter 3: Physical Synthesis Performing Design Analysis Feedback ---------------------------------------------------- DW_mult_uns pparch 1 12.41 4.4% ---------------------------------------------------- Total: 1 12.41 4.4% Estimated area of ungrouped synthetic parts ------------------------------------------- Estimated Perc"}
{"instruction": "How do I - consider the congestion of each layer separately and improve the accuracy of congestion reduction in coarse placement by setting the place.coarse.congestion_layer_aware application option to true?", "response": "- Consider the congestion of each layer separately and improve the accuracy of congestion reduction in coarse placement by setting the place.coarse.congestion_layer_aware application option to true"}
{"instruction": "How do I - direction routing blockages, use the -width_nonpreferred option?", "response": "- direction routing blockages, use the -width_nonpreferred option"}
{"instruction": "How do I - -min_horizontal_separation if the continuous horizontal placement area is less than the specified value, the compile_boundary_cells -add_placement_blockage command creates a placement blockage to prevent a violation?", "response": "- -min_horizontal_separation If the continuous horizontal placement area is less than the specified value, the compile_boundary_cells -add_placement_blockage command creates a placement blockage to prevent a violation"}
{"instruction": "How do I - -nets use this option to specify the nets on the command line?", "response": "- -nets Use this option to specify the nets on the command line: fc_shell> route_group -nets collection_of_critical_nets - -from_file Use this option to specify the nets in a file: fc_shell> route_group -from_file file_name If the specified nets are associated with a routing corridor, the nets are routed within the defined region"}
{"instruction": "How do I - -checks?", "response": "- -checks: Reports the current policy, supported policies, strategies, and help text for each check"}
{"instruction": "How do I - no technology data?", "response": "- No technology data"}
{"instruction": "How do I - use the task-specific commands to perform the standalone routing tasks?", "response": "- Use the task-specific commands to perform the standalone routing tasks"}
{"instruction": "How do I 2023.12-sp3 71 feedback 2 preparing the design the fusion compiler tool uses a design library to store your design and its associated library information?", "response": "2023.12-SP3 71 Feedback 2 Preparing the Design The Fusion Compiler tool uses a design library to store your design and its associated library information"}
{"instruction": "How do I - the list contains at least one buffer or one inverter - the list contains the library cells of the preexisting gates if they are not included in the list, the tool is unable to resize these preexisting gates during clock tree synthesis and optimization?", "response": "- The list contains at least one buffer or one inverter - The list contains the library cells of the preexisting gates If they are not included in the list, the tool is unable to resize these preexisting gates during clock tree synthesis and optimization"}
{"instruction": "How do I - signoff.fix_drc.max_detail_route_iterations this application option specifies the number of detail routing iterations; you can specify an integer between 0 and 1000?", "response": "- signoff.fix_drc.max_detail_route_iterations This application option specifies the number of detail routing iterations; you can specify an integer between 0 and 1000"}
{"instruction": "How do I - a list of one or more library cells to select from by using the -lib_cell option - the exact locations by using the -location option with the -location option, you must specify the x- and y-coordinates and a layer with an existing routing shape at that location by using the {x1 y1 layer1 ....} format?", "response": "- A list of one or more library cells to select from by using the -lib_cell option - The exact locations by using the -location option With the -location option, you must specify the x- and y-coordinates and a layer with an existing routing shape at that location by using the {x1 y1 layer1 ....} format"}
{"instruction": "How do I - to assign mask constraints to the shapes, use the mask_one, mask_two, or mask_three keywords for the mask_constraint arguments when specifying the -shapes option?", "response": "- To assign mask constraints to the shapes, use the mask_one, mask_two, or mask_three keywords for the mask_constraint arguments when specifying the -shapes option"}
{"instruction": "How do I 2023.12-sp3 493 chapter 6?", "response": "2023.12-SP3 493 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Reporting Routing Corridors To report the routing corridors in your block, use the report_routing_corridors command"}
{"instruction": "How do I - user-defined sink pins these exceptions define sink pins in addition to those derived by the tool for a clock tree?", "response": "- User-defined sink pins These exceptions define sink pins in addition to those derived by the tool for a clock tree"}
{"instruction": "How do I - to ignore high-fanout nets connected to eco cells that exceed a specific threshold, use the -max_fanout option with the place_eco_cells command?", "response": "- To ignore high-fanout nets connected to ECO cells that exceed a specific threshold, use the -max_fanout option with the place_eco_cells command"}
{"instruction": "How do I 2023.12-sp3 80 chapter 2?", "response": "2023.12-SP3 80 Chapter 2: Preparing the Design Using Pin Access Checker Utility Feedback Note: The library subset restrictions apply to leaf cells, but not to hierarchical cells"}
{"instruction": "How do I - specifying redhawk and redhawk-sc working directories specifying ideal voltage sources as taps taps are used to model the external voltage source environment in which the device under analysis operates; they are not part of the design itself, but can be thought of as virtual models of voltage sources?", "response": "- Specifying RedHawk and RedHawk-SC Working Directories Specifying Ideal Voltage Sources as Taps Taps are used to model the external voltage source environment in which the device under analysis operates; they are not part of the design itself, but can be thought of as virtual models of voltage sources"}
{"instruction": "How do I 0.010 -0.030} {0.027 0.050}} {m1 {0.047 -0.030} {0.084 0.050}} {via1 {0.000 0.000} {0.074 0.020}} {m2 {-0.030 0.000} {0.104 0.020}} } \\ -lower_mask_pattern uniform fc_shell> create_via -via_def via12 -origin {000.100 200.320} -lower_mask_constraint mask_two to report information about the via definitions, use the report_via_defs command?", "response": "0.010 -0.030} {0.027 0.050}} {M1 {0.047 -0.030} {0.084 0.050}} {VIA1 {0.000 0.000} {0.074 0.020}} {M2 {-0.030 0.000} {0.104 0.020}} } \\ -lower_mask_pattern uniform fc_shell> create_via -via_def VIA12 -origin {000.100 200.320} -lower_mask_constraint mask_two To report information about the via definitions, use the report_via_defs command"}
{"instruction": "How do I - to change the number of search and repair iterations during detail routing from the default of 40, use the -max_detail_route_iterations option?", "response": "- To change the number of search and repair iterations during detail routing from the default of 40, use the -max_detail_route_iterations option"}
{"instruction": "How do I note?", "response": "Note: The tool shows all the layers in the LEF or DEF file on the voltage drop map even if the layers are absent in the Fusion Compiler library file"}
{"instruction": "How do I note that the target filler cells specified in the -replace_abutment option are also considered illegal cells?", "response": "Note that the target filler cells specified in the -replace_abutment option are also considered illegal cells"}
{"instruction": "How do I - strict?", "response": "- Strict: When you apply this policy, depending on the policy supported by the check, the tool applies the policies in this order \u2013 error, tolerate, repair"}
{"instruction": "How do I note that you can also query this attribute for individual voltage area shapes?", "response": "Note that you can also query this attribute for individual voltage area shapes"}
{"instruction": "How do I - reg_state_reg[2?", "response": "- reg_state_reg[2:0] MB_DFF my_mb_lib n Mapping Combinational Multibit Cells Combinational multibit cells are library cells, where a single cell implements multiple logic functions"}
{"instruction": "How do I 2023.12-sp3 505 chapter 6?", "response": "2023.12-SP3 505 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback is removed from all nets to which it is applied and the rule definition is removed from the design library"}
{"instruction": "How do I - dynamic power this is the energy dissipated due to the voltage or logic transitions in the design objects, such as cells, pins, and nets?", "response": "- Dynamic power This is the energy dissipated due to the voltage or logic transitions in the design objects, such as cells, pins, and nets"}
{"instruction": "How do I - to create the abstracts for lower-level blocks of the current block, use one of the following methods?", "response": "- To create the abstracts for lower-level blocks of the current block, use one of the following methods: \u25e6 Create abstracts for specific lower-level blocks by using the -blocks option and specify the names of the blocks"}
{"instruction": "How do I note?", "response": "Note: If you specify both the create_shields -with_ground option and the route.common.shielding_nets option, the tool issues a warning message and uses the route.common.shielding_nets setting"}
{"instruction": "How do I 2023.12-sp3 587 chapter 7?", "response": "2023.12-SP3 587 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback Inserting Exterior Tap Walls An exterior tap wall is a row or column of tap cells that is placed outside the boundary of a block, macro, or hard placement blockage"}
{"instruction": "How do I 2023.12-sp3 192 chapter 2?", "response": "2023.12-SP3 192 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback fc_shell> set_threshold_voltage_group_type \\ -type low_vt LVT Ensure that the LVT library cells you specify \u25e6 Have a valid purpose defined by using the set_lib_cell_purpose command and are included in the appropriate target-library subsets defined by using the set_target_library_subset command \u25e6 Do not have a dont_touch or dont_use attribute setting 2"}
{"instruction": "How do I 2023.12-sp3 686 chapter 8?", "response": "2023.12-SP3 686 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Running the signoff_fix_drc Command By default, the signoff_fix_drc command performs the following tasks: 1"}
{"instruction": "How do I - to remove all routing guides, specify the -all option?", "response": "- To remove all routing guides, specify the -all option"}
{"instruction": "How do I 1) or uncompressed (0) for the specified layer?", "response": "1) or uncompressed (0) for the specified layer"}
{"instruction": "How do I - patterning rules and nondefault spacing rules, to prevent the introduction of drc violations?", "response": "- patterning rules and nondefault spacing rules, to prevent the introduction of DRC violations"}
{"instruction": "How do I 2023.12-sp3 180 chapter 2?", "response": "2023.12-SP3 180 Chapter 2: Preparing the Design Specifying Settings for Preroute Optimization Feedback stored in the design library and used during subsequent optimization steps"}
{"instruction": "How do I - set_sense -stop_propogation constraint on a downstream pin - dangling pin in the downstream path - downstream path goes to a data pin of a register or a subblock - downstream path has an unconstrained output port without any set_clock_balance_point -consider_for_balancing true setting - downstream path has a constrained set_output_delay output port - pins on the path to cascaded create_clock definition note?", "response": "- set_sense -stop_propogation constraint on a downstream pin - Dangling pin in the downstream path - Downstream path goes to a data pin of a register or a subblock - Downstream path has an unconstrained output port without any set_clock_balance_point -consider_for_balancing true setting - Downstream path has a constrained set_output_delay output port - Pins on the path to cascaded create_clock definition Note: This implicit or explicit ignore does not essentially mean that the clock endpoints are excluded from clock tree calculations"}
{"instruction": "How do I - and y-increments of the array?", "response": "- and y-increments of the array"}
{"instruction": "How do I - patterning rules, as described in automatically fixing double-patterning odd-cycle violations?", "response": "- patterning rules, as described in Automatically Fixing Double-Patterning Odd-Cycle Violations"}
{"instruction": "How do I 2023.12-sp3 734 chapter 8?", "response": "2023.12-SP3 734 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback To calculate the metal density information for a metal layer, the tool requires the following information: - The density rule for the layer The tool determines the density rule for each layer by using the following settings, in order of priority: 1"}
{"instruction": "How do I - for track-based metal fill insertion, you pass the parameter file to the ic validator tool by using the-track_fill_parameter_file option with the signoff_create_metal_fill command?", "response": "- For track-based metal fill insertion, you pass the parameter file to the IC Validator tool by using the-track_fill_parameter_file option with the signoff_create_metal_fill command"}
{"instruction": "How do I 2023.12-sp3 280 chapter 3?", "response": "2023.12-SP3 280 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Using the same path-group timing example, the focused view shows one path group at a time"}
{"instruction": "How do I 2023.12-sp3 965 chapter 13?", "response": "2023.12-SP3 965 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback By default, the tool uses eco_cell and eco_net as the name prefix of all new cells and nets"}
{"instruction": "How do I note?", "response": "Note: If the minDensity attribute is not specified in the technology file and the signoff.report_metal_density.min_density application option is not set, the tool uses a default of 10 percent"}
{"instruction": "How do I 2023.12-sp3 212 chapter 3?", "response": "2023.12-SP3 212 Chapter 3: Physical Synthesis Performing Unified Physical Synthesis Feedback defined with respect to the top-level design"}
{"instruction": "How do I 85.47% (1329 / 1555 vias) weight 10 = 85.47% (1329 vias) un-optimized = 14.53% (226 vias) total double via conversion rate = 46.69% (2158006 / 4622189 vias) optimizing wire length and via count during detail routing, zroute optimizes wire length and via count in the areas where drc violations occur; however, it does not optimize the layout in areas where no drc violations occur?", "response": "85.47% (1329 / 1555 vias) Weight 10 = 85.47% (1329 vias) Un-optimized = 14.53% (226 vias) Total double via conversion rate = 46.69% (2158006 / 4622189 vias) Optimizing Wire Length and Via Count During detail routing, Zroute optimizes wire length and via count in the areas where DRC violations occur; however, it does not optimize the layout in areas where no DRC violations occur"}
{"instruction": "How do I 2023.12-sp3 196 chapter 2?", "response": "2023.12-SP3 196 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback Setting Up for Dynamic Power Shaping To set up for dynamic power shaping, perform the following steps: 1"}
{"instruction": "How do I - the tap insertion region (the -bbox option) you specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box?", "response": "- The tap insertion region (the -bbox option) You specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box: -bbox {{llx lly} {urx ury}} The create_dense_tap_cells command first removes the existing tap cells that are completely within the tap insertion region, and then reinserts the tap cells with the specified tap distance to create a denser array in the specified region"}
{"instruction": "How do I - voltage-drop-aware placement, which use the voltage (ir) drop values of cells to identify areas of high power density and spread the cells with high voltage drop values to reduce the power density of such areas?", "response": "- Voltage-drop-aware placement, which use the voltage (IR) drop values of cells to identify areas of high power density and spread the cells with high voltage drop values to reduce the power density of such areas"}
{"instruction": "How do I - to ignore nondefault spacing rules between signal nets and blockages \u25e6 for all signal nets, set the route.common.ignore_var_spacing_to_blockage application option to true \u25e6 for specific signal nets, use the -ignore_spacing_to_blockage true option when you define the nondefault spacing rule with the create_routing_rule command fusion compiler\u2122 user guide v-2023.12-sp3 499 chapter 6?", "response": "- To ignore nondefault spacing rules between signal nets and blockages \u25e6 For all signal nets, set the route.common.ignore_var_spacing_to_blockage application option to true \u25e6 For specific signal nets, use the -ignore_spacing_to_blockage true option when you define the nondefault spacing rule with the create_routing_rule command Fusion Compiler\u2122 User Guide V-2023.12-SP3 499 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback You can relax the nondefault spacing checks for specific nondefault routing rules by ignoring violations for short parallel distances, as shown in Figure 106"}
{"instruction": "How do I - the name of the constraint group if you do not specify a name, the command names the constraint group bus_style_n, where n is a unique integer?", "response": "- The name of the constraint group If you do not specify a name, the command names the constraint group bus_style_n, where n is a unique integer"}
{"instruction": "How do I 0.0 and 0.5?", "response": "0.0 and 0.5"}
{"instruction": "How do I - read a lef file for the block by using the read_lef command?", "response": "- Read a LEF file for the block by using the read_lef command"}
{"instruction": "How do I 2023.12-sp3 752 chapter 9?", "response": "2023.12-SP3 752 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Option Constraint -shield_placement Specifies how to shield the main bus trunk if one or more nets of the constraint group are shielded"}
{"instruction": "How do I - to honor nondefault spacing rules between signal nets and shield wires for pg nets \u25e6 for all signal nets, set the route.common.ignore_var_spacing_to_shield application option to false \u25e6 for specific signal nets, use the -ignore_spacing_to_shield false option when you define the nondefault spacing rule with the create_routing_rule command - to ignore nondefault spacing rules between signal nets and pg nets \u25e6 for all signal nets, set the route.common.ignore_var_spacing_to_pg application option to true \u25e6 for specific signal nets, use the -ignore_spacing_to_pg true option when you define the nondefault spacing rule with the create_routing_rule command note?", "response": "- To honor nondefault spacing rules between signal nets and shield wires for PG nets \u25e6 For all signal nets, set the route.common.ignore_var_spacing_to_shield application option to false \u25e6 For specific signal nets, use the -ignore_spacing_to_shield false option when you define the nondefault spacing rule with the create_routing_rule command - To ignore nondefault spacing rules between signal nets and PG nets \u25e6 For all signal nets, set the route.common.ignore_var_spacing_to_pg application option to true \u25e6 For specific signal nets, use the -ignore_spacing_to_pg true option when you define the nondefault spacing rule with the create_routing_rule command Note: When you ignore nondefault spacing rules between signal nets and PG nets, the rules are also ignored between the signal nets and the shield wires regardless of the setting of the route.common.ignore_var_spacing_to_shield and create_routing_rule -ignore_spacing_to_shield options"}
{"instruction": "How do I 2023.12-sp3 469 chapter 6?", "response": "2023.12-SP3 469 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Table 29 Routing Constraints (Continued) Guidance Description Prioritizing routing regions To prioritize routing regions, use an access preference routing guide"}
{"instruction": "How do I - patterning flow?", "response": "- patterning flow"}
{"instruction": "How do I 2023.12-sp3 954 chapter 13?", "response": "2023.12-SP3 954 Chapter 13: ECO Flow ECO Fusion Power Integrity Flow Feedback 3"}
{"instruction": "How do I - if the master-clock source is not a clock source defined by the create_clock or create_generated_clock command, the tool cannot synthesize a clock tree for the generated clock or its source?", "response": "- If the master-clock source is not a clock source defined by the create_clock or create_generated_clock command, the tool cannot synthesize a clock tree for the generated clock or its source"}
{"instruction": "How do I 2023.12-sp3 56 chapter 1?", "response": "2023.12-SP3 56 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback - Specify the checkpoint report name with the -enable option"}
{"instruction": "How do I - the tap cells considered for the check these cells are called target cells?", "response": "- The tap cells considered for the check These cells are called target cells"}
{"instruction": "How do I - placement-aware clock gating the tool automatically disables this feature when clock-gate latency estimation is enabled regardless of the compile.clockgate.physically_aware application option setting?", "response": "- Placement-aware clock gating The tool automatically disables this feature when clock-gate latency estimation is enabled regardless of the compile.clockgate.physically_aware application option setting"}
{"instruction": "How do I note?", "response": "Note: Zroute automatically detects the nets modified within the Fusion Compiler tool; however, nets modified externally and input by reading a DEF file are not supported by incremental shielding"}
{"instruction": "How do I 2023.12-sp3 789 chapter 10?", "response": "2023.12-SP3 789 Chapter 10: Physical Datapath With Relative Placement Adding Objects to a Group Feedback add_to_rp_group rp5 -rp_group rp4 -column 0 -row 0 add_to_rp_group rp5 -cells U7 -column 1 -row 0 Using Hierarchical Relative Placement for Compression By default, construction for relative placement aligns cells from their bottom-left corner"}
{"instruction": "How do I - clock tree power to report a summary of the leakage, internal, sink, net switching, dynamic, and total power per clock per scenario, use the -type power option?", "response": "- Clock tree power To report a summary of the leakage, internal, sink, net switching, dynamic, and total power per clock per scenario, use the -type power option"}
{"instruction": "How do I note that you must specify clock nets by using the -nets option?", "response": "Note that you must specify clock nets by using the -nets option"}
{"instruction": "How do I - setting the clock-gating style - setting clock-gating options - enabling or disabling clock gating on design objects - clock-gating enable source selection - user-driven enable exclusion - report clock gating options setting the clock-gating style use the set_clock_gate_style command to select the type of integrated clock-gating cell you want to use?", "response": "- Setting the Clock-Gating Style - Setting Clock-Gating Options - Enabling or Disabling Clock Gating on Design Objects - Clock-Gating Enable Source Selection - User-Driven Enable Exclusion - Report Clock Gating Options Setting the Clock-Gating Style Use the set_clock_gate_style command to select the type of integrated clock-gating cell you want to use"}
{"instruction": "How do I 0) (4200 200) + placed (80875 0) n; -sel0 + net sel0 + direction input + use signal + layer m4 (0 0)(200 200) + placed (135920 42475) n; end pins ports with changed names and multiple layers are supported?", "response": "0) (4200 200) + PLACED (80875 0) N; -Sel0 + NET Sel0 + DIRECTION INPUT + USE SIGNAL + LAYER M4 (0 0)(200 200) + PLACED (135920 42475) N; END PINS Ports with changed names and multiple layers are supported"}
{"instruction": "How do I 0.0001 fc_shell> analyze_rail -voltage_drop static -check_missing_via \\ -nets {vdd vss} the above example sets the threshold value to 0.0001 and compares voltages across two ends of a via, excluding stack vias?", "response": "0.0001 fc_shell> analyze_rail -voltage_drop static -check_missing_via \\ -nets {VDD VSS} The above example sets the threshold value to 0.0001 and compares voltages across two ends of a via, excluding stack vias"}
{"instruction": "How do I - fixing buffers - fixing diodes fusion compiler\u2122 user guide v-2023.12-sp3 1006 chapter 13?", "response": "- Fixing Buffers - Fixing Diodes Fusion Compiler\u2122 User Guide V-2023.12-SP3 1006 Chapter 13: ECO Flow Fixing Multivoltage Violations Feedback If the UPF has not already been committed, the fix_mv_design command automatically commits the UPF before performing any operations"}
{"instruction": "How do I - via_wire_all_pins the connections to any pins by using a via or a wire are restricted?", "response": "- via_wire_all_pins The connections to any pins by using a via or a wire are restricted"}
{"instruction": "How do I - via_standard_cell_pins only the connections to standard cell pins by using a via are restricted?", "response": "- via_standard_cell_pins Only the connections to standard cell pins by using a via are restricted"}
{"instruction": "How do I - overview of abstract views - creating abstract views - creating a frame view partitioning and planning the full chip design the hierarchical synthesis flow using abstracts includes the following two cases?", "response": "- Overview of Abstract Views - Creating Abstract Views - Creating a Frame View Partitioning and Planning the Full Chip Design The hierarchical synthesis flow using abstracts includes the following two cases: - Floorplans of subblock and top-level design are not available - Floorplans of subblock and top-level design are available Fusion Compiler\u2122 User Guide V-2023.12-SP3 818 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback Hierarchical Synthesis Flow When Floorplans are not Available To partition and plan the top-level design and create the lower-level blocks for subsequent bottom-up synthesis, when the floorplans of subblock and top-level design are not available, perform the following steps: Figure 187 Hierarchical Synthesis Flow When Floorplans are not Available 1"}
{"instruction": "How do I note?", "response": "Note: After you have created a customized mapping table by using the method described in Defining a Customized Via Mapping Table, this command shows the customized mapping table"}
{"instruction": "How do I 2023.12-sp3 726 chapter 8?", "response": "2023.12-SP3 726 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback To override the default spacing requirements for timing-driven metal fill insertion, set the following application options: - signoff.create_metal_fill.space_to_nets This application option defines the same-layer minimum spacing requirements between metal fill and a net shape of a timing-critical net"}
{"instruction": "How do I 1.nlib block2.nlib} \\ -name use_hier_ref_libs -value true fc_shell> set_top_module top when a subblock has been saved in the design library using labels, use the set_label_switch_list command to specify which label to link to?", "response": "1.nlib BLOCK2.nlib} \\ -name use_hier_ref_libs -value true fc_shell> set_top_module TOP When a subblock has been saved in the design library using labels, use the set_label_switch_list command to specify which label to link to"}
{"instruction": "How do I 2023.12-sp3 495 chapter 6?", "response": "2023.12-SP3 495 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback The minimum width defined in a nondefault routing rule applies to all metal segments, including via enclosures"}
{"instruction": "How do I 2023.12-sp3 978 chapter 13?", "response": "2023.12-SP3 978 Chapter 13: ECO Flow Updating Supply Nets for ECO Cells Feedback Mapping ECO Cells to Logically Equivalent Spare Cells When the tool maps an ECO cell, it looks for a spare cell with the same library cell name"}
{"instruction": "How do I - global-scoped application options apply to all blocks, but only within the current session?", "response": "- Global-scoped application options apply to all blocks, but only within the current session"}
{"instruction": "How do I - -nets this option explicitly specifies the critical nets?", "response": "- -nets This option explicitly specifies the critical nets"}
{"instruction": "How do I - missing the required cells in the library - user-specified restrictions on the required library cells when a design contains unmapped cells, the compile_fusion command continues the compilation and provides an estimated area for the unmapped cells?", "response": "- Missing the required cells in the library - User-specified restrictions on the required library cells When a design contains unmapped cells, the compile_fusion command continues the compilation and provides an estimated area for the unmapped cells"}
{"instruction": "How do I - and logical-feedthrough buffering to create a default rule that applies to all voltage areas that do not have a specific rule, use the create_voltage_area_rule command with the -default_rule option, as shown in the following example?", "response": "- and Logical-Feedthrough Buffering To create a default rule that applies to all voltage areas that do not have a specific rule, use the create_voltage_area_rule command with the -default_rule option, as shown in the following example: fc_shell> create_voltage_area_rule -default_rule \\ -allow_physical_feedthrough true If a voltage area does not have a specific rule, and there is no default rule, feedthrough buffering for that voltage area is controlled by the opt.common.allow_physical_feedthrough application option setting"}
{"instruction": "How do I 0.4 m4 0.4} \\ -layer_spacings {m3 0.4 m4 0.4} \\ -twist_style diagonal -twist_interval 80.0 -force diff fc_shell> set_app_options\\ -name custom.route.diffpair_twist_jumper_offset -value 10 fc_shell> route_custom -nets {net1 net2} shielding the nets shielding is needed around sensitive nets to reduce noise and crosstalk?", "response": "0.4 M4 0.4} \\ -layer_spacings {M3 0.4 M4 0.4} \\ -twist_style diagonal -twist_interval 80.0 -force Diff fc_shell> set_app_options\\ -name custom.route.diffpair_twist_jumper_offset -value 10 fc_shell> route_custom -nets {net1 net2} Shielding the Nets Shielding is needed around sensitive nets to reduce noise and crosstalk"}
{"instruction": "How do I - the ic validator results files you can use the following ic validator results files for debugging the signoff drc results?", "response": "- The IC Validator results files You can use the following IC Validator results files for debugging the signoff DRC results: \u25e6 block.LAYOUT_ERRORS This file contains details about the errors detected during the signoff_check_drc run"}
{"instruction": "How do I 2023.12-sp3 866 feedback 12 redhawk and redhawk-sc fusion the redhawk\u2122 and redhawk-sc\u2122 power integrity solution is integrated with the implementation flow through the redhawk fusion and redhawk-sc fusion interface?", "response": "2023.12-SP3 866 Feedback 12 RedHawk and RedHawk-SC Fusion The RedHawk\u2122 and RedHawk-SC\u2122 power integrity solution is integrated with the implementation flow through the RedHawk Fusion and RedHawk-SC Fusion interface"}
{"instruction": "How do I note?", "response": "Note: If you specify a nondefault width that violates the signalRouteMaxWidth setting in the technology file, the tool ignores the nondefault width"}
{"instruction": "How do I 2023.12-sp3 577 chapter 6?", "response": "2023.12-SP3 577 Chapter 6: Routing and Postroute Optimization Saving Route Information Feedback To load an error data file, use the open_drc_error_data command"}
{"instruction": "How do I - the initial_opto and final_opto stages, which are later stages of the compile_fusion command, by setting the opt.port.eliminate_verilog_assign application option to true this application option is false by default?", "response": "- The initial_opto and final_opto stages, which are later stages of the compile_fusion command, by setting the opt.port.eliminate_verilog_assign application option to true This application option is false by default"}
{"instruction": "How do I - width condition the width condition is the minimum number of bits for gating registers or groups of registers with equivalent enable signals?", "response": "- Width condition The width condition is the minimum number of bits for gating registers or groups of registers with equivalent enable signals"}
{"instruction": "How do I 2023.12-sp3 853 chapter 11?", "response": "2023.12-SP3 853 Chapter 11: Hierarchical Implementation Performing Top-Level Closure With Abstract Views Feedback For example, fc_shell> get_early_data_check_records \\ -filter \"checked_object_class==port\" {place.port_type_mismatch@clk route.missing_layer_direction@feed_in route.layer_name_mismatch@out} Performing Top-Level Closure With Abstract Views You can perform top-level closure by implementing the blocks first, and then implementing the top level, as shown in the following flow diagram: Figure 195 Top-Level Implemented After Blocks are Completed Abstract and frame views for each block Clock Tree Synthesis Routing Postroute Optimization Postroute Optimization Synthesis, Placement and Optimization Synthesis, Placement and Optimization Clock Tree Synthesis Routing Block-level flow Top-level flow Fusion Compiler\u2122 User Guide V-2023.12-SP3 854 Chapter 11: Hierarchical Implementation Creating ETMs and ETM Cell Libraries Feedback Alternatively, you can implement the blocks and top-level in parallel, as shown in the following flow diagram: Figure 196 Top and Block Levels Implemented in Parallel Clock Tree Synthesis Routing Postroute Optimization Postroute Optimization Synthesis, Placement and Optimization Synthesis, Placement and Optimization Clock Tree Synthesis Routing Block-level flow Top-level flow Abstract and frame views for each block When using abstracts at the top-level, you can perform top-level synthesis, placement, optimization, clock tree synthesis, routing, and postroute optimization using the commands supported at the block level"}
{"instruction": "How do I - -high_performance this option specifies that the via ladder is a performance via ladder?", "response": "- -high_performance This option specifies that the via ladder is a performance via ladder"}
{"instruction": "How do I - check the routability of the placement as explained in checking routability?", "response": "- Check the routability of the placement as explained in Checking Routability"}
{"instruction": "How do I 2023.12-sp3 501 chapter 6?", "response": "2023.12-SP3 501 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Specify the routing layers by using the layer names from the technology file"}
{"instruction": "How do I - to report only the relative placement groups that do not meet a specific threshold, use the -threshold option?", "response": "- To report only the relative placement groups that do not meet a specific threshold, use the -threshold option"}
{"instruction": "How do I 1) 89.00% (total shield ratio/number of shielded nets) 2) 87.92% (total shield length/total shielded net length) you can output the statistics for each layer by using the -per_layer true option with the report_shields command, as shown in example 24?", "response": "1) 89.00% (total shield ratio/number of shielded nets) 2) 87.92% (total shield length/total shielded net length) You can output the statistics for each layer by using the -per_layer true option with the report_shields command, as shown in Example 24"}
{"instruction": "How do I - displaying the pg electromigration map - checking pg electromigration violations displaying the pg electromigration map a pg electromigration map is a visual display of the color-coded electromigration values overlaid on the physical supply nets?", "response": "- Displaying the PG Electromigration Map - Checking PG Electromigration Violations Displaying the PG Electromigration Map A PG electromigration map is a visual display of the color-coded electromigration values overlaid on the physical supply nets"}
{"instruction": "How do I 2023.12-sp3 999 chapter 13?", "response": "2023.12-SP3 999 Chapter 13: ECO Flow Swapping Variant Cell Feedback Table 73 Group Repeater Placement and Insertion Troubleshooting (Continued) Command Error Code Message Troubleshooting Tips place_group_repeat ers ECO-220 Warning: Failed to connect to route for %d object: {%s }"}
{"instruction": "How do I note?", "response": "Note: You can search for a substitute location only for the invalid taps that are specified by the -point and -layer options"}
{"instruction": "How do I - r180 the column position of the relative placement group is from right to left, and the row position is from top to bottom?", "response": "- R180 The column position of the relative placement group is from right to left, and the row position is from top to bottom"}
{"instruction": "How do I - time.case_analysis_propagate_through_icg - time.case_analysis_sequential_propagation - time.clock_gating_propagate_enable - time.clock_gating_user_setting_only fusion compiler\u2122 user guide v-2023.12-sp3 843 chapter 11?", "response": "- time.case_analysis_propagate_through_icg - time.case_analysis_sequential_propagation - time.clock_gating_propagate_enable - time.clock_gating_user_setting_only Fusion Compiler\u2122 User Guide V-2023.12-SP3 843 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback - time.clock_marking - time.clock_reconvergence_pessimism - time.create_clock_no_input_delay - time.crpr_remove_clock_to_data_crp - time.delay_calc_waveform_analysis_mode - time.delay_calculation_style - time.disable_case_analysis_ti_hi_lo - time.disable_clock_gating_checks - time.disable_cond_default_arcs - time.disable_internal_inout_net_arcs - time.disable_recovery_removal_checks - time.edge_specific_source_latency - time.enable_auto_mux_clock_exclusivity - time.enable_ccs_rcv_cap - time.enable_clock_propagation_through_preset_clear - time.enable_clock_propagation_through_three_state_enable_pins - time.enable_clock_to_data_analysis - time.enable_non_sequential_checks - time.enable_preset_clear_arcs - time.enable_si_timing_windows - time.gclock_source_network_num_master_registers - time.special_path_group_precedence - time.use_lib_cell_generated_clock_name - time.use_special_default_path_groups For more information about the issues the check_hier_design command identifies and how to fix them, see the man page for the corresponding message ID"}
{"instruction": "How do I - optimizing datapaths datapath extraction datapath extraction transforms arithmetic operators, such as addition, subtraction, and multiplication, into datapath blocks to be implemented by a datapath generator?", "response": "- Optimizing Datapaths Datapath Extraction Datapath extraction transforms arithmetic operators, such as addition, subtraction, and multiplication, into datapath blocks to be implemented by a datapath generator"}
{"instruction": "How do I 2023.12-sp3 528 chapter 6?", "response": "2023.12-SP3 528 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback Before proceeding to detail routing, display the congestion map in the GUI and check the overflow distribution"}
{"instruction": "How do I note the following?", "response": "Note the following: - If you define a checkpoint with the same name as an existing checkpoint, the tool automatically adds a unique suffix to the name of the newly-defined checkpoint when it encounters the checkpoint in a run"}
{"instruction": "How do I 2023.12-sp3 287 chapter 4?", "response": "2023.12-SP3 287 Chapter 4: Clock Gating Introduction to Clock Gating Feedback In latch-based clock gating, the AND gate blocks unnecessary clock pulses by maintaining the clock signal\u2019s value after the trailing edge"}
{"instruction": "How do I 20) grcs = 1343 (0.05%) ..?", "response": "20) GRCs = 1343 (0.05%) .."}
{"instruction": "How do I - to perform legalization only, use the -legalize_only option?", "response": "- To perform legalization only, use the -legalize_only option"}
{"instruction": "How do I - dynamic power shaping (dps), which reduces transient power by utilizing concurrent clock and data optimization (useful skew) techniques?", "response": "- Dynamic power shaping (DPS), which reduces transient power by utilizing concurrent clock and data optimization (useful skew) techniques"}
{"instruction": "How do I 0.75 fc_shell> set_app_options \\ -name custom.route.single_loop_match_max_spacing -value 10.0 fc_shell> set_app_options \\ -name custom.route.single_loop_match_offset_layer -value true \u25e6 set the wire matching constraint for the group?", "response": "0.75 fc_shell> set_app_options \\ -name custom.route.single_loop_match_max_spacing -value 10.0 fc_shell> set_app_options \\ -name custom.route.single_loop_match_offset_layer -value true \u25e6 Set the wire matching constraint for the group"}
{"instruction": "How do I - clock-gate latency estimations are updated after the insertion operation?", "response": "- Clock-gate latency estimations are updated after the insertion operation"}
{"instruction": "How do I 2023.12-sp3 870 chapter 12?", "response": "2023.12-SP3 870 Chapter 12: RedHawk and RedHawk-SC Fusion An Overview for RedHawk Fusion and RedHawk-SC Fusion Feedback - Minimum path resistance analysis To perform minimum path resistance analysis, use the analyze_rail -min_path_resistance command"}
{"instruction": "How do I - be unmapped - be of the same type - be in the same logical hierarchy - not be part of an existing bus in the following example, the single-bit cells are combined in alphanumeric descending order, which is reg4, reg3, reg2, and reg1?", "response": "- Be unmapped - Be of the same type - Be in the same logical hierarchy - Not be part of an existing bus In the following example, the single-bit cells are combined in alphanumeric descending order, which is reg4, reg3, reg2, and reg1: fc_shell> set_app_option -name compile.flow.enable_multibit -value true fc_shell> create_multibit {reg2 reg4 reg1 reg3} -sort descending fc_shell> compile_fusion In the following example the single-bit cells are combined in alphanumeric ascending order, which is reg1, reg2, reg3, and reg4: fc_shell> set_app_option -name compile.flow.enable_multibit -value true fc_shell> create_multibit {reg2 reg4 reg1 reg3} -sort ascending fc_shell> compile_fusion In the following example, the single-bit cells are combined in the specified order, which is reg2, reg4, reg1, and reg3: fc_shell> set_app_option -name compile.flow.enable_multibit -value true fc_shell> create_multibit {reg2 reg4 reg1 reg3} -sort none fc_shell> compile_fusion Note: You must set the compile.flow.enable_multibit application option to true before you run the create_multibit command on unmapped single bit registers"}
{"instruction": "How do I note east rotation and west rotation respectively?", "response": "note east rotation and west rotation respectively"}
{"instruction": "How do I - via rule generate statements in a lef file the via rule generate statements define simple via arrays?", "response": "- Via rule GENERATE statements in a LEF file The via rule GENERATE statements define simple via arrays"}
{"instruction": "How do I note?", "response": "Note: If the hierarchical antenna properties are not defined for all layers for a macro, Zroute treats the data as incomplete, skips antenna analysis, and issues a ZRT-311 warning message"}
{"instruction": "How do I - legalizes the affected cells you must use one of the following methods to complete the routes for the cells moved by the optimization?", "response": "- Legalizes the affected cells You must use one of the following methods to complete the routes for the cells moved by the optimization: - Run ECO routing by using the route_eco command"}
{"instruction": "How do I 2023.12-sp3 140 chapter 2?", "response": "2023.12-SP3 140 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Hard placement blockages can also be defined in the DEF as shown in Example 13"}
{"instruction": "How do I - route.common.wire_on_grid_by_layer_name this option controls off-grid routing for metal layers?", "response": "- route.common.wire_on_grid_by_layer_name This option controls off-grid routing for metal layers"}
{"instruction": "How do I - not allowed within relative placement groups during coarse placement - allowed within relative placement groups during optimization and legalization to reduce congestion and improve qor, you can allow the tool to place nonrelative placement cells within the unused areas of a specific relative placement group by using the -allow_non_rp_cells option with the set_rp_group_options command?", "response": "- Not allowed within relative placement groups during coarse placement - Allowed within relative placement groups during optimization and legalization To reduce congestion and improve QoR, you can allow the tool to place nonrelative placement cells within the unused areas of a specific relative placement group by using the -allow_non_rp_cells option with the set_rp_group_options command"}
{"instruction": "How do I 2.gsr \\ -nets {vdd vss} 4?", "response": "2.gsr \\ -nets {VDD VSS} 4"}
{"instruction": "How do I 2023.12-sp3 630 chapter 7?", "response": "2023.12-SP3 630 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback - The optimized via conversion rate for each layer The optimized via conversion rate includes both double vias and DFM-friendly bar vias, which have a single cut but a larger metal enclosure"}
{"instruction": "How do I 2023.12-sp3 702 chapter 8?", "response": "2023.12-SP3 702 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback Table 48 Application Options for Power Grid Augmentation (Continued) Application option Default Description signoff"}
{"instruction": "How do I - library cells, use the -lib_cells option - clocks, use the -clocks option if adjoining clock cells both have cell spacing rules for a given direction, the sum of the spacing values applies?", "response": "- Library cells, use the -lib_cells option - Clocks, use the -clocks option If adjoining clock cells both have cell spacing rules for a given direction, the sum of the spacing values applies"}
{"instruction": "How do I procedure?", "response": "procedure"}
{"instruction": "How do I - nonclock input pins of sequential cells - three-state enable pins - output ports - incorrectly defined clock pins (for example, the clock pin does not have trigger edge information or does not have a timing arc to the output pin) - buffer or inverter input pins that are held constant by using the set_case_analysis command note?", "response": "- Nonclock input pins of sequential cells - Three-state enable pins - Output ports - Incorrectly defined clock pins (for example, the clock pin does not have trigger edge information or does not have a timing arc to the output pin) - Buffer or inverter input pins that are held constant by using the set_case_analysis command Note: The tool does not synthesize a clock tree if its source is held constant by using the set_case_analysis command"}
{"instruction": "How do I - on?", "response": "- on: Snaps routes and shields to tracks"}
{"instruction": "How do I note?", "response": "Note: The conversion rate for unweighted vias is reported as \u201cUn-optimized.\u201d - The total double via conversion rate for the block Note: The redundant via rate reported by the report_design command differs from the redundant via rate reported by Zroute during redundant via insertion or the check_routes command"}
{"instruction": "How do I 1.upf load_upf top_2.upf load_upf top_3.upf commit_upf save_upf top.upf fusion compiler\u2122 user guide v-2023.12-sp3 116 chapter 2?", "response": "1.upf load_upf top_2.upf load_upf top_3.upf commit_upf save_upf top.upf Fusion Compiler\u2122 User Guide V-2023.12-SP3 116 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback The resulting top.upf file contains the following information: ## Start - load_upf top_1.upf on Wed Oct 26 17:03:18 2016 \u2026 \u2026 ## End - load_upf ## Start - load_upf top_2.upf on Wed Oct 26 17:03:49 2016 \u2026 \u2026 ## End - load_upf ## Start - load_upf top_3.upf on Wed Oct 26 17:04:22 2016 \u2026 \u2026 ## End - load_upf Preparing the Power Network To learn about preparing the power network for physical implementation, see - Creating Logical Power and Ground Connections - Creating Floating Logical Supply Nets Creating Logical Power and Ground Connections After you read in the design, you must ensure that there are logical connections between the power and ground nets and the power, ground, and tie-off pins on the cells in your design"}
{"instruction": "How do I 2023.12-sp3 348 chapter 5?", "response": "2023.12-SP3 348 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback 2"}
{"instruction": "How do I 0.8600 saed32_lvt_std?", "response": "0.8600 saed32_lvt_std:OA21X1_LVT.frame 0.8610 Fusion Compiler\u2122 User Guide V-2023.12-SP3 168 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback Controlling the Optimization of Cells, Nets, Pins, and Ports The following topics describe how you can control the optimization of cells, nets, pins, and ports: - Resolving Multiple References With the Uniquify Process - Preserving Cells and Nets During Optimization - Restricting Optimization to Cell Sizing Only - Preserving Networks During Optimization - Marking the Clock Networks - Disabling Design Rule Checking (DRC) - Preserving Pin Names During Sizing - Preserving Ports of Existing Hierarchies - Isolating Input and Output Ports - Fixing Multiple-Port Nets - Controlling the Addition of New Cells to Modules, Hierarchical Cells, and Voltage Areas - Specifying a Cell Name Prefix for Optimization Resolving Multiple References With the Uniquify Process The uniquify command resolves multiple references, except those with the dont_touch attribute, throughout the hierarchy in the current design"}
{"instruction": "How do I 96.94% (1401030 / 1445268 vias) layer v01 = 41.89% (490617 / 1171301 vias) weight 10 = 9.64% (112869 vias) weight 5 = 32.25% (377689 vias) weight 1 = 0.01% (59 vias) un-optimized = 58.11% (680684 vias) fusion compiler\u2122 user guide v-2023.12-sp3 631 chapter 7?", "response": "96.94% (1401030 / 1445268 vias) Layer V01 = 41.89% (490617 / 1171301 vias) Weight 10 = 9.64% (112869 vias) Weight 5 = 32.25% (377689 vias) Weight 1 = 0.01% (59 vias) Un-optimized = 58.11% (680684 vias) Fusion Compiler\u2122 User Guide V-2023.12-SP3 631 Chapter 7: Chip Finishing and Design for Manufacturing Optimizing Wire Length and Via Count Feedback Layer V02 = 76.20% (1567822/ 2057614 vias) Weight 10 = 43.51% (895270 vias) Weight 5 = 28.62% (588805 vias) Weight 1 = 4.07% (83747 vias) Un-optimized = 23.80% (489792 vias) Layer V03 = 81.87% (687115 / 839297 vias) Weight 10 = 64.50% (541369 vias) Weight 5 = 10.75% (90224 vias) Weight 1 = 6.62% (55522 vias) Un-optimized = 18.13% (152182 vias) Layer V04 = 81.60% (226833 / 277977 vias) Weight 10 = 81.45% (226418 vias) Weight 1 = 0.15% (415 vias) Un-optimized = 18.40% (51144 vias) .."}
{"instruction": "How do I - provides capability to query group repeater path info - supports cross-session query operation - supports query operation before group repeater placement to query the group repeater during planning, you must be familiar with the following key information - cells of a repeater group - cutline of a repeater group - group virtual connection if a group has either driver group or path drivers, then it is categorized as group virtual connection?", "response": "- Provides capability to query group repeater path info - Supports cross-session query operation - Supports query operation before group repeater placement To query the group repeater during planning, you must be familiar with the following key information - Cells of a repeater group - Cutline of a repeater group - Group virtual connection If a group has either driver group or path drivers, then it is categorized as group virtual connection"}
{"instruction": "How do I - the net-specific minimum and maximum routing layer constraints set by the -min_routing_layer and -max_routing_layer options of the set_routing_rule command these constraints can cause blocked ports only if they are defined as hard constraints?", "response": "- The net-specific minimum and maximum routing layer constraints set by the -min_routing_layer and -max_routing_layer options of the set_routing_rule command These constraints can cause blocked ports only if they are defined as hard constraints"}
{"instruction": "How do I - macro_cell_abx2 + fixed ( 4350720 8160 ) e ; - macro_cell_cdy1 + fixed ( 4800 8160 ) w ; end components placement blockages the read_def command imports hard, soft, and partial placement blockages defined in the def file?", "response": "- macro_cell_abx2 + FIXED ( 4350720 8160 ) E ; - macro_cell_cdy1 + FIXED ( 4800 8160 ) W ; END COMPONENTS Placement Blockages The read_def command imports hard, soft, and partial placement blockages defined in the DEF file"}
{"instruction": "How do I 2023.12-sp3 353 chapter 5?", "response": "2023.12-SP3 353 Chapter 5: Clock Tree Synthesis Verifying the Clock Trees Feedback FF1_1-10/CLK"}
{"instruction": "How do I - the buf1 and buf2 cells from the lvt_lib library for the block named sub1 and its subblocks - the buf1 and buf2 cells from the hvt_lib library for the rest of the design reporting target library subsets to find out which target library subsets have been defined for a top block or hierarchical cell, use the report_target_library_subset command?", "response": "- The buf1 and buf2 cells from the LVT_lib library for the block named Sub1 and its subblocks - The buf1 and buf2 cells from the HVT_lib library for the rest of the design Reporting Target Library Subsets To find out which target library subsets have been defined for a top block or hierarchical cell, use the report_target_library_subset command"}
{"instruction": "How do I 2023.12-sp3 437 feedback 6 routing and postroute optimization this topic describes the routing capabilities of zroute, which is the router for the fusion compiler tool?", "response": "2023.12-SP3 437 Feedback 6 Routing and Postroute Optimization This topic describes the routing capabilities of Zroute, which is the router for the Fusion Compiler tool"}
{"instruction": "How do I - it inserts the filler cells immediately next to the standard cells; it does not consider the intercell spacing rules?", "response": "- It inserts the filler cells immediately next to the standard cells; it does not consider the intercell spacing rules"}
{"instruction": "How do I - to remove all routing rules, specify the -all option?", "response": "- To remove all routing rules, specify the -all option"}
{"instruction": "How do I 2023.12-sp3 392 chapter 5?", "response": "2023.12-SP3 392 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Performing Voltage Optimization The voltage level of a design is determined by the technology node (at device level) and the performance requirement"}
{"instruction": "How do I 2023.12-sp3 366 chapter 5?", "response": "2023.12-SP3 366 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback Figure 79 Faster Clock Tree to Specific Endpoints If a gate drives both skew group and non-skew group endpoints, the skew group endpoints might be delayed due to the balancing requirements of the non-skew group endpoints"}
{"instruction": "How do I 001) continuing without valid scan def?", "response": "001) Continuing without valid scan def"}
{"instruction": "How do I 2023.12-sp3 649 chapter 7?", "response": "2023.12-SP3 649 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Figure 130 Fixing a Maximum Vertical Edge Length Violation Maximum Stacking for Small Filler Cells Rule The maximum stacking for small filler cells rule restricts the stacking height of small filler cells"}
{"instruction": "How do I 2023.12-sp3 802 chapter 10?", "response": "2023.12-SP3 802 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 182 Orientation of Relative Placement Groups Col 0 Col 1 Col 2 Col 2 Col 1 Col 0 R0 MY U3 U1 U23 U24 U21 U22 U1 U3 U4 U5 U6 U7 U8 U9 U7 U8 U9 U4 U5 U6 U24 U22 U23 U21 Row 2 Row 2 Row 1 Row 1 Row 0 Row 0 Col 0 Col 1 Col 2 Col 2 Col 1 Col 0 R180 MX U3 U1 U23 U24 U21 U22 U1 U3 U4 U5 U6 U7 U8 U9 U7 U9 U4 U6 U24 U22 U23 U21 U5 U8 Row 0 Row 0 Row 1 Row 1 Row 2 Row 2 The orientation of relative placement groups is automatically set by the tool to minimize wire length"}
{"instruction": "How do I - off_cost <costvalue>?", "response": "- off_cost <costValue>: Snaps routes and shields to tracks when possible"}
{"instruction": "How do I - set the common routing application options for information about the common routing application options, see the route.common_options man page?", "response": "- Set the common routing application options For information about the common routing application options, see the route.common_options man page"}
{"instruction": "How do I 2023.12-sp3 1004 chapter 13?", "response": "2023.12-SP3 1004 Chapter 13: ECO Flow Swapping Variant Cell Feedback Table 73 Group Repeater Placement and Insertion Troubleshooting (Continued) Command Error Code Message Troubleshooting Tips place_group_repeat ers ECO-268 Error: The cells in collection (%s) are invalid since they are placed before"}
{"instruction": "How do I - to prioritize specific nets during eco placement by specifying net weights, 1?", "response": "- To prioritize specific nets during ECO placement by specifying net weights, 1"}
{"instruction": "How do I - -select_layers to restrict the layers on which to insert metal fill, use this option, as described in specifying the layers for metal fill insertion?", "response": "- -select_layers To restrict the layers on which to insert metal fill, use this option, as described in Specifying the Layers for Metal Fill Insertion"}
{"instruction": "How do I 2023.12-sp3 535 chapter 6?", "response": "2023.12-SP3 535 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback Early mode detail routing automatically creates a new DRC type called skipped regions that can detect dirty regions with pin overflow"}
{"instruction": "How do I - driven features, such as ir-driven placement or ir-driven concurrent clock and data optimization?", "response": "- driven features, such as IR-driven placement or IR-driven concurrent clock and data optimization"}
{"instruction": "How do I - for the first loop, the tool uses the ic validator data in the directory specified by the signoff.fix_drc.init_drc_error_db application option (or the signoff_drc_run_init directory if you do not use this option)?", "response": "- For the first loop, the tool uses the IC Validator data in the directory specified by the signoff.fix_drc.init_drc_error_db application option (or the signoff_drc_run_init directory if you do not use this option)"}
{"instruction": "How do I - bus_style, which is specified by the create_bus_routing_style command - differential_group, which is specified by the create_differential_group command - differential_pair, which is specified by the create_differential_group command - matched_wire, which is specified by the create_wire_matching command - net_priority, which is specified by the create_net_priority command - shielding, which is specified by the create_net_shielding command - wire_length_limit, which is specified by the create_length_limit command fusion compiler\u2122 user guide v-2023.12-sp3 763 chapter 9?", "response": "- bus_style, which is specified by the create_bus_routing_style command - differential_group, which is specified by the create_differential_group command - differential_pair, which is specified by the create_differential_group command - matched_wire, which is specified by the create_wire_matching command - net_priority, which is specified by the create_net_priority command - shielding, which is specified by the create_net_shielding command - wire_length_limit, which is specified by the create_length_limit command Fusion Compiler\u2122 User Guide V-2023.12-SP3 763 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback The following example shows the default output of the report_constraint_groups command: fc_shell> report_constraint_groups **************************************** Report : report_constraint_groups Design : top_new Version: Date : **************************************** ------------------------------------------------------------------------ Name Type Objects ------------------------------------------------------------------------ NDR_bus bus_style bus1 NDR_diff differential_pair clk0 clk1 shield_diff shielding clk0 clk1 matchL_con matched_wire match1 To remove the created constraint groups, use the remove_constraint_groups command and specify the constraint groups to remove"}
{"instruction": "How do I note the following limitations?", "response": "Note the following limitations: - DesignWare operators are not mitigated"}
{"instruction": "How do I - removes maximum transition and maximum capacitance constraints if they are too tight?", "response": "- Removes maximum transition and maximum capacitance constraints if they are too tight"}
{"instruction": "How do I - the naming convention used to identify the inserted filler cell instances by default, the command uses the following naming convention for inserted filler cells?", "response": "- The naming convention used to identify the inserted filler cell instances By default, the command uses the following naming convention for inserted filler cells: xofiller!filler_library_cell_name!number To identify the filler cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I - gating cells in the design?", "response": "- gating cells in the design"}
{"instruction": "How do I 0.5 ns?", "response": "0.5 ns"}
{"instruction": "How do I 2023.12-sp3 120 chapter 2?", "response": "2023.12-SP3 120 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback To ensure that no shorts occur at the boundaries of the voltage areas, you can define guard bands for the voltage areas, which act as hard keepout margins surrounding the voltage areas"}
{"instruction": "How do I 2023.12-sp3 911 chapter 12?", "response": "2023.12-SP3 911 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback The MPR interactive mouse tool, which is shown in Figure 209, provides the following features: - Zoom in and out to review the traces - Provide two operation modes: the Add mode to trace multiple paths in the map, and the Replace mode to trace one path at a time in the map - Use the standard query tool to show tracing information - Select a region to trace multiple cells at a time - Document the interactive actions by scripts Figure 208 Invoking the MPR Mouse Tool Fusion Compiler\u2122 User Guide V-2023.12-SP3 912 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback Figure 209 Tracing the Path With the Least Resistance Click to hide all objects from showing in the map Then select Cell Fusion Compiler\u2122 User Guide V-2023.12-SP3 913 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Effective Resistance Analysis Feedback Performing Effective Resistance Analysis Note: Effective resistance analysis is supported in both RedHawk Fusion and RedHawk-SC Fusion analysis flows"}
{"instruction": "How do I 2023.12-sp3 962 chapter 13?", "response": "2023.12-SP3 962 Chapter 13: ECO Flow Adding Buffers on Nets Feedback spare cell is available within a distance of five times the unit site height before sizing the cell"}
{"instruction": "How do I - the naming convention used to identify the inserted filler cell instances by default, the command uses the following naming convention for inserted filler cells?", "response": "- The naming convention used to identify the inserted filler cell instances By default, the command uses the following naming convention for inserted filler cells: xofiller!filler_library_cell_name!number To identify the filler cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I - does not perform shielding on wires that are less than four pitches long to specify the minimum wire length in microns on which to perform shielding for each layer, set the route.common.min_shield_length_by_layer_name application option?", "response": "- Does not perform shielding on wires that are less than four pitches long To specify the minimum wire length in microns on which to perform shielding for each layer, set the route.common.min_shield_length_by_layer_name application option"}
{"instruction": "How do I - to remove a specific label and all rules associated with that label, use the -label option to specify the label?", "response": "- To remove a specific label and all rules associated with that label, use the -label option to specify the label"}
{"instruction": "How do I - performs five iterations of detail routing after drc fixing to fix any drc violations introduced during drc fixing - saves the modified block in a design view named block_adr_# to change the default behavior, use the following options?", "response": "- Performs five iterations of detail routing after DRC fixing to fix any DRC violations introduced during DRC fixing - Saves the modified block in a design view named block_ADR_# To change the default behavior, use the following options: - signoff.fix_drc.max_errors_per_rule This application option specifies the error threshold for ignoring a design rule"}
{"instruction": "How do I - to change the constraint strength for a single net-specific layer constraint, use the -min_layer_mode and -max_layer_mode options when you define the constraint with the set_routing_rule command?", "response": "- To change the constraint strength for a single net-specific layer constraint, use the -min_layer_mode and -max_layer_mode options when you define the constraint with the set_routing_rule command"}
{"instruction": "How do I 2023.12-sp3 186 chapter 2?", "response": "2023.12-SP3 186 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback Table 16 Options for Manually Controlling the Name Mapping (Continued) To do this Use this option of the saif_map command Add a name mapping to the existing mapping in the database -add_name Apply the name mapping specified with the -set_name or -add_name option to the logically inverted object -inverted, with -set_name or -add_name Change an object name using a name rule, when reading in the SAIF file -change_name Report all manual name-mapping settings specified -report Remove the name mapping settings for specific objects -remove_name Reset the name-mapping settings by clearing all manually created name mappings and name rules -reset Retrieve name-mapping settings from the database -get_saif_names, -get_object_names Scaling the Switching Activity If the clock frequency used in the SAIF file is different from the clock frequency used in the Fusion Compiler tool, you can scale the switching activity by performing the following steps: 1"}
{"instruction": "How do I - do not use the cells from this library anywhere else in the design?", "response": "- Do not use the cells from this library anywhere else in the design"}
{"instruction": "How do I - -new_cell_names?", "response": "- -new_cell_names: Specifies the names of the new cells to be added"}
{"instruction": "How do I - mapping sequential elements exactly as described in rtl - mapping of scan cells - mapping of synchronous reset or preset registers - specifying synchronous input types for library cell pins - controlling sequential output inversion - preventing connections to register qn pins - mapping of synchronous enable logic to a mux - identification of shift registers mapping sequential elements exactly as described in rtl to specify that the tool maps sequential elements exactly as described in the rtl, set the compile.seqmap.exact_map application option to true?", "response": "- Mapping Sequential Elements Exactly as Described in RTL - Mapping of Scan Cells - Mapping of Synchronous Reset or Preset Registers - Specifying Synchronous Input Types for Library Cell Pins - Controlling Sequential Output Inversion - Preventing Connections to Register QN Pins - Mapping of Synchronous Enable Logic to a MUX - Identification of Shift Registers Mapping Sequential Elements Exactly as Described in RTL To specify that the tool maps sequential elements exactly as described in the RTL, set the compile.seqmap.exact_map application option to true"}
{"instruction": "How do I 4100) unloaded register removal information?", "response": "4100) Unloaded register removal Information: The register 'a/c_reg{ {/user/test/design.v:193} }' is removed because it is unloaded"}
{"instruction": "How do I note?", "response": "Note: Zroute stops before completing the maximum number of iterations if it determines that all violations have been fixed or that it cannot fix the remaining violations"}
{"instruction": "How do I 2023.12-sp3 43 chapter 1?", "response": "2023.12-SP3 43 Chapter 1: Working With the Fusion Compiler Tool Working With the 3DIC Compiler User Interfaces Feedback Table 1 Mask Constraint Values (Continued) Attribute value Description mask_one This constraint means that the shape has the mask1 color"}
{"instruction": "How do I 2023.12-sp3 872 chapter 12?", "response": "2023.12-SP3 872 Chapter 12: RedHawk and RedHawk-SC Fusion An Overview for RedHawk Fusion and RedHawk-SC Fusion Feedback Figure 199 RedHawk Fusion and RedHawk-SC Fusion Data Flow RedHawk/RedHawk-SC Fusion Analysis Flow When you have specified the necessary input and design data, you can perform voltage drop and PG electromigration analyses on the design"}
{"instruction": "How do I 2023.12-sp3 693 chapter 8?", "response": "2023.12-SP3 693 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback To exclude all density or connectivity rules from design rule checking, set thesignoff.check_drc_live.exclude_command_class application option"}
{"instruction": "How do I 2023.12-sp3 83 chapter 2?", "response": "2023.12-SP3 83 Chapter 2: Preparing the Design Analyzing Libraries Feedback Figure 8 Library Analysis Flow For more information about the different types of library analysis flows, see the following topics: - Introduction to Redundancies, Outliers, Equivalences, and Gaps in Library Cell Families - Identifying Redundancies, Outliers, Equivalences, and Gaps in Library Cell Families - Comparing Libraries Introduction to Redundancies, Outliers, Equivalences, and Gaps in Library Cell Families When a family of cells with the same function is ordered in terms of increasing drive strength, specific cell property values should be monotonically increasing or decreasing"}
{"instruction": "How do I 032) warning?", "response": "032) Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001).."}
{"instruction": "How do I - labels, which are the outputs you are trying to predict - features, which are the inputs that affect the outputs - model, which is the relationship between the features (inputs) and the labels (outputs) - training, which is the process of learning the relationship between the features (inputs) and the labels (outputs), based on the data collected to perform global-route-based optimization using machine learning (ml) data derived from the postroute stage, 1?", "response": "- Labels, which are the outputs you are trying to predict - Features, which are the inputs that affect the outputs - Model, which is the relationship between the features (inputs) and the labels (outputs) - Training, which is the process of learning the relationship between the features (inputs) and the labels (outputs), based on the data collected To perform global-route-based optimization using machine learning (ML) data derived from the postroute stage, 1"}
{"instruction": "How do I 2023.12-sp3 896 chapter 12?", "response": "2023.12-SP3 896 Chapter 12: RedHawk and RedHawk-SC Fusion Running Rail Analysis with Multiple Rail Scenarios Feedback - You can create rail scenarios and associate them with a design scenario in the current design"}
{"instruction": "How do I note?", "response": "Note: You can use the set_clock_routing_rules command only before clock tree synthesis"}
{"instruction": "How do I - to move a voltage area shape directly below another shape, use the -below option?", "response": "- To move a voltage area shape directly below another shape, use the -below option"}
{"instruction": "How do I - all cells, pins, and nets in timing paths from input ports to registers or output ports - all cells, pins, and nets in timing paths to output ports from registers or input ports - any logic in the connection from a master clock to generated clocks - the clock trees that drive interface registers, including any logic in the clock tree - the longest and shortest clock paths from the clock ports - all pins with timing constraints that are part of the interface logic in addition to the interface logic, an abstract view contains the following information associated with the interface logic?", "response": "- All cells, pins, and nets in timing paths from input ports to registers or output ports - All cells, pins, and nets in timing paths to output ports from registers or input ports - Any logic in the connection from a master clock to generated clocks - The clock trees that drive interface registers, including any logic in the clock tree - The longest and shortest clock paths from the clock ports - All pins with timing constraints that are part of the interface logic In addition to the interface logic, an abstract view contains the following information associated with the interface logic: - Placement information - Timing constraints - Clock tree exceptions - Parasitic information - Transition and case values of dangling pins - Power management cells and UPF constraints - Nondefault routing rule association and minimum and maximum layer constraints, if any, for the nets that are retained in the abstract view Fusion Compiler\u2122 User Guide V-2023.12-SP3 832 Chapter 11: Hierarchical Implementation Creating Abstract Views Feedback Creating Abstract Views In the Fusion Compiler tool, you can create an abstract view for a block at various stages of the design flow, such as, after synthesis, placement, optimization, clock tree synthesis, routing, and so on"}
{"instruction": "How do I 2023.12-sp3 295 chapter 4?", "response": "2023.12-SP3 295 Chapter 4: Clock Gating Setting Up Clock Gating Feedback The following example sets and then removes the inclusion and exclusion criteria specified by the -include, -exclude, and -clear options: fc_shell> set_clock_gating_objects -include ADDER/out1_reg[*] \\ -exclude ADDER/out2_reg[*] fc_shell> set_clock_gating_objects \\ -clear {ADDER/out1_reg[*] ADDER/out2_reg[*]} Clock-Gating Enable Source Selection By default, the tool extracts the clock-gating enable condition from one of these sources: - Signals connected directly to the synchronous enable pin of the sequential element, as shown in Figure 48 Figure 48 Directly Connected Enable Signal - The enable condition on the feedback loops of the input and output data pins of the sequential element, as shown in Figure 49 Figure 49 Enable Signal in a Feedback Loop When using clock gating, you can specify the signal source of the enable logic"}
{"instruction": "How do I - check_design -checks block_ready_for_top run this command after block synthesis to check whether the synthesized block is ready for the top-level synthesis?", "response": "- check_design -checks block_ready_for_top Run this command after block synthesis to check whether the synthesized block is ready for the top-level synthesis"}
{"instruction": "How do I - when the design is single-rail buffer only, use the -va_aware option fc_shell> add_group_repeaters -lib_cell <lib_cell> -va_aware - when the design is single-rail buffer based on voltage area, use the -voltage_area_specific_lib_cell option fusion compiler\u2122 user guide v-2023.12-sp3 983 chapter 13?", "response": "- When the design is single-rail buffer only, use the -va_aware option fc_shell> add_group_repeaters -lib_cell <lib_cell> -va_aware - When the design is single-rail buffer based on voltage area, use the -voltage_area_specific_lib_cell option Fusion Compiler\u2122 User Guide V-2023.12-SP3 983 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback fc_shell> add_group_repeaters -lib_cell <default_lib_cell> \\ -voltage_area_specific_lb_cell {{VA1 libcell1}} {{VA2 libcell2}} - When the design is single- and dual-rail buffers, use the -select_mv_buffer option fc_shell> add_group_repeaters -lib_cell <default_lib_cell> \\ -select_mv_buffer {{VA1 SingleRail1 DualRail1}} \\ {{VA1 SingleRail2 DualRail2}} Voltage area aware group repeaters help resolve multivoltage violations by choosing the library cell based on voltage area and repeater location"}
{"instruction": "How do I 2.4 2.4} -types {stripe stripe} \\ -grids {{20 1200 100} {60 980 150}}-boundary {{0 0} {1200 980}} the following example creates a two-dimensional spine structure that has spines on the vertical layer m8 with a width of 3.6 units and of type user_route and stripes on the horizontal layer m7 with a width of 2.4 units and of type stripe?", "response": "2.4 2.4} -types {stripe stripe} \\ -grids {{20 1200 100} {60 980 150}}-boundary {{0 0} {1200 980}} The following example creates a two-dimensional spine structure that has spines on the vertical layer M8 with a width of 3.6 units and of type user_route and stripes on the horizontal layer M7 with a width of 2.4 units and of type stripe"}
{"instruction": "How do I 2023.12-sp3 446 chapter 6?", "response": "2023.12-SP3 446 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback ladders reduce the via resistance, which can improve performance and electromigration robustness"}
{"instruction": "How do I 947324.93 phase3?", "response": "947324.93 phase3"}
{"instruction": "How do I 2023.12-sp3 529 chapter 6?", "response": "2023.12-SP3 529 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback 3"}
{"instruction": "How do I - you can also use the if_not_exists keyword with the -policy option to set a policy on the current design only if the design does not already have a policy set?", "response": "- You can also use the if_not_exists keyword with the -policy option to set a policy on the current design only if the design does not already have a policy set"}
{"instruction": "How do I 2023.12-sp3 773 chapter 9?", "response": "2023.12-SP3 773 Chapter 9: Routing Using Custom Router Shielding the Nets Feedback -layer_widths {M5 0.4 M6 0.44} -force bus1 fc_shell> create_net_shielding -for {Bus1} -shield_net VSS \\ -layer_gaps 0.21 -layer_widths 0.2 -sharing true -force sh1 fc_shell> set_app_options -name custom.route.bus_corner_type \\ -value river fc_shell> set_app_options \\ -name custom.route.bus_intra_shield_placement -value interleave fc_shell> route_custom -nets {net0 net1} The following example creates a constraint group and then performs routing on the nets with the same length"}
{"instruction": "How do I 2023.12-sp3 408 chapter 5?", "response": "2023.12-SP3 408 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback fc_shell> set_app_options \\ -name compile_flow.flow.enable_multisource_clock_trees -value true fc_shell> compile_fusion -from initial_place 11"}
{"instruction": "How do I 2023.12-sp3 91 chapter 2?", "response": "2023.12-SP3 91 Chapter 2: Preparing the Design Analyzing Libraries Feedback By default, the tool excludes physical-only cells during library analysis"}
{"instruction": "How do I 21281278.0 longest m1 wire length?", "response": "21281278.0 Longest M1 wire length: 1541.7 Longest M2 wire length: 926.0 .."}
{"instruction": "How do I - the tool removes all remaining clock gates that do not meet the maximum number of levels?", "response": "- The tool removes all remaining clock gates that do not meet the maximum number of levels"}
{"instruction": "How do I - -clock clock_list - -stage clock_gate_stage - -fanout_latency fanout_list the fanout_list is a list of tuples specifying a fanout range and a delay decrement?", "response": "- -clock clock_list - -stage clock_gate_stage - -fanout_latency fanout_list The fanout_list is a list of tuples specifying a fanout range and a delay decrement"}
{"instruction": "How do I 2023.12-sp3 961 chapter 13?", "response": "2023.12-SP3 961 Chapter 13: ECO Flow Making ECO Changes Using Netlist Editing Commands Feedback To make the ECO changes to the working design, source the change file that the eco_netlist command generates, as shown in the following example: fc_shell> eco_netlist -by_verilog_file eco.v \\ -compare_physical_only_cells -write_changes eco_changes.tcl fc_shell> source eco_changes.tcl Making ECO Changes Using Netlist Editing Commands If the ECO changes are minimal, you can update the design by using netlist editing commands given"}
{"instruction": "How do I - the middle category consists of the next five percent of the cells?", "response": "- The middle category consists of the next five percent of the cells"}
{"instruction": "How do I - specify the lsf configuration as described in running ic validator using a job scheduler, but use the -add_hosts option in addition to the other command options?", "response": "- Specify the LSF configuration as described in Running IC Validator Using a Job Scheduler, but use the -add_hosts option in addition to the other command options"}
{"instruction": "How do I 2023.12-sp3 419 chapter 5?", "response": "2023.12-SP3 419 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback To specify a topology for connecting the clock drivers and sinks to the clock straps, use the -topology option as follows: - To create a fishbone routing topology, the default topology, use the -topology fishbone option"}
{"instruction": "How do I - use automatic routing (the route_auto command)?", "response": "- Use automatic routing (the route_auto command)"}
{"instruction": "How do I 0) grcs = 0 (0.00%) phase3?", "response": "0) GRCs = 0 (0.00%) phase3"}
{"instruction": "How do I 2023.12-sp3 741 chapter 8?", "response": "2023.12-SP3 741 Chapter 8: IC Validator In-Design Automatically Fixing Isolated Vias Feedback Automatically Fixing Isolated Vias An isolated via is a via that does not have neighboring vias close enough to meet the requirements of the technology"}
{"instruction": "How do I - -hierarchical?", "response": "- -hierarchical: Traverses the hierarchy and reports the check, policy, strategy, and fail count for each design in the hierarchy"}
{"instruction": "How do I note?", "response": "Note: When the tool switches power cells (swapping), it can only swap cells with the same footprint but with different threshold voltages"}
{"instruction": "How do I 2023.12-sp3 997 chapter 13?", "response": "2023.12-SP3 997 Chapter 13: ECO Flow Swapping Variant Cell Feedback Figure 226 Variant Mapping and Flipped Mapping id For variant siteId, you can get the cycle and offset from site rows first, then use the cell placed location to do the calculation"}
{"instruction": "How do I - uses the following naming convention for the inserted mim capacitor cells?", "response": "- Uses the following naming convention for the inserted MiM capacitor cells: mimcap!library_cell_name!number To identify the MiM capacitor cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I 2023.12-sp3 1005 chapter 13?", "response": "2023.12-SP3 1005 Chapter 13: ECO Flow Fixing Multivoltage Violations Feedback Table 73 Group Repeater Placement and Insertion Troubleshooting (Continued) Command Error Code Message Troubleshooting Tips ECO-274 Warning: You are deleting cell %s with eco_repeater_group_id %d"}
{"instruction": "How do I 2023.12-sp3 481 chapter 6?", "response": "2023.12-SP3 481 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback routing guides, and routing blockages along the boundary edges, as described in the following topics: - Inserting Metal Shapes in the Preferred Direction - Inserting Routing Guides Along the Nonpreferred-Direction Edges - Inserting Routing Blockages Along the Boundary Edges - Removing Perimeter Constraint Objects If you change the block boundary after creating the constraint objects, you must regenerate the objects"}
{"instruction": "How do I - to remove specific routing guides, specify the routing rules, either as a list or collection, such as that returned by the get_routing_guides command?", "response": "- To remove specific routing guides, specify the routing rules, either as a list or collection, such as that returned by the get_routing_guides command"}
{"instruction": "How do I - the filler cells that cannot abut the target filler cells these filler cells are called illegal cells?", "response": "- The filler cells that cannot abut the target filler cells These filler cells are called illegal cells"}
{"instruction": "How do I - all common enable signals are identified and used for multilevel clock-gate expansion?", "response": "- All common enable signals are identified and used for multilevel clock-gate expansion"}
{"instruction": "How do I 2023.12-sp3 478 chapter 6?", "response": "2023.12-SP3 478 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback For example, to encourage river routing on the M2 layer within the rectangle with its lower- left corner at (0, 0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_guide -boundary {{0.0 0.0} {100.0 100.0}} \\ -river_routing -layers {M2} Querying Routing Guides To find routing guides, use the get_routing_guides command"}
{"instruction": "How do I - defining minimum wire width rules - defining minimum wire spacing rules - defining minimum via spacing rules - specifying nondefault vias - specifying mask constraints - defining shielding rules - reporting nondefault routing rule definitions - removing nondefault routing rules - modifying nondefault routing rules you can create a single routing rule that serves multiple purposes?", "response": "- Defining Minimum Wire Width Rules - Defining Minimum Wire Spacing Rules - Defining Minimum Via Spacing Rules - Specifying Nondefault Vias - Specifying Mask Constraints - Defining Shielding Rules - Reporting Nondefault Routing Rule Definitions - Removing Nondefault Routing Rules - Modifying Nondefault Routing Rules You can create a single routing rule that serves multiple purposes"}
{"instruction": "How do I - does not check or correct antenna rules for power and ground nets to check and correct antenna rules for power and ground nets, set the route.detail.check_antenna_on_pg application option to true?", "response": "- Does not check or correct antenna rules for power and ground nets To check and correct antenna rules for power and ground nets, set the route.detail.check_antenna_on_pg application option to true"}
{"instruction": "How do I - the filler cells considered for the check and their replacements the filler cells considered for the check are called target cells?", "response": "- The filler cells considered for the check and their replacements The filler cells considered for the check are called target cells"}
{"instruction": "How do I - to stop after global routing, set the -stop_after_global_route option to true?", "response": "- To stop after global routing, set the -stop_after_global_route option to true"}
{"instruction": "How do I - overlapping of spare cells and pg nets - splitting of multiple-height and merging of single-height spare cells - compatibility of the different types of spare cells to do so, use the set_programmable_spare_cell_mapping_rule command before you run the place_freeze_silicon command?", "response": "- Overlapping of spare cells and PG nets - Splitting of multiple-height and merging of single-height spare cells - Compatibility of the different types of spare cells To do so, use the set_programmable_spare_cell_mapping_rule command before you run the place_freeze_silicon command"}
{"instruction": "How do I - enable condition if the register bank\u2019s synchronous load-enable signal is a constant logic 1, reducible to logic 1, or logic 0, the condition is false and the circuit is not gated?", "response": "- Enable condition If the register bank\u2019s synchronous load-enable signal is a constant logic 1, reducible to logic 1, or logic 0, the condition is false and the circuit is not gated"}
{"instruction": "How do I - to report the clock tree design rule constraints, target skew, and target latency, use -type configurations?", "response": "- To report the clock tree design rule constraints, target skew, and target latency, use -type configurations"}
{"instruction": "How do I - ignores dont_touch and dont_touch_network attribute settings on clock nets?", "response": "- Ignores dont_touch and dont_touch_network attribute settings on clock nets"}
{"instruction": "How do I - does not generate heat maps to generate heat maps to enable viewing of the metal density information in the gui, set the signoff.report_metal_density.create_heat_maps application option to true?", "response": "- Does not generate heat maps To generate heat maps to enable viewing of the metal density information in the GUI, set the signoff.report_metal_density.create_heat_maps application option to true"}
{"instruction": "How do I 2.0 - to specify the minimum width values for each layer, use the following syntax?", "response": "2.0 - To specify the minimum width values for each layer, use the following syntax: create_routing_rule rule_name [-default_reference_rule | -reference_rule_name ref_rule] -widths {layer1 width1 layer2 width2 \u2026 layern widthn} Specify the routing layers by using the layer names from the technology file"}
{"instruction": "How do I - achieve better correlation between the results of rtl synthesis and design implementation - identify and fix design issues early in the design cycle - generate a better starting point for place and route, eliminating costly iterations during automatic floorplanning , the compile_fusion command performs the following tasks?", "response": "- Achieve better correlation between the results of RTL synthesis and design implementation - Identify and fix design issues early in the design cycle - Generate a better starting point for place and route, eliminating costly iterations During automatic floorplanning , the compile_fusion command performs the following tasks: - Creates the die, rows, and tracks - Shapes and places voltage areas - Places macros - Places pins and I/Os By default, the top-level floorplan is created with a core utilization of 0.7"}
{"instruction": "How do I - if at least one of the clock gates is a tool-inserted clock gate, the base name is clock_gate_ml?", "response": "- If at least one of the clock gates is a tool-inserted clock gate, the base name is clock_gate_ml"}
{"instruction": "How do I 2023.12-sp3 860 chapter 11?", "response": "2023.12-SP3 860 Chapter 11: Hierarchical Implementation Transparent Hierarchy Optimization Feedback Figure 197 Transparent Hierarchy Optimization Flow THO Flow open_block -ref_libs_for_edit (Blocks linked with design view) Enable THO settings compile_fusion -from final_place route_opt OR hyper_route_opt T H O The following example flow shows the usage of THO in the overall implementation flow"}
{"instruction": "How do I - remove_shapes - remove_vias fusion compiler\u2122 user guide v-2023.12-sp3 459 chapter 6?", "response": "- remove_shapes - remove_vias Fusion Compiler\u2122 User Guide V-2023.12-SP3 459 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback - remove_objects - set_attribute - set_via_def - add_to_edit_group If an object belongs to a via ladder, these commands issue a warning message and do not process the object"}
{"instruction": "How do I 2023.12-sp3 255 chapter 3?", "response": "2023.12-SP3 255 Chapter 3: Physical Synthesis Running Concurrent Clock and Data Optimization Feedback Controlling Concurrent Clock and Data Optimization By default, the tool performs concurrent clock and data optimization during the compile_fusion command"}
{"instruction": "How do I 2023.12-sp3 364 chapter 5?", "response": "2023.12-SP3 364 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback By default, the tool creates the skew group for the current mode"}
{"instruction": "How do I - macro custom router completes the pin connections for all pins in the block, except for macro pins?", "response": "- macro Custom Router completes the pin connections for all pins in the block, except for macro pins"}
{"instruction": "How do I 2023.12-sp3 352 chapter 5?", "response": "2023.12-SP3 352 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback With this capability, the tool detects and fixes the following types of balancing conflicts: - Internal sink pins of modules that have a combinational clock path If a module contains both internal sink pins and combinational clock paths, it is impossible to balance the internal sink pins"}
{"instruction": "How do I - to change the default constraint strength for all net-specific layer constraints, set the route.common.net_min_layer_mode and route.common.net_max_layer_mode application options?", "response": "- To change the default constraint strength for all net-specific layer constraints, set the route.common.net_min_layer_mode and route.common.net_max_layer_mode application options"}
{"instruction": "How do I - to specify a name for the routing guide, use the -name option?", "response": "- To specify a name for the routing guide, use the -name option"}
{"instruction": "How do I 2023.12-sp3 542 chapter 6?", "response": "2023.12-SP3 542 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback \u25aa -coaxial_below_user_spacing This option specifies the spacing in microns between shielding segments for coaxial shielding below the shielded net segment layer (-coaxial_below true)"}
{"instruction": "How do I - checks antenna rules and corrects violations for all clock and signal nets to disable fixing of antenna violations on specific nets, set the route.detail.skip_antenna_fixing_for_nets application option?", "response": "- Checks antenna rules and corrects violations for all clock and signal nets To disable fixing of antenna violations on specific nets, set the route.detail.skip_antenna_fixing_for_nets application option"}
{"instruction": "How do I - the cut layers that connect the specified metal layers - the cut names - the minimum required length for each metal layer note?", "response": "- The cut layers that connect the specified metal layers - The cut names - The minimum required length for each metal layer Note: You must open the block before running the generate_via_ladder_template command to ensure that the command has access to the technology data for the block"}
{"instruction": "How do I - inserts mim capacitors for the entire block to restrict the insertion to a specific region, use the -boundary option to specify the rectangular or rectilinear region?", "response": "- Inserts MiM capacitors for the entire block To restrict the insertion to a specific region, use the -boundary option to specify the rectangular or rectilinear region"}
{"instruction": "How do I - stream placement by setting the place.legalize.stream_place application option to true?", "response": "- Stream placement by setting the place.legalize.stream_place application option to true"}
{"instruction": "How do I 2023.12-sp3 859 chapter 11?", "response": "2023.12-SP3 859 Chapter 11: Hierarchical Implementation Performing Top-Level Closure With ETMs Feedback Performing Top-Level Closure With ETMs Before you can use the ETMs at the top level, you must perform the following tasks: - Apply the top-level-only timing constraints and settings"}
{"instruction": "How do I - specifying redhawk and redhawk-sc working directories specifying redhawk and redhawk-sc working directories during rail analysis, redhawk/redhawk-sc fusion creates a working directory to store the generated files, including analysis logs, scripts, and various output data?", "response": "- Specifying RedHawk and RedHawk-SC Working Directories Specifying RedHawk and RedHawk-SC Working Directories During rail analysis, RedHawk/RedHawk-SC Fusion creates a working directory to store the generated files, including analysis logs, scripts, and various output data"}
{"instruction": "How do I 2023.12-sp3 590 chapter 7?", "response": "2023.12-SP3 590 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback Inserting Tap Meshes A tap mesh is a two-dimensional array of tap cells with a tap cell in each mesh window"}
{"instruction": "How do I 1008) ..?", "response": "1008) .."}
{"instruction": "How do I - to remove specific routing rules, specify the routing rules?", "response": "- To remove specific routing rules, specify the routing rules"}
{"instruction": "How do I 2023.12-sp3 450 chapter 6?", "response": "2023.12-SP3 450 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback <Layer name=\"M4\" row_number=\"1\"/> </Template> <Pin name=\"*/BCELLD5A11*/Z\"> <Template name=\"template_1_3231\"/> </Pin> </EmRule> To generate the script files to define the via ladder rules and constraints, use the following command: fc_shell> generate_via_ladder_template -config_file vl_config Example 17 shows the template script file generated by this command"}
{"instruction": "How do I note?", "response": "Note: If a routing guide overlaps with a routing corridor and its attributes conflict with the routing corridor, the routing corridor takes precedence"}
{"instruction": "How do I note?", "response": "Note: The signoff_report_metal_density command generates the heat maps only when the signoff.report_metal_density.create_heat_maps application option is set to true"}
{"instruction": "How do I 2023.12-sp3 105 chapter 2?", "response": "2023.12-SP3 105 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback are defined in the DEF file"}
{"instruction": "How do I * b + c + d = z expression?", "response": "* b + c + d = z expression"}
{"instruction": "How do I - #outputs reference number of instances single-bit equivalent --------------------------------------------------------------------- 2 combo_mbit_lib_cell1 257 514 4 combo_mbit_lib_cell2 57 228 --------------------------------------------------------------------- to check the compatible single-bit equivalent cell of combinational multibit library cells, use the -combinational option with the check_multibit_library command, as shown in the following example?", "response": "- #Outputs Reference Number of instances Single-bit Equivalent --------------------------------------------------------------------- 2 combo_mbit_lib_cell1 257 514 4 combo_mbit_lib_cell2 57 228 --------------------------------------------------------------------- To check the compatible single-bit equivalent cell of combinational multibit library cells, use the -combinational option with the check_multibit_library command, as shown in the following example: fc_shell> check_multibit_library -combinational ------------------------------------------------------------------------ Combinational Compatibility Equivalent Singlebit Multibit LibCell LibCell ------------------------------------------------------------------------ combo_mbit_lib_cell1 Compatible combo_sbit_lib_cell1 Don't use Mismatch combo_sbit_lib_cell2 Fusion Compiler\u2122 User Guide V-2023.12-SP3 254 Chapter 3: Physical Synthesis Running Concurrent Clock and Data Optimization Feedback combo_mbit_lib_cell2 PVT mismatch combo_sbit_lib_cell3 ------------------------------------------------------------------------ Running Concurrent Clock and Data Optimization Changing clock latencies can balance the slack in successive timing path stages to optimize clock and data paths"}
{"instruction": "How do I 2023.12-sp3 215 chapter 3?", "response": "2023.12-SP3 215 Chapter 3: Physical Synthesis Performing Unified Physical Synthesis Feedback Table 19 Prechecks Performed During the Compile Flow (Continued) Code Message Default compile prechecks compile_fusion -check_only OPT-1006 Library analysis failure - cannot find buffers and inverters"}
{"instruction": "How do I 1.db abcd2.db} when you perform library analysis, you can specify the libset name, instead of specifying a list of libraries?", "response": "1.db abcd2.db} When you perform library analysis, you can specify the libset name, instead of specifying a list of libraries"}
{"instruction": "How do I - for multivoltage designs with always-on buffering requirements, the list contains always-on cells - the library cells in the reference list do not have a dont_touch attribute if library cells have the dont_touch attribute set on them, they are not used by clock tree synthesis even if you specify them as clock tree references?", "response": "- For multivoltage designs with always-on buffering requirements, the list contains always-on cells - The library cells in the reference list do not have a dont_touch attribute If library cells have the dont_touch attribute set on them, they are not used by clock tree synthesis even if you specify them as clock tree references"}
{"instruction": "How do I - debanks multibit combinational cells as needed to improve qor?", "response": "- Debanks multibit combinational cells as needed to improve QoR"}
{"instruction": "How do I - there is no existing cut metal shape in the location?", "response": "- There is no existing cut metal shape in the location"}
{"instruction": "How do I 5.0 specifies the delta temperature used for rms limit lookup?", "response": "5.0 Specifies the delta temperature used for RMS limit lookup"}
{"instruction": "How do I 4.81004e-06 fi6/vss 4.80959e-06 fi3/vss 4.79702e-06 fi4/vss 4.79684e-06 fi1/vss 4.79594e-06 ..?", "response": "4.81004e-06 FI6/vss 4.80959e-06 FI3/vss 4.79702e-06 FI4/vss 4.79684e-06 FI1/vss 4.79594e-06 .."}
{"instruction": "How do I - c20_group ( 201970 40040 ) ( 237914 75984 ) + type fence ; end regions groups 1 ; - c20_group cell_abc1 cell_sm1 cell_sm2 fusion compiler\u2122 user guide v-2023.12-sp3 109 chapter 2?", "response": "- c20_group ( 201970 40040 ) ( 237914 75984 ) + TYPE FENCE ; END REGIONS GROUPS 1 ; - c20_group cell_abc1 cell_sm1 cell_sm2 Fusion Compiler\u2122 User Guide V-2023.12-SP3 109 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback + SOFT + REGION c20_group ; END GROUPS Routing Blockages Routing blockages are extracted similar to the way that placement blockages are extracted"}
{"instruction": "How do I - the boolean function specified with the -on_state option, which is ms_ctrl && ! ms_sel, and the switching activity (static probability) of the nets connected to the corresponding control ports, which are nets named ctrl1 and ctrl2?", "response": "- The Boolean function specified with the -on_state option, which is ms_ctrl && ! ms_sel, and the switching activity (static probability) of the nets connected to the corresponding control ports, which are nets named ctrl1 and ctrl2"}
{"instruction": "How do I 2023.12-sp3 468 chapter 6?", "response": "2023.12-SP3 468 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Routing Constraints Routing constraints provide guidance during routing"}
{"instruction": "How do I 2023.12-sp3 591 chapter 7?", "response": "2023.12-SP3 591 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback Inserting Dense Tap Arrays A dense tap array is a tap cell array whose tap distance is smaller than the tap distance used by the create_tap_cells command"}
{"instruction": "How do I - mixed to use sparse mode for some layers and dense mode for other layers, you must set the appropriate parameters in a parameter file, as described in using an ic validator parameter file?", "response": "- Mixed To use sparse mode for some layers and dense mode for other layers, you must set the appropriate parameters in a parameter file, as described in Using an IC Validator Parameter File"}
{"instruction": "How do I 2023.12-sp3 793 chapter 10?", "response": "2023.12-SP3 793 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback - top_left The anchor point of the relative placement group is set to its top-left corner"}
{"instruction": "How do I 2023.12-sp3 260 chapter 3?", "response": "2023.12-SP3 260 Chapter 3: Physical Synthesis Specifying Settings for Performance, Power, and Area Improvement Feedback Specifying Settings for Performance, Power, and Area Improvement The following topics provide information settings you can use to improve performance, power, and area (PPA) of a design: - Enabling High-Effort Timing Mode - Enabling Enhanced Delay Optimization to Improve Total Negative Slack - Enabling High-Effort Area Mode - Enabling the Embedded Area Optimization Flow Enabling High-Effort Timing Mode In most cases, you can achieve better timing QoR by enabling high-effort timing mode for compile"}
{"instruction": "How do I - it checks for legal locations for the filler cells, but does not check advanced rules such as minimum threshold voltage, oxide-diffusion (od), or trimpoly (tpo) rules?", "response": "- It checks for legal locations for the filler cells, but does not check advanced rules such as minimum threshold voltage, oxide-diffusion (OD), or trimpoly (TPO) rules"}
{"instruction": "How do I 5.0 m2 6.0} -layer_widths specifies the minimum width for each routing layer?", "response": "5.0 M2 6.0} -layer_widths Specifies the minimum width for each routing layer"}
{"instruction": "How do I - the routing guides abut the preferred-direction edges - the routing guides are offset from the nonpreferred-direction edges by the minimum spacing specified for the routing layer in the technology file to specify a different offset in microns, use the -spacing_nonpreferred option?", "response": "- The routing guides abut the preferred-direction edges - The routing guides are offset from the nonpreferred-direction edges by the minimum spacing specified for the routing layer in the technology file To specify a different offset in microns, use the -spacing_nonpreferred option"}
{"instruction": "How do I 2023.12-sp3 969 chapter 13?", "response": "2023.12-SP3 969 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback Controlling How Buffers are Added By default, the add_buffer_on_route command - Adds buffers over all placement blockages, soft macros, and hard macros"}
{"instruction": "How do I - if the pre-clock tree implemented blocks, which have undergone ccd optimization, are used for top-level placement and optimization, then the ideal clock latencies adjusted dynamically by different engines such as ccd and clock-gate estimation on the clock pins of registers or integrated clock gating (icg) cells inside the blocks might not be seen at the top-level leading to timing inaccuracies at the top-level?", "response": "- If the pre-clock tree implemented blocks, which have undergone CCD optimization, are used for top-level placement and optimization, then the ideal clock latencies adjusted dynamically by different engines such as CCD and clock-gate estimation on the clock pins of registers or integrated clock gating (ICG) cells inside the blocks might not be seen at the top-level leading to timing inaccuracies at the top-level"}
{"instruction": "How do I note?", "response": "Note: If you enable the route.common.concurrent_redundant_via_mode option before running the place_opt command, the redundant vias are considered during congestion estimation"}
{"instruction": "How do I - voltage types of the cells on the left and right of the gap being filled?", "response": "- voltage types of the cells on the left and right of the gap being filled"}
{"instruction": "How do I - placement + soft rect ( 970460 7500 ) ( 3247660 129940 ) ; ..?", "response": "- PLACEMENT + SOFT RECT ( 970460 7500 ) ( 3247660 129940 ) ; .."}
{"instruction": "How do I - it must be a contiguous region; all regions that comprise the routing corridor must be connected?", "response": "- It must be a contiguous region; all regions that comprise the routing corridor must be connected"}
{"instruction": "How do I - the hard macros around which to create the routing guides and routing blockages (the -cells option) - the metal layers for which to create the routing guides and routing blockages (the -layers option) - the width of the routing guides and blockages in the x- and y-directions (the -x_width and -y_width options) for each specified hard macro, the command creates routing guides to enable routing to the pins on the specified layers?", "response": "- The hard macros around which to create the routing guides and routing blockages (the -cells option) - The metal layers for which to create the routing guides and routing blockages (the -layers option) - The width of the routing guides and blockages in the x- and y-directions (the -x_width and -y_width options) For each specified hard macro, the command creates routing guides to enable routing to the pins on the specified layers"}
{"instruction": "How do I 329) error?", "response": "329) Error: The cell driver1 of the pin driver1/X is not placed"}
{"instruction": "How do I note?", "response": "Note: When possible, use DEF v5.8 or later, as this version supports more types of physical objects and obstructions than previous versions"}
{"instruction": "How do I - a cell from the same library as the original library cell - a cell from a library with a name similar to the original library - a cell with a name similar to the original library cell name by default, buffer trees stop at level-shifter cells?", "response": "- A cell from the same library as the original library cell - A cell from a library with a name similar to the original library - A cell with a name similar to the original library cell name By default, buffer trees stop at level-shifter cells"}
{"instruction": "How do I 2023.12-sp3 758 chapter 9?", "response": "2023.12-SP3 758 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Figure 158 Receivers With Matched Wire Length From Driver D' Figure 159 Net-Based Wire Length Matching Syntax: fc_shell> create_wire_matching -for objects -tolerance float [-match_type type] [-exclude objects] [-relative] [-driver pin or port] [-force] [intent_name] Command or Options Description create_wire_matching Creates a length-matching constraint"}
{"instruction": "How do I - -legalize_mode minimum_physical_impact - -max_displacement_threshold - -remove_filler_references placing and mapping eco cells to spare cells for the freeze silicon eco flow, place and map the eco cells to spare cells by using the place_freeze_silicon command?", "response": "- -legalize_mode minimum_physical_impact - -max_displacement_threshold - -remove_filler_references Placing and Mapping ECO Cells to Spare Cells For the freeze silicon ECO flow, place and map the ECO cells to spare cells by using the place_freeze_silicon command"}
{"instruction": "How do I - uses via cuts other than those specified in the template if they improve compliance with fat via rules to require the command to use only those via cuts specified in the template, use the -strictly_honor_cut_table true option?", "response": "- Uses via cuts other than those specified in the template if they improve compliance with fat via rules To require the command to use only those via cuts specified in the template, use the -strictly_honor_cut_table true option"}
{"instruction": "How do I 0.75 -side_ratio {1 2} set_macro_constraints -preferred_location {0 0} ram0 set_block_pin_constraints -self -sides {1 3} set_individual_pin_constraints -ports [get_ports reset] -side 1 set_shaping_options -guard_band_size 2 setting up multivoltage designs the following topics describe the tasks you need to perform when setting up multivoltage designs?", "response": "0.75 -side_ratio {1 2} set_macro_constraints -preferred_location {0 0} RAM0 set_block_pin_constraints -self -sides {1 3} set_individual_pin_constraints -ports [get_ports reset] -side 1 set_shaping_options -guard_band_size 2 Setting Up Multivoltage Designs The following topics describe the tasks you need to perform when setting up multivoltage designs: - Applying the Multivoltage Power Intent - Preparing the Power Network Fusion Compiler\u2122 User Guide V-2023.12-SP3 113 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback - Defining Voltage Areas - Inserting Multivoltage Cells - Controlling the Placement of Multivoltage Cells - Enabling Improved Buffering for Multivoltage Nets - Analyzing Multivoltage Information Applying the Multivoltage Power Intent To learn about applying the multivoltage power intent, see - Loading and Applying UPF Information - Using Incomplete UPF Information - Specifying UPF Constraints for Physical-Only Cells - Saving UPF Information Loading and Applying UPF Information To load the power intent and apply it to a multivoltage design, 1"}
{"instruction": "How do I - specific pin-cost model during placement by setting the place.coarse.pin_cost_aware application option to true?", "response": "- specific pin-cost model during placement by setting the place.coarse.pin_cost_aware application option to true"}
{"instruction": "How do I - differences in power and ground objects?", "response": "- Differences in power and ground objects"}
{"instruction": "How do I - specifying the preferred pin connections by setting the route.common.single_connection_to_pins and route.common.connect_within_pins_by_layer_name application options for example, to require a single connection to the secondary power and ground pins and require that the m1 connections use vias contained within the pin shapes, use the following command?", "response": "- Specifying the preferred pin connections by setting the route.common.single_connection_to_pins and route.common.connect_within_pins_by_layer_name application options For example, to require a single connection to the secondary power and ground pins and require that the M1 connections use vias contained within the pin shapes, use the following command: fc_shell> set_app_options \\ -name route.common.single_connection_to_pins \\ -value standard_cell_pins fc_shell> set_app_options \\ -name route.common.connect_within_pins_by_layer_name \\ -value {{M1 via_standard_cell_pins}} - Defining the maximum number of power or ground pins in a cluster by setting the route.common.number_of_secondary_pg_pin_connections application option A cluster is a set of connected secondary power or ground pins that has one connection to a PG strap or ring"}
{"instruction": "How do I 2023.12-sp3 288 chapter 4?", "response": "2023.12-SP3 288 Chapter 4: Clock Gating Introduction to Clock Gating Feedback Clock Gating in the Compile Log File The compile log file contains information about clock gating, which can help you debug simple setup issues"}
{"instruction": "How do I - improved quality of results (qor) the unified preroute optimization framework uses consistent costs in optimization algorithms to improve qor?", "response": "- Improved quality of results (QoR) The unified preroute optimization framework uses consistent costs in optimization algorithms to improve QoR"}
{"instruction": "How do I 2023.12-sp3 835 chapter 11?", "response": "2023.12-SP3 835 Chapter 11: Hierarchical Implementation Reporting Abstract Inclusion Reasons Feedback To create an abstract for the block named BOT, use the following commands: fc_shell> open_block BOT fc_shell> create_abstract To create an abstract for the block named MID, use the following commands: fc_shell> open_block MID fc_shell> change_abstract -view abstract -references BOT fc_shell> create_abstract By default, the create_abstract command preserves all levels of the physical hierarchy"}
{"instruction": "How do I - collecting antenna problems?", "response": "- collecting antenna problems"}
{"instruction": "How do I - for the place_group_repeaters command, use the -check_prerequisites option with the following options to provide necessary information for the check?", "response": "- For the place_group_repeaters command, use the -check_prerequisites option with the following options to provide necessary information for the check: place_group_repeaters -cells | -repeater_groups [-lib_cell_input] [-lib_cell_output] -check_prerequisites - For the add_group_repeaters command, use the -check_prerequisites option with the following options to provide necessary information for the check: add_group_repeaters -nets | -bundles [-lib_cell_input] [-lib_cell_output] -check_prerequisites Fusion Compiler\u2122 User Guide V-2023.12-SP3 980 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback - The prerequisite check validates the following in a design and search region: \u25e6 Site rows are present in the design"}
{"instruction": "How do I 2023.12-sp3 347 chapter 5?", "response": "2023.12-SP3 347 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback Consider the clock network in the following figure"}
{"instruction": "How do I 2023.12-sp3 876 chapter 12?", "response": "2023.12-SP3 876 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback If you finish the analysis and want to keep the data for later retrieval, you need to save the existing rail data to another working directory by using the rail.database application option before proceeding to another analyze_rail run"}
{"instruction": "How do I - to display the minimum density heat map, choose view > map > icv metal fill density?", "response": "- To display the minimum density heat map, choose View > Map > ICV Metal Fill Density"}
{"instruction": "How do I 0.053533 isw2/isw2_pktpro/u64076 -0.0535949 isw2/isw2_pktpro/u83035 -0.0535949 isw2/isw2_pktpro/u181017 -0.0535949 isw2/isw2_pktpro/u103335 -0.05366 isw2/isw2_pktpro/u181049 -0.05366 isw2/isw2_pktpro/u98988 -0.05366 isw2/isw2_pktpro/u201986 -0.053713 isw2/isw2_pktpro/u181064 -0.053719 isw2/isw2_pktpro/u79791 -0.053809 isw2/isw2_pktpro/u179052 -0.054007 isw2/isw2_pktpro/u4120 -0.054073 isw2/isw2_pktpro/u20408 -0.054287 fusion compiler\u2122 user guide v-2023.12-sp3 930 chapter 12?", "response": "0.053533 Isw2/Isw2_pktpro/U64076 -0.0535949 Isw2/Isw2_pktpro/U83035 -0.0535949 Isw2/Isw2_pktpro/U181017 -0.0535949 Isw2/Isw2_pktpro/U103335 -0.05366 Isw2/Isw2_pktpro/U181049 -0.05366 Isw2/Isw2_pktpro/U98988 -0.05366 Isw2/Isw2_pktpro/U201986 -0.053713 Isw2/Isw2_pktpro/U181064 -0.053719 Isw2/Isw2_pktpro/U79791 -0.053809 Isw2/Isw2_pktpro/U179052 -0.054007 Isw2/Isw2_pktpro/U4120 -0.054073 Isw2/Isw2_pktpro/U20408 -0.054287 Fusion Compiler\u2122 User Guide V-2023.12-SP3 930 Chapter 12: RedHawk and RedHawk-SC Fusion Writing Analysis and Checking Reports Feedback See Also - Voltage Hotspot Analysis Generating Geometry-Based Analysis Reports Use the get_geometry_result command to write the geometry information with rail results to an output file, in the units defined with the report_units command"}
{"instruction": "How do I 2023.12-sp3 668 chapter 8?", "response": "2023.12-SP3 668 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Reading Blocks for Signoff Design Rule Checking By default, the IC Validator tool reads the design view for the top-level block and library cell instances, and the pin information from the frame view for the macro cell and I/O pad cell instances"}
{"instruction": "How do I 2023.12-sp3 222 chapter 3?", "response": "2023.12-SP3 222 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Carry-save arithmetic does not fully propagate carries but stores results in an intermediate form"}
{"instruction": "How do I - by default, when you enable diode insertion, zroute can fix an antenna violation either by adding a new diode or by using an existing spare diode?", "response": "- By default, when you enable diode insertion, Zroute can fix an antenna violation either by adding a new diode or by using an existing spare diode"}
{"instruction": "How do I 20) and (100, 200), use the following command?", "response": "20) and (100, 200), use the following command: create_placement_blockage -boundary {10 20 100 200} \\ -type partial -blocked_percentage 40 To allow unlimited usage of a partial blockage area, specify a blockage percentage of zero (-blocked_percentage 0 option)"}
{"instruction": "How do I - provides flexibility for the configuration you want?", "response": "- Provides flexibility for the configuration you want"}
{"instruction": "How do I 1) close to the gate reduces the ratio between the remaining metal-n, making the ratio much lower?", "response": "1) close to the gate reduces the ratio between the remaining metal-N, making the ratio much lower"}
{"instruction": "How do I 2023.12-sp3 882 chapter 12?", "response": "2023.12-SP3 882 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback set_host_options -submit_protocol sge \\ -submit_command {qsub -V -notify -b y \\ -cwd -j y -P bnormal -l mfree=16G} analyze_rail -rail_scenario {func.ss_125c func.ff_125c} \\ -submit_to_other_machine The following example uses a customized python script for multi-rail-scenario rail analysis on a local machine"}
{"instruction": "How do I 2023.12-sp3 774 chapter 9?", "response": "2023.12-SP3 774 Chapter 9: Routing Using Custom Router Checking the Routing Results Feedback Checking the Routing Results After running Custom Router to perform custom routing on the nets, you can check the routing results by reporting the routing results, generating a congestion map, running DRC checks, and so on"}
{"instruction": "How do I step 1?", "response": "step 1"}
{"instruction": "How do I 2023.12-sp3 906 chapter 12?", "response": "2023.12-SP3 906 Chapter 12: RedHawk and RedHawk-SC Fusion Performing PG Electromigration Analysis Feedback Figure 205 Opening Generated Errors in the Error Browser - To write errors to an ASCII file, use the following script: set fileName \"errors.txt\" set fd [open $fileName w] set dm [open_drc_error_data rail_pg_em.VDD.err] set all_errs [get_drc_errors -error_data $dm *] foreach_in_collection err $all_errs { set info [ get_attribute $err error_info]; puts $fd $info } close $fd Fusion Compiler\u2122 User Guide V-2023.12-SP3 907 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback Here is an example of the output error file: M1 (414.000,546.584 414.344,546.584) em ratio 23585.9% width 0.06 blech length 0.000 um current 0.0024963 M1 (414.344,546.584 416.168,546.584) em ratio 23401.3% width 0.06 blech length 0.000 um current 0.0024768 M1 (416.168,546.584 416.776,546.584) em ratio 23241.7% width 0.06 blech length 0.000 um current 0.0024599 M1 (416.776,546.584 417.992,546.584) em ratio 23082.2% width 0.06 blech length 0.000 um current 0.0024430 M1 (417.992,546.584 419.208,546.584) em ratio 22897.7% width 0.06 blech length 0.000 um current 0.0024235 M1 (419.208,546.584 419.512,546.584) em ratio 22731.1% width 0.06 blech length 0.000 um current 0.0024059 M1 (419.512,546.584 421.184,546.584) em ratio 22564.4% width 0.06 blech length 0.000 um current 0.0023882 M1 (421.184,546.584 421.488,546.584) em ratio 22349% width 0.06 blech length 0.000 um current 0.0023654 M1 (421.488,546.584 423.160,546.584) em ratio 22133.5% width 0.06 blech length 0.000 um current 0.0023426 M1 (423.160,546.584 423.616,546.584) em ratio 21967.2% width 0.06 blech length 0.000 um current 0.0023250 Performing Minimum Path Resistance Analysis Note: Minimum path resistance analysis is supported in both RedHawk Fusion and RedHawk-SC Fusion analysis flows"}
{"instruction": "How do I - when you set this application option to low, the tool does not perform the timing update and the number of rerouting phases is reduced for medium, high-, and ultra- effort global routing?", "response": "- When you set this application option to low, the tool does not perform the timing update and the number of rerouting phases is reduced for medium, high-, and ultra- effort global routing"}
{"instruction": "How do I - dp represents the diode protection value specified for an output pin?", "response": "- dp represents the diode protection value specified for an output pin"}
{"instruction": "How do I - clock (master or generated) with no sinks - loops in the clock network - multiple clocks reach the same register because of overlapping clocks, but multiple- clocks-per-register propagation is not enabled - ignored clock tree exceptions - stop pin or float pin defined on an output pin - buffers with multiple timing arcs used in clock tree references - situations that cause an empty buffer list fusion compiler\u2122 user guide v-2023.12-sp3 354 chapter 5?", "response": "- Clock (master or generated) with no sinks - Loops in the clock network - Multiple clocks reach the same register because of overlapping clocks, but multiple- clocks-per-register propagation is not enabled - Ignored clock tree exceptions - Stop pin or float pin defined on an output pin - Buffers with multiple timing arcs used in clock tree references - Situations that cause an empty buffer list Fusion Compiler\u2122 User Guide V-2023.12-SP3 354 Chapter 5: Clock Tree Synthesis Verifying the Clock Trees Feedback - Generated clock without a valid master clock source A generated clock does not have a valid master-clock source in the following situations: \u25e6 The master clock specified in create_generated_clock does not exist \u25e6 The master clock specified in create_generated_clock does not drive the source pin of the generated clock \u25e6 The source pin of the generated clock is driven by multiple clocks, and some of the master clocks are not specified with create_generated_clock"}
{"instruction": "How do I 2023.12-sp3 536 chapter 6?", "response": "2023.12-SP3 536 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback \u2026 Via VIA78SQ_C : 1742 Via VIA78SQ_C(rot) : 9 \u2026 Redundant via conversion report: -------------------------------- Total optimized via conversion rate = 98.96% (2902130 / 2932706 vias) Layer VIA1 = 97.81% (1091973/ 1116367 vias) Weight 1 = 97.81% (1091973 vias) Un-optimized = 2.19% (24394 vias) \u2026 Total double via conversion rate = 98.96% (2902130 / 2932706 vias) Layer VIA1 = 97.81% (1091973/ 1116367 vias) Layer VIA2 = 99.97% (1071650/ 1071978 vias) \u2026 The optimized via conversion rate based on total routed via count = 98.96% (2902130 / 2932706 vias) Layer VIA1 = 97.81% (1091973/ 1116367 vias) Weight 1 = 97.81% (1091973 vias) Un-optimized = 2.19% (24394 vias) \u2026 Total number of nets = 255165 0 open nets, of which 0 are frozen Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets 0 ports without pins of 0 cells connected to 0 nets 0 ports of 0 cover cells connected to 0 non-pg nets Total number of DRCs = 7398 Total number of antenna violations = antenna checking not active Information: Routes in non-preferred voltage areas = 8170 (ZRT-559) Topology ECO iteration 1 ended with 0 qualifying violations"}
{"instruction": "How do I - objects?", "response": "- Objects: A list of hierarchical objects to query"}
{"instruction": "How do I - to save the block after each routing step, set the -save_after_global_route, -save_after_track_assignment, and -save_after_detail_route options to true?", "response": "- To save the block after each routing step, set the -save_after_global_route, -save_after_track_assignment, and -save_after_detail_route options to true"}
{"instruction": "How do I 2023.12-sp3 312 chapter 4?", "response": "2023.12-SP3 312 Chapter 4: Clock Gating Merging Clock Gates Feedback However, if clock gate A2 is always enabled, it has a toggle rate of 0 and a static probability of 1"}
{"instruction": "How do I - the total overflow value is the total number of wires in the block that do not have a corresponding track available?", "response": "- The total overflow value is the total number of wires in the block that do not have a corresponding track available"}
{"instruction": "How do I - to enable pin tapering only when required to avoid drc violations, set the route.detail.use_wide_wire_effort_level application option to either low or high?", "response": "- To enable pin tapering only when required to avoid DRC violations, set the route.detail.use_wide_wire_effort_level application option to either low or high"}
{"instruction": "How do I 1.5 2300 protection value is greater than the v0 value of 0.7, so maximum antenna ratio is (1.5+0.0) * 200 + 2000 = 2300?", "response": "1.5 2300 Protection value is greater than the v0 value of 0.7, so maximum antenna ratio is (1.5+0.0) * 200 + 2000 = 2300"}
{"instruction": "How do I - -pin this option specifies the physical pin connected to the created via ladder?", "response": "- -pin This option specifies the physical pin connected to the created via ladder"}
{"instruction": "How do I - for pins on the m1 or m2 layers, use the -taper_over_pin_layers option (or the -driver_taper_over_pin_layers option for driver pins) to specify the number of layers on or above the pin layer available for tapering?", "response": "- For pins on the M1 or M2 layers, use the -taper_over_pin_layers option (or the -driver_taper_over_pin_layers option for driver pins) to specify the number of layers on or above the pin layer available for tapering"}
{"instruction": "How do I 2023.12-sp3 300 chapter 4?", "response": "2023.12-SP3 300 Chapter 4: Clock Gating Clock Gating Flows Feedback Figure 52 Command Output With no Specific Object Options but Passed as Parameters When multiple objects are set using the same options, they appear in a single row, with the name column being divided into multiple lines if the -nosplit parameter is not used"}
{"instruction": "How do I 2023.12-sp3 612 chapter 7?", "response": "2023.12-SP3 612 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Setting the Antenna Mode The antenna mode controls the antenna ratio calculation by determining - How the antenna area is calculated (the antenna area mode) The tool supports the following area calculation modes: \u25e6 Surface area, which is calculated as W x L \u25e6 Sidewall area, which is calculated as (W + L) x 2 x thickness Note: If you use sidewall area calculation, you must define the metal thickness by specifying the unitMinThickness, unitNomThickness, and unitMaxThickness attributes in each Layer section of the technology file"}
{"instruction": "How do I 2023.12-sp3 833 chapter 11?", "response": "2023.12-SP3 833 Chapter 11: Hierarchical Implementation Creating Abstract Views Feedback - To create a read-only abstract, use the -read_only option"}
{"instruction": "How do I note that the threshold voltage of the fill3 cell is changed so that the vt2 threshold voltage is maintained in the original location?", "response": "Note that the threshold voltage of the FILL3 cell is changed so that the vt2 threshold voltage is maintained in the original location"}
{"instruction": "How do I 2023.12-sp3 425 chapter 5?", "response": "2023.12-SP3 425 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback \u25e6 The number of rows and columns of tap cells to insert by using the -tap_boxes option \u25e6 A list of library cells to use as tap drivers by using the -tap_lib_cells option The library cells you specify must be enabled for clock tree synthesis by using the set_lib_cell_purpose -include cts command"}
{"instruction": "How do I note that using this option might increase the runtime?", "response": "Note that using this option might increase the runtime"}
{"instruction": "How do I - review and specify the relationship between the top- and block-level modes, corners, and clocks by using the set_block_to_top_map command?", "response": "- Review and specify the relationship between the top- and block-level modes, corners, and clocks by using the set_block_to_top_map command"}
{"instruction": "How do I 363.5}, south, ascending} \\ {2, m2, {920 363.5},west, ascending} {3, m2, {1230 328.5}, \\ south, ascending} {4, m2, {1430 328.5}, west, descending}} performing on route placement of repeaters to perform on route placement of interconnect repeaters, use the place_group_repeaters command?", "response": "363.5}, south, ascending} \\ {2, M2, {920 363.5},west, ascending} {3, M2, {1230 328.5}, \\ south, ascending} {4, M2, {1430 328.5}, west, descending}} Performing On Route Placement of Repeaters To perform on route placement of interconnect repeaters, use the place_group_repeaters command"}
{"instruction": "How do I - compile.auto_floorplan.keep_bounds (default?", "response": "- compile.auto_floorplan.keep_bounds (default: auto) Fusion Compiler\u2122 User Guide V-2023.12-SP3 112 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback \u25e6 auto: Removes existing bounds if either of the following two application options is set to all"}
{"instruction": "How do I 2) and three tool-inserted clock gates (t1, t2, and t3)?", "response": "2) and three tool-inserted clock gates (T1, T2, and T3)"}
{"instruction": "How do I - -file script_file_name to execute a script - -x command to execute a command - -output_log_file file_name to create a log file of your session - -help to display a list of the available options (without starting the shell) at startup, the tool ?", "response": "- -file script_file_name to execute a script - -x command to execute a command - -output_log_file file_name to create a log file of your session - -help to display a list of the available options (without starting the shell) At startup, the tool : 1"}
{"instruction": "How do I - to specify the clock trees in the group, use the -objects option with the get_clocks command?", "response": "- To specify the clock trees in the group, use the -objects option with the get_clocks command"}
{"instruction": "How do I - find cells that have overlapping timing windows to identify cells that might switch at the same time during dynamic rail analysis?", "response": "- Find cells that have overlapping timing windows to identify cells that might switch at the same time during dynamic rail analysis"}
{"instruction": "How do I - performs same-layer shielding to perform coaxial shielding, use the -coaxial_above and -coaxial_below options?", "response": "- Performs same-layer shielding To perform coaxial shielding, use the -coaxial_above and -coaxial_below options"}
{"instruction": "How do I - if all of the clock gates are preexisting clock gates, the tool uses the name of the preexisting clock gate with the largest fanout and appends _ml_pe?", "response": "- If all of the clock gates are preexisting clock gates, the tool uses the name of the preexisting clock gate with the largest fanout and appends _ml_pe"}
{"instruction": "How do I 2023.12-sp3 627 chapter 7?", "response": "2023.12-SP3 627 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback To perform concurrent soft-rule-based redundant via insertion, 1"}
{"instruction": "How do I - the metal shapes are placed on the closest wire track to the preferred-direction edge figure 101 shows the metal shapes inserted for an l-shaped block on a layer whose preferred direction is horizontal?", "response": "- The metal shapes are placed on the closest wire track to the preferred-direction edge Figure 101 shows the metal shapes inserted for an L-shaped block on a layer whose preferred direction is horizontal"}
{"instruction": "How do I note?", "response": "Note: An IC Validator license is required to run the signoff_create_metal_fill command"}
{"instruction": "How do I note?", "response": "Note: If the repeater cell is an inverter, you are responsible for ensuring logical correctness"}
{"instruction": "How do I 2023.12-sp3 925 chapter 12?", "response": "2023.12-SP3 925 Chapter 12: RedHawk and RedHawk-SC Fusion Writing Analysis and Checking Reports Feedback To specify the data or error types to report, use the -type option"}
{"instruction": "How do I - certain endpoints by specifying a file containing the endpoints by using the ccd.targeted_ccd_end_points_file application option, as shown in the following example?", "response": "- Certain endpoints by specifying a file containing the endpoints by using the ccd.targeted_ccd_end_points_file application option, as shown in the following example: fc_shell> set_app_options -name ccd.targeted_ccd_end_points_file \\ -value endpoint_targets.tcl If you specify both path groups and endpoints, the tool optimizes only the specified endpoints that are in the specified paths groups"}
{"instruction": "How do I 2023.12-sp3 929 chapter 12?", "response": "2023.12-SP3 929 Chapter 12: RedHawk and RedHawk-SC Fusion Writing Analysis and Checking Reports Feedback To specify which analysis or checking types to report, use the -type option"}
{"instruction": "How do I 2023.12-sp3 84 chapter 2?", "response": "2023.12-SP3 84 Chapter 2: Preparing the Design Analyzing Libraries Feedback The following figure shows a monotonic distribution of cell area versus timing for a family of cells with the same function"}
{"instruction": "How do I 2023.12-sp3 919 chapter 12?", "response": "2023.12-SP3 919 Chapter 12: RedHawk and RedHawk-SC Fusion Working With Macro Models Feedback Working With Macro Models Memory and macro cells are used in designs with advanced process technologies to reduce memory usage and improve the rail analysis performance"}
{"instruction": "How do I - define the global routing application options for information about the global routing application options, see the route.global_options man page?", "response": "- Define the global routing application options For information about the global routing application options, see the route.global_options man page"}
{"instruction": "How do I - does not require the via inserted above the pin layer to be contained within the pin shape to prevent changes to the pin shape boundary, you can require that the via inserted above the pin layer be fully contained within the pin shape boundary, which includes the pin shape and its extensions?", "response": "- Does not require the via inserted above the pin layer to be contained within the pin shape To prevent changes to the pin shape boundary, you can require that the via inserted above the pin layer be fully contained within the pin shape boundary, which includes the pin shape and its extensions"}
{"instruction": "How do I note?", "response": "Note: If you also use the -merge_regions option, you must specify the guard band widths for each disjoint shape after merging"}
{"instruction": "How do I 2023.12-sp3 386 chapter 5?", "response": "2023.12-SP3 386 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback For example, to define a clock balance group named group1 that contains the clocks named clk1 and clk2 in the current mode, use the following command: fc_shell> create_clock_balance_group -name group1 \\ -objects [get_clocks {clk1 clk2}] To define a clock balance group named group2 that contains all the clocks in the mode named m2, use the following command: fc_shell> create_clock_balance_group -name group2 \\ -objects [get_clocks -mode m2] By default, the tool has a goal of zero delay offset between clocks"}
{"instruction": "How do I - to honor nondefault spacing rules between shapes of the same signal net, set the route.detail.var_spacing_to_same_net application option to true?", "response": "- To honor nondefault spacing rules between shapes of the same signal net, set the route.detail.var_spacing_to_same_net application option to true"}
{"instruction": "How do I - the size of the blockage by using the -height and -width options?", "response": "- The size of the blockage by using the -height and -width options"}
{"instruction": "How do I - the logic_opto and initial_drc stages, which are earlier stages of the compile_fusion command, by using the set_fix_multiple_port_nets command this command sets the fix_multiple_port_nets attribute on the specified objects?", "response": "- The logic_opto and initial_drc stages, which are earlier stages of the compile_fusion command, by using the set_fix_multiple_port_nets command This command sets the fix_multiple_port_nets attribute on the specified objects"}
{"instruction": "How do I - gap prevention by default, the command assumes that the smallest cell size is one unit site?", "response": "- Gap prevention By default, the command assumes that the smallest cell size is one unit site"}
{"instruction": "How do I 2023.12-sp3 95 chapter 2?", "response": "2023.12-SP3 95 Chapter 2: Preparing the Design Analyzing Libraries Feedback To report the tool-identified library cell families, use the report_lib_cell_families -all_initial command"}
{"instruction": "How do I 2023.12-sp3 943 chapter 12?", "response": "2023.12-SP3 943 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback See Also - Generating Hotspots - Reporting Hotspots - Voltage Hotspot Analysis Examples Voltage Hotspot Analysis Examples This topic provides examples about how to use the hotspot analysis capability to identify the root cause of voltage violations"}
{"instruction": "How do I - targets all pins specified in the via ladder constraints, whether on signal nets or clock nets to restrict via ladder insertion to specific nets, use the -nets option?", "response": "- Targets all pins specified in the via ladder constraints, whether on signal nets or clock nets To restrict via ladder insertion to specific nets, use the -nets option"}
{"instruction": "How do I - to query the fill shapes, use the get_shapes -include_fill command?", "response": "- To query the fill shapes, use the get_shapes -include_fill command"}
{"instruction": "How do I - to read the gdsii or oasis data for specific reference cells, specify the stream files by setting the signoff.physical.merge_stream_files application option?", "response": "- To read the GDSII or OASIS data for specific reference cells, specify the stream files by setting the signoff.physical.merge_stream_files application option"}
{"instruction": "How do I 2023.12-sp3 523 chapter 6?", "response": "2023.12-SP3 523 Chapter 6: Routing and Postroute Optimization Routing Secondary Power and Ground Pins Feedback - Defining a nondefault routing rule for secondary power and ground pin routing For example, to define a nondefault routing rule named wideSVDD for wide M1 and M2 and set the nondefault routing rule on the VDD2 net, to which the secondary power and ground pins are connected, use the following commands: fc_shell> create_routing_rule wideSVDD -widths { M1 0.3 M2 0.3 } fc_shell> set_routing_rule -rule wideSVDD {VDD2} For more information about using nondefault routing rules, see Using Nondefault Routing Rules"}
{"instruction": "How do I - check the connectivity information and look for pin blockages in the design?", "response": "- Check the connectivity information and look for pin blockages in the design"}
{"instruction": "How do I 20) grcs = 1649 (0.06%) phase3?", "response": "20) GRCs = 1649 (0.06%) phase3"}
{"instruction": "How do I note?", "response": "Note: The shielding width and shield spacing defined in the nondefault routing rule are not used by the Create Route tool"}
{"instruction": "How do I 2023.12-sp3 902 chapter 12?", "response": "2023.12-SP3 902 Chapter 12: RedHawk and RedHawk-SC Fusion Performing PG Electromigration Analysis Feedback - To reload the rail results for displaying maps in the GUI, use the open_rail_result command"}
{"instruction": "How do I - assigning nondefault routing rules to clock nets - assigning nondefault routing rules to signal nets - reporting nondefault routing rule assignments assigning nondefault routing rules to clock nets to assign a clock routing rule to a clock net, use the -rule option with the set_clock_routing_rules command?", "response": "- Assigning Nondefault Routing Rules to Clock Nets - Assigning Nondefault Routing Rules to Signal Nets - Reporting Nondefault Routing Rule Assignments Assigning Nondefault Routing Rules to Clock Nets To assign a clock routing rule to a clock net, use the -rule option with the set_clock_routing_rules command"}
{"instruction": "How do I - only mode, set the route_opt.flow.size_only_mode application option to one of the following values?", "response": "- only mode, set the route_opt.flow.size_only_mode application option to one of the following values: - true_footprint, which allows resizing a cell only to a library cell that is an exact physical match, as determined by the tool after analysis This ensures that legalization or ECO routing is not required after resizing - footprint, which allows resizing a cell only to a library cell that has the same footprint attribute in the library - equal, which allows resizing a cell only to a library cell that is equal in size - equal_or_smaller, which allows resizing a cell only to a library cell that is equal or smaller in size To disable size-only mode, set the route_opt.flow.size_only_mode application option to none or \"\", which is the default"}
{"instruction": "How do I - unit tile in the -lib_cells option; otherwise, the tool ignores this rule?", "response": "- unit tile in the -lib_cells option; otherwise, the tool ignores this rule"}
{"instruction": "How do I - route.detail.default_port_external_antenna_area specifies the antenna area used for ports (top-level pins) during antenna analysis if the antenna area is not specified in the e view of the cell?", "response": "- route.detail.default_port_external_antenna_area Specifies the antenna area used for ports (top-level pins) during antenna analysis if the antenna area is not specified in the e view of the cell"}
{"instruction": "How do I - -nets or -timing_preserve_setup_slack_threshold, which restricts the nets on which to perform metal fill insertion for more information about these options, see timing-driven metal fill insertion?", "response": "- -nets or -timing_preserve_setup_slack_threshold, which restricts the nets on which to perform metal fill insertion For more information about these options, see Timing-Driven Metal Fill Insertion"}
{"instruction": "How do I - timing-driven power grid augmentation - guided power grid augmentation - removing pg augmentation shapes setting options for power grid augmentation before you run the signoff_create_pg_augmentation command, configure the run by setting the application options shown in table 48?", "response": "- Timing-Driven Power Grid Augmentation - Guided Power Grid Augmentation - Removing PG Augmentation Shapes Setting Options for Power Grid Augmentation Before you run the signoff_create_pg_augmentation command, configure the run by setting the application options shown in Table 48"}
{"instruction": "How do I - the net priority to specify the priority, use the -priority option?", "response": "- The net priority To specify the priority, use the -priority option"}
{"instruction": "How do I 2023.12-sp3 837 chapter 11?", "response": "2023.12-SP3 837 Chapter 11: Hierarchical Implementation Creating a Frame View Feedback You can open a read-only block and make changes to it in-memory, but you cannot save these changes by using the save_block or save_lib command"}
{"instruction": "How do I - to verify the legality of the design, use the check_legality command?", "response": "- To verify the legality of the design, use the check_legality command"}
{"instruction": "How do I - soft a soft blockage prevents the placement of standard cells and hard macros within the specified area during coarse placement, but allows optimization and legalization to place cells within the specified area?", "response": "- Soft A soft blockage prevents the placement of standard cells and hard macros within the specified area during coarse placement, but allows optimization and legalization to place cells within the specified area"}
{"instruction": "How do I 2023.12-sp3 756 chapter 9?", "response": "2023.12-SP3 756 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback In Example 31, the commands create five wire-length constraints, one for each of the receivers shown in Figure 154"}
{"instruction": "How do I 2023.12-sp3 618 chapter 7?", "response": "2023.12-SP3 618 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Inserting Diodes During Detail Routing One way to protect gates from antenna effects is to provide a discharge path for the accumulated charge to leave the net"}
{"instruction": "How do I - all positions in the structure are not used?", "response": "- All positions in the structure are not used"}
{"instruction": "How do I 659) ..?", "response": "659) .."}
{"instruction": "How do I - the user-specified maximum number of clock-gate levels is reached?", "response": "- The user-specified maximum number of clock-gate levels is reached"}
{"instruction": "How do I 7.750034332e-03 -1.017999649e-02 -5.850076675e-03 -1.029992104e-02 s32_reg_15_/vdd vss vdd -7.709980011e-03 -1.013994217e-02 -5.810022354e-03 -1.026010513e-02 s46_reg_8_/vdd vss vdd -7.179975510e-03 -9.490013123e-03 -5.330085754e-03 -1.021003723e-02 ..?", "response": "7.750034332e-03 -1.017999649e-02 -5.850076675e-03 -1.029992104e-02 S32_reg_15_/VDD VSS VDD -7.709980011e-03 -1.013994217e-02 -5.810022354e-03 -1.026010513e-02 S46_reg_8_/VDD VSS VDD -7.179975510e-03 -9.490013123e-03 -5.330085754e-03 -1.021003723e-02 .."}
{"instruction": "How do I - -top_left_inside_corner_cells, -top_right_inside_corner_cells, -bottom_left_inside_corner_cells, and -bottom_right_inside_corner_cells these options specify a list of library cells for each inside corner location?", "response": "- -top_left_inside_corner_cells, -top_right_inside_corner_cells, -bottom_left_inside_corner_cells, and -bottom_right_inside_corner_cells These options specify a list of library cells for each inside corner location"}
{"instruction": "How do I - to save the repair and its record to the subblock successfully, the following setup is required?", "response": "- To save the repair and its record to the subblock successfully, the following setup is required: 1"}
{"instruction": "How do I 2023.12-sp3 892 chapter 12?", "response": "2023.12-SP3 892 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback Note: In the RedHawk-SC Fusion flow, you must specify the -check_missing_via option together with the -voltage_drop option"}
{"instruction": "How do I - the design view of the blocks is editable?", "response": "- The design view of the blocks is editable"}
{"instruction": "How do I 2023.12-sp3 586 chapter 7?", "response": "2023.12-SP3 586 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback - The insertion pattern Use the -checkerboard option to insert a tap cell in every other location in the specified grid"}
{"instruction": "How do I - a register contains objects other than edge-triggered flip-flops in its transitive fanin?", "response": "- A register contains objects other than edge-triggered flip-flops in its transitive fanin"}
{"instruction": "How do I - manual in manual mode, the command makes the connections that you specify?", "response": "- Manual In manual mode, the command makes the connections that you specify"}
{"instruction": "How do I - and, or, and inv gates - mux gates the tool evaluates the area effect of both methods and selects the solution with the smallest area?", "response": "- AND, OR, and INV gates - MUX gates The tool evaluates the area effect of both methods and selects the solution with the smallest area"}
{"instruction": "How do I 2023.12-sp3 173 chapter 2?", "response": "2023.12-SP3 173 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback Figure 25 DRC Disabled Clock and Constant Nets Highlighted clkA clkB clkC clksel clkD in logic 1 const_sel clkE DRC disabled clock net DRC disabled constant net Preserving Pin Names During Sizing By default, optimization can change the pin names of leaf cells during sizing if the functionality of the resulting circuit is equivalent"}
{"instruction": "How do I - sys_addr\\[23\\].extra2 + net sys_addr[23] + direction input +use signal + layer metal4 ( 0 0 ) ( 820 5820 ) + fixed ( 1587825 2744180 ) n ; - sys_addr[23] + net sys_addr[23] + direction input + use signal + layer metal3 ( 0 0 ) ( 820 5820 ) + fixed ( 1587825 2744180 ) n ; end pins example 3 def port orientation information pins 1; - out + net out + direction input + use signal + layer m4 ( -120 0 ) ( 120 240 ) fusion compiler\u2122 user guide v-2023.12-sp3 107 chapter 2?", "response": "- sys_addr\\[23\\].extra2 + NET sys_addr[23] + DIRECTION INPUT +USE SIGNAL + LAYER METAL4 ( 0 0 ) ( 820 5820 ) + FIXED ( 1587825 2744180 ) N ; - sys_addr[23] + NET sys_addr[23] + DIRECTION INPUT + USE SIGNAL + LAYER METAL3 ( 0 0 ) ( 820 5820 ) + FIXED ( 1587825 2744180 ) N ; END PINS Example 3 DEF Port Orientation Information PINS 1; - OUT + NET OUT + DIRECTION INPUT + USE SIGNAL + LAYER m4 ( -120 0 ) ( 120 240 ) Fusion Compiler\u2122 User Guide V-2023.12-SP3 107 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback + FIXED ( 4557120 1726080 ) S ; END PINS Cell Locations For each cell with a location and the FIXED attribute specified in the DEF file, the tool sets the location on the corresponding cell in the block"}
{"instruction": "How do I 0.3 [get_pins {d_reg[4]/cp}] set_clock_latency -clock [get_clocks {clk}] 0.1 [get_pins {d_reg[7]/cp}] the design.mcmm/mode_mode.tcl file contains the following balance points?", "response": "0.3 [get_pins {d_reg[4]/CP}] set_clock_latency -clock [get_clocks {CLK}] 0.1 [get_pins {d_reg[7]/CP}] The design.MCMM/mode_mode.tcl file contains the following balance points: set_clock_balance_points -clock [get_clocks {CLK}] \\ -balance_points [get_pins {d_reg[4]/CP}] \\ -consider_for_balancing true \\ -rise -delay 0.3 -corners [get_corners {default}] set_clock_balance_points -clock [get_clocks {CLK}] \\ -balance_points [get_pins {d_reg[7]/CP}] \\ -consider_for_balancing true -rise -delay -0.1 -corners [get_corners {default}] Performing Test Insertion and Scan Synthesis Fusion Compiler test synthesis solution enables transparent implementation of DFT capabilities into the Synopsys synthesis flow without interfering with functional, timing, signal integrity, or power requirements"}
{"instruction": "How do I - multithreading on multicore hardware for all routing steps, including global routing, track assignment, and detail routing - a realistic connectivity model where zroute recognizes electrical connectivity if the rectangles touch; it does not require the center lines of wires to connect - a dynamic maze grid that permits zroute to go off-grid to connect pins, while retaining the speed advantages of gridded routers - a polygon manager, which allows zroute to recognize polygons and to understand that design rule checks (drcs) are aimed at polygons - concurrent optimization of design rules, antenna rules, wire optimization, and via optimization during detail routing - concurrent redundant via insertion during detail routing - support for soft rules built into global routing, track assignment, and detail routing - timing- and crosstalk-driven global routing, track assignment, detail routing, and eco routing - intelligent design rule handling, including merging of redundant design rule violations and intelligent convergence - net group routing with layer constraints and nondefault routing rules - clock routing - route verification fusion compiler\u2122 user guide v-2023.12-sp3 439 chapter 6?", "response": "- Multithreading on multicore hardware for all routing steps, including global routing, track assignment, and detail routing - A realistic connectivity model where Zroute recognizes electrical connectivity if the rectangles touch; it does not require the center lines of wires to connect - A dynamic maze grid that permits Zroute to go off-grid to connect pins, while retaining the speed advantages of gridded routers - A polygon manager, which allows Zroute to recognize polygons and to understand that design rule checks (DRCs) are aimed at polygons - Concurrent optimization of design rules, antenna rules, wire optimization, and via optimization during detail routing - Concurrent redundant via insertion during detail routing - Support for soft rules built into global routing, track assignment, and detail routing - Timing- and crosstalk-driven global routing, track assignment, detail routing, and ECO routing - Intelligent design rule handling, including merging of redundant design rule violations and intelligent convergence - Net group routing with layer constraints and nondefault routing rules - Clock routing - Route verification Fusion Compiler\u2122 User Guide V-2023.12-SP3 439 Chapter 6: Routing and Postroute Optimization Introduction to Zroute Feedback - Optimization for DFM and design-for-yield (DFY) using a soft rule approach - Support for advanced design rules, such as multiple patterning Fusion Compiler\u2122 User Guide V-2023.12-SP3 440 Chapter 6: Routing and Postroute Optimization Basic Zroute Flow Feedback Basic Zroute Flow Figure 99 shows the basic Zroute flow, which includes clock routing, signal routing, DFM optimizations, and route verification"}
{"instruction": "How do I 3) and 4 1 (column 4, row 1) are not used?", "response": "3) and 4 1 (column 4, row 1) are not used"}
{"instruction": "How do I - for routing, you can use nondefault routing rules to define stricter wire width and spacing rules, to define the pin tapering distance, to specify the vias used when routing nets with nondefault routing rules, and to specify multiple-patterning mask constraints?", "response": "- For routing, you can use nondefault routing rules to define stricter wire width and spacing rules, to define the pin tapering distance, to specify the vias used when routing nets with nondefault routing rules, and to specify multiple-patterning mask constraints"}
{"instruction": "How do I 2023.12-sp3 1002 chapter 13?", "response": "2023.12-SP3 1002 Chapter 13: ECO Flow Swapping Variant Cell Feedback Table 73 Group Repeater Placement and Insertion Troubleshooting (Continued) Command Error Code Message Troubleshooting Tips place_group_repeat ers ECO-254 Warning: Failed to cut route for cell %s"}
{"instruction": "How do I 2023.12-sp3 210 chapter 2?", "response": "2023.12-SP3 210 Chapter 2: Preparing the Design Applying Mega-Switch Command Settings Feedback When you use this command, the tool applies application option settings that affect synthesis, optimization, placement, legalization, clock tree synthesis, routing, extraction, and timing analysis"}
{"instruction": "How do I - running the signoff_check_drc command - using the live drc feature in the fusion compiler gui after place and route, use the signoff_check_drc command to perform signoff design rule checking on the entire block?", "response": "- Running the signoff_check_drc command - Using the Live DRC feature in the Fusion Compiler GUI After place and route, use the signoff_check_drc command to perform signoff design rule checking on the entire block"}
{"instruction": "How do I - the grcs overflow value is the total number of overcongested global routing cells in the design?", "response": "- The GRCs overflow value is the total number of overcongested global routing cells in the design"}
{"instruction": "How do I - level module name also contains the parameterized module name?", "response": "- level module name also contains the parameterized module name"}
{"instruction": "How do I - you use the uncolored flow if the cells in your standard cell library have sufficient spacing to the cell boundaries to ensure that multiple-patterning violations do not occur during placement?", "response": "- You use the uncolored flow if the cells in your standard cell library have sufficient spacing to the cell boundaries to ensure that multiple-patterning violations do not occur during placement"}
{"instruction": "How do I * attributes?", "response": "* Attributes: mb - multibit mbd - multibit debanked .."}
{"instruction": "How do I - relocating an integrated clock gate (icg) has a minor power benefit or degrades power while degrading wire length?", "response": "- Relocating an integrated clock gate (ICG) has a minor power benefit or degrades power while degrading wire length"}
{"instruction": "How do I 2023.12-sp3 442 chapter 6?", "response": "2023.12-SP3 442 Chapter 6: Routing and Postroute Optimization Defining Vias Feedback Defining Vias The router supports the following types of via definitions: - Simple vias and simple via arrays A simple via is a single-cut via"}
{"instruction": "How do I - invokes the primepower tool and reads the design data which includes the netlist, libraries, pvt settings, constraints, parasitics, essential name mapping data, upf, and so on?", "response": "- Invokes the PrimePower tool and reads the design data which includes the netlist, libraries, PVT settings, constraints, parasitics, essential name mapping data, UPF, and so on"}
{"instruction": "How do I 2023.12-sp3 1000 chapter 13?", "response": "2023.12-SP3 1000 Chapter 13: ECO Flow Swapping Variant Cell Feedback Table 73 Group Repeater Placement and Insertion Troubleshooting (Continued) Command Error Code Message Troubleshooting Tips place_group_repeat ers ECO-232 Error: Cutline {{%s} {%s}} is invalid"}
{"instruction": "How do I - if a top-level port has an antenna violation, by default, the diode cells are inserted at the top level?", "response": "- If a top-level port has an antenna violation, by default, the diode cells are inserted at the top level"}
{"instruction": "How do I - if the -for option specifies pin-based length matching, a length constraint report is generated?", "response": "- If the -for option specifies pin-based length matching, a Length Constraint Report is generated"}
{"instruction": "How do I - running the signoff_check_drc command displaying objects for design rule checking when you run interactive design rule checking, the ic validator tool performs design rule checking on what is displayed in the layout window, plus an extension of 1 micron?", "response": "- Running the signoff_check_drc Command Displaying Objects for Design Rule Checking When you run interactive design rule checking, the IC Validator tool performs design rule checking on what is displayed in the layout window, plus an extension of 1 micron"}
{"instruction": "How do I - vdd + routed metal3 10000 + shape stripe ( 10000 150000 ) ( 50000 * ) + use power ; ..?", "response": "- vdd + ROUTED METAL3 10000 + SHAPE STRIPE ( 10000 150000 ) ( 50000 * ) + USE POWER ; .."}
{"instruction": "How do I - set_ref_libs -ref_libs for an existing design library, open the library and then use the set_ref_libs command to specify the reference libraries?", "response": "- set_ref_libs -ref_libs For an existing design library, open the library and then use the set_ref_libs command to specify the reference libraries"}
{"instruction": "How do I 1.tcl} {result2 rh2.tcl}} > open_rail_result result1 fusion compiler\u2122 user guide v-2023.12-sp3 917 chapter 12?", "response": "1.tcl} {result2 RH2.tcl}} > open_rail_result result1 Fusion Compiler\u2122 User Guide V-2023.12-SP3 917 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Driven Power Switch Cell Sizing Feedback > close_rail_result > open_rail_result result2 The above example submits two RedHawk jobs with two RedHawk scripts to the LSF farm machines and specifies the directories for saving the analysis results as result1 and result2"}
{"instruction": "How do I - or gdsii-format file of the layout or a design exchange format (def) file of placed netlist data ready for a third-party router?", "response": "- or GDSII-format file of the layout or a Design Exchange Format (DEF) file of placed netlist data ready for a third-party router"}
{"instruction": "How do I 2023.12-sp3 429 chapter 5?", "response": "2023.12-SP3 429 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback \u25e6 Enable the reordering of clock-gating cells by using the -enable_icg_reordering true option"}
{"instruction": "How do I 5.0 m2 6.0} -shield_placement specifies the trunk shielding placement?", "response": "5.0 M2 6.0} -shield_placement Specifies the trunk shielding placement"}
{"instruction": "How do I 1.ctl fc_shell> save_block -as block1/postsynthesis synthesizing the top-level to synthesize the top-level, perform the following steps?", "response": "1.ctl fc_shell> save_block -as BLOCK1/PostSynthesis Synthesizing the Top-Level To synthesize the top-level, perform the following steps: 1"}
{"instruction": "How do I - computes the metal density for each metal layer from the minimum routing layer to the maximum routing layer to compute the metal density for specific layers, use the -select_layers option with the signoff_report_metal_density command?", "response": "- Computes the metal density for each metal layer from the minimum routing layer to the maximum routing layer To compute the metal density for specific layers, use the -select_layers option with the signoff_report_metal_density command"}
{"instruction": "How do I - to perform incremental global routing, use the -reuse_existing_global_route true option?", "response": "- To perform incremental global routing, use the -reuse_existing_global_route true option"}
{"instruction": "How do I - insertion of boundary cells in child blocks use the -insert_into_blocks option with the set_boundary_cell_rules command to recursively insert boundary cells in the child blocks?", "response": "- Insertion of boundary cells in child blocks Use the -insert_into_blocks option with the set_boundary_cell_rules command to recursively insert boundary cells in the child blocks"}
{"instruction": "How do I - if a specific clock gate cannot be collapsed, the tool tries to collapse upstream clock gates until it reaches the lowest level (closest to the source)?", "response": "- If a specific clock gate cannot be collapsed, the tool tries to collapse upstream clock gates until it reaches the lowest level (closest to the source)"}
{"instruction": "How do I 2023.12-sp3 736 chapter 8?", "response": "2023.12-SP3 736 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback The signoff_report_metal_density command uses the options that you specify to generate the command line to invoke the IC Validator tool"}
{"instruction": "How do I 0.5 (for an effective via cost of 1.5 times the base cost), use the following command?", "response": "0.5 (for an effective via cost of 1.5 times the base cost), use the following command: fc_shell> set_app_options \\ -name route.common.extra_via_off_grid_cost_multiplier_by_layer_name \\ -value {{M2 0.5}} Routing Must-Join Pins When a pin is defined as a must-join pin, the router connects all terminals of the pin as a single net"}
{"instruction": "How do I 2023.12-sp3 949 chapter 13?", "response": "2023.12-SP3 949 Chapter 13: ECO Flow Freeze Silicon ECO Flow Feedback Freeze Silicon ECO Flow Use this flow if your cell placement is fixed, and you can only change the metal and via mask patterns"}
{"instruction": "How do I - based metal fill insertion does not skip tracks between signal shapes and fill shapes?", "response": "- based metal fill insertion does not skip tracks between signal shapes and fill shapes"}
{"instruction": "How do I - if you need to promote clock data for a specific top-level clock, use the promote_clock_data -clocks {top_clock} -port_latency command?", "response": "- If you need to promote clock data for a specific top-level clock, use the promote_clock_data -clocks {top_clock} -port_latency command"}
{"instruction": "How do I - the tap cells used to replace the violating tap cells these cells are called replacement cells?", "response": "- The tap cells used to replace the violating tap cells These cells are called replacement cells"}
{"instruction": "How do I 2023.12-sp3 572 chapter 6?", "response": "2023.12-SP3 572 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Performing Design Rule Checking in an External Tool Calibre interfaceYou can perform design rule checking with the Calibre tool, convert the Calibre DRC error file to an Fusion Compiler error data file, and then report or view the errors in the Fusion Compiler tool"}
{"instruction": "How do I 2023.12-sp3 805 chapter 10?", "response": "2023.12-SP3 805 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback placement information of the instance is also removed, disrupting the relative placement structure"}
{"instruction": "How do I 2023.12-sp3 518 chapter 6?", "response": "2023.12-SP3 518 Chapter 6: Routing and Postroute Optimization Routing Application Options Feedback Setting the Rerouting Mode By default, Zroute can reroute nets as needed"}
{"instruction": "How do I 2023.12-sp3 804 chapter 10?", "response": "2023.12-SP3 804 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Assume a hierarchical relative placement group named top-rp contains three lower-level relative placement groups named rp1, rp2, and rp3"}
{"instruction": "How do I step 560 0; routing tracks the track information in the def file defines the routing grid for designs based on standard cells?", "response": "STEP 560 0; Routing Tracks The track information in the DEF file defines the routing grid for designs based on standard cells"}
{"instruction": "How do I 0.08%) phase3?", "response": "0.08%) phase3"}
{"instruction": "How do I 2023.12-sp3 847 chapter 11?", "response": "2023.12-SP3 847 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback Table 64 Top-Level Closure Checks, Policies, and Strategies (Continued) Check Description Strategy Supported Policies Supported References hier.block.refe rence_missing_p ort Checks whether a port is missing in the physical hierarchy reference Create missing ports in the reference block and update its location error, tolerate, repair MID, BOT hier.block.inst ance_bound_to_f rame Checks whether a physical hierarchy instance is bound to a frame view error, tolerate TOP hier.block.inst ance_with_desig n_type_macro Checks whether a physical hierarchy instance is bound to a macro error, tolerate TOP hier.top.estima ted_corner Checks whether the estimated corner is at top level error, tolerate TOP hier.block.miss ing_leaf_cell_l ocation Checks whether the location of a leaf cell of a physical hierarchy is missing Assign an approximate location inside the block boundary for the leaf cell (legality not considered) error, tolerate, repair MID, BOT hier.block.leaf _cell_outside_b oundary Checks whether the location of a leaf cell of a physical hierarchy is outside the physical hierarchy boundary Reassign the leaf cell location to the nearest location inside the block boundary (legality not considered) error, tolerate, repair MID, BOT hier.block.miss ing_child_block _instance_locat ion Checks whether the location of a child physical hierarchy instance is missing in the specified physical hierarchy Assign an approximate location for the lower-level subblock based on connectivity inside the block boundary (overlap removal not considered) error, tolerate, repair MID Fusion Compiler\u2122 User Guide V-2023.12-SP3 848 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback Table 64 Top-Level Closure Checks, Policies, and Strategies (Continued) Check Description Strategy Supported Policies Supported References hier.block.chil d_block_instanc e_outside_bound ary Checks whether the location of a child physical hierarchy instance is outside the specified physical hierarchy boundary Move the subblock to the nearest location inside the block boundary (overlap removal not considered)"}
{"instruction": "How do I 2023.12-sp3 156 chapter 2?", "response": "2023.12-SP3 156 Chapter 2: Preparing the Design Specifying Placement Settings Feedback By default, the tool uses the uses global route congestion map to identify highly congested areas that need cell expansion"}
{"instruction": "How do I - user-defined ignore pins these exceptions exclude clock endpoints that were derived as sink pins by the tool?", "response": "- User-defined ignore pins These exceptions exclude clock endpoints that were derived as sink pins by the tool"}
{"instruction": "How do I * to find the routing guides in a specific location, use the get_objects_by_location -classes routing_guide command?", "response": "* To find the routing guides in a specific location, use the get_objects_by_location -classes routing_guide command"}
{"instruction": "How do I 2023.12-sp3 786 chapter 10?", "response": "2023.12-SP3 786 Chapter 10: Physical Datapath With Relative Placement Adding Objects to a Group Feedback You can use hierarchical relative placement to simplify the expression of relative placement constraints"}
{"instruction": "How do I 2023.12-sp3 750 chapter 9?", "response": "2023.12-SP3 750 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Table 53 Bus Routing Style Constraints Option Description -valid_layers Specifies a list of the valid layers for trunk routing"}
{"instruction": "How do I 2023.12-sp3 895 chapter 12?", "response": "2023.12-SP3 895 Chapter 12: RedHawk and RedHawk-SC Fusion Running Rail Analysis with Multiple Rail Scenarios Feedback Figure 203 Error Status After Inserting PG Vias for Missing Vias The tool marks the error object as fixed The following example inserts PG vias for all error objects of the VDD nets reported by the analyze_rail -check_missing_via command: fc_shell> set errdm [open_drc_error_data rail_miss_via.VDD.err] fc_shell> set errs [get_drc_errors -error_data $errdm] fc_shell> fix_pg_missing_vias -error_data $errdm $errs Running Rail Analysis with Multiple Rail Scenarios To control scenarios for RedHawk Fusion or RedHawk-SC Fusion rail analysis: - Use the rail.scenario_name application option to specify a different design scenario for rail analysis"}
{"instruction": "How do I - shares (or reverses the sharing) of datapath operators - uses the carry-save arithmetic technique - extracts the data path - performs high-level arithmetic optimization on the extracted data path - explores better solutions that might involve a different resource-sharing configuration - makes tradeoffs between resource sharing and datapath optimization topics in this section - datapath extraction transforms arithmetic operators, such as addition, subtraction, and multiplication, into datapath blocks?", "response": "- Shares (or reverses the sharing) of datapath operators - Uses the carry-save arithmetic technique - Extracts the data path - Performs high-level arithmetic optimization on the extracted data path - Explores better solutions that might involve a different resource-sharing configuration - Makes tradeoffs between resource sharing and datapath optimization Topics in this section - Datapath Extraction Transforms arithmetic operators, such as addition, subtraction, and multiplication, into datapath blocks"}
{"instruction": "How do I note?", "response": "Note: The mesh add command is available only in RedHawk, not in RedHawk SC"}
{"instruction": "How do I 2023.12-sp3 384 chapter 5?", "response": "2023.12-SP3 384 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Scaling CCD Offsets to New Scenarios for Reporting Timing To copy concurrent clock and data (CCD) offsets to the new scenarios for consistent timing or QoR reports, use the copy_useful_skew command"}
{"instruction": "How do I note?", "response": "Note: By default, only the hard congestion data is saved in the design library"}
{"instruction": "How do I 2023.12-sp3 873 chapter 12?", "response": "2023.12-SP3 873 Chapter 12: RedHawk and RedHawk-SC Fusion An Overview for RedHawk Fusion and RedHawk-SC Fusion Feedback Figure 200 Required Steps for a Basic Rail Analysis Using RedHawk and RedHawk-SC Fusion Run rail analysis analyze_rail -voltage_drop Run PG electromigration analysis Check current violations Check rail analysis results Set application options set_app_options Read design data open_lib, open_block Specify ideal voltage sources create_taps analyze_rail -electromigration Running RedHawk Fusion Commands in the Background By default, when you execute the analyze_rail command to perform rail analysis, the RedHawk or RedHawk-SC tool is invoked to perform the specified analysis types with the input data and then load the analysis results back to the rail database when rail analysis is finished"}
{"instruction": "How do I - performing conventional leakage-power optimization - performing dynamic-power optimization - performing total-power optimization performing conventional leakage-power optimization to set up for conventional leakage-power optimization during the preroute optimization stage, perform the following?", "response": "- Performing Conventional Leakage-Power Optimization - Performing Dynamic-Power Optimization - Performing Total-Power Optimization Performing Conventional Leakage-Power Optimization To set up for conventional leakage-power optimization during the preroute optimization stage, perform the following: 1"}
{"instruction": "How do I - level module?", "response": "- level module"}
{"instruction": "How do I - specify the cells to consider by using the -cells option?", "response": "- Specify the cells to consider by using the -cells option"}
{"instruction": "How do I - to remove the metal fill only from specific layers, use the -select_layers option, as described in specifying the layers for metal fill insertion?", "response": "- To remove the metal fill only from specific layers, use the -select_layers option, as described in Specifying the Layers for Metal Fill Insertion"}
{"instruction": "How do I - the minimum bitwidth is three?", "response": "- The minimum bitwidth is three"}
{"instruction": "How do I - creating taps at absolute coordinates use the -layer and -point options to create taps at the specified coordinates?", "response": "- Creating taps at absolute coordinates Use the -layer and -point options to create taps at the specified coordinates"}
{"instruction": "How do I note?", "response": "Note: You can use this option only if the percentage of change to the block since the previous signoff_create_metal_fill run is less than the change threshold"}
{"instruction": "How do I - medium zroute uses a medium number of rip-up and reroute passes to resolve soft spacing rule violations?", "response": "- medium Zroute uses a medium number of rip-up and reroute passes to resolve soft spacing rule violations"}
{"instruction": "How do I 2023.12-sp3 782 chapter 10?", "response": "2023.12-SP3 782 Chapter 10: Physical Datapath With Relative Placement Relative Placement Flow Feedback - Handles flat and hierarchical designs"}
{"instruction": "How do I 2023.12-sp3 282 chapter 3?", "response": "2023.12-SP3 282 Chapter 3: Physical Synthesis Performing Design Analysis Feedback To report logic levels, 1"}
{"instruction": "How do I - area-based automatic ungrouping before initial mapping, the command estimates the area for unmapped hierarchies and removes small subdesigns?", "response": "- Area-based automatic ungrouping Before initial mapping, the command estimates the area for unmapped hierarchies and removes small subdesigns"}
{"instruction": "How do I note?", "response": "Note: -strategy is not applicable for the hierarchical checks"}
{"instruction": "How do I 0.5?", "response": "0.5"}
{"instruction": "How do I 2023.12-sp3 157 chapter 2?", "response": "2023.12-SP3 157 Chapter 2: Preparing the Design Specifying Placement Settings Feedback Table 11 Settings for Controlling the Effects of Pins During Placement (Continued) set_technology -node place.coarse"}
{"instruction": "How do I - internal dynamic power of the circuit is reduced?", "response": "- Internal dynamic power of the circuit is reduced"}
{"instruction": "How do I - reads the gate-level saif back into the fusion compiler tool?", "response": "- Reads the gate-level SAIF back into the Fusion Compiler tool"}
{"instruction": "How do I 2023.12-sp3 652 chapter 7?", "response": "2023.12-SP3 652 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Figure 133 Fixing a Maximum Vertical Edge Length Violation Tap Cell Spacing Rule The tap cell spacing rule restricts the distance between a target tap cell\u2019s oxide diffusion (OD) layer and the OD layers of its neighboring cells on the left and right sides"}
{"instruction": "How do I 2023.12-sp3 136 chapter 2?", "response": "2023.12-SP3 136 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Option Description -clear Specifies to remove all clock-gating inclusion or exclusion for the specified list of objects"}
{"instruction": "How do I 2023.12-sp3 257 chapter 3?", "response": "2023.12-SP3 257 Chapter 3: Physical Synthesis Performing Test Insertion and Scan Synthesis Feedback - Certain endpoints by specifying a file containing the endpoints by using the ccd.targeted_ccd_end_points_file application option, as shown in the following example: fc_shell> set_app_options \\ -name ccd.targeted_ccd_end_points_file \\ -value endpoint_targets.tcl If you specify both path groups and endpoints, the tool optimizes only the specified endpoints that are in the specified path groups"}
{"instruction": "How do I note?", "response": "Note: You cannot display the RedHawk signoff analysis results in the Fusion Compiler GUI"}
{"instruction": "How do I 100) 0 0 1 1 2 3 3 4 2 4 fusion compiler\u2122 user guide v-2023.12-sp3 795 chapter 10?", "response": "100) 0 0 1 1 2 3 3 4 2 4 Fusion Compiler\u2122 User Guide V-2023.12-SP3 795 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Aligning Leaf Cells Within a Column You can align the leaf cells in a column of a relative placement group by using the following alignment methods: - Left alignment (default) - Right alignment - Pin alignment Controlling the cell alignment can improve the timing and routability of your design"}
{"instruction": "How do I - -lib_cell_output specifies the output pin of the library cell to connect, if it has multiple outputs?", "response": "- -lib_cell_output specifies the output pin of the library cell to connect, if it has multiple outputs"}
{"instruction": "How do I - not fanin-based sequentially gated registers -------------------------------------------------------------------------- register | reason for not gating | what's next? -------------------------------------------------------------------------- q2_reg[0] | register contains object different than edge-triggered flip-flops in its transitive fanin | check the register transitive fanin q2_reg[4] | register contains object different than edge-triggered flip-flops in its transitive fanin | check the register transitive fanin u/reg1_reg[2] | register enable function is not a cover of the transitive fanin enable function | check the register enable condition -------------------------------------------------------------------------- total 7 fusion compiler\u2122 user guide v-2023.12-sp3 320 chapter 4?", "response": "- Not fanin-based sequentially gated registers -------------------------------------------------------------------------- Register | Reason for not gating | What's next? -------------------------------------------------------------------------- q2_reg[0] | Register contains object different than edge-triggered flip-flops in its transitive fanin | Check the register transitive fanin q2_reg[4] | Register contains object different than edge-triggered flip-flops in its transitive fanin | Check the register transitive fanin u/reg1_reg[2] | Register enable function is not a cover of the transitive fanin enable function | Check the register enable condition -------------------------------------------------------------------------- Total 7 Fusion Compiler\u2122 User Guide V-2023.12-SP3 320 Chapter 4: Clock Gating Reporting Clock-Gating Results Feedback Reporting Clock-Gating Results After compiling your design, you can check the results using the report_clock_gating command"}
{"instruction": "How do I 2023.12-sp3 667 chapter 8?", "response": "2023.12-SP3 667 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Table 43 Application Options for Signoff Design Rule Checking (Continued) Application option Default Description signoff.check_drc"}
{"instruction": "How do I 2023.12-sp3 998 chapter 13?", "response": "2023.12-SP3 998 Chapter 13: ECO Flow Swapping Variant Cell Feedback Figure 227 Calculation for Variant siteId Running and Placing Group Repeaters Use the add_group_repeaters and place_group_repeaters commands to display the summary report for variant cell swapping in command cell collections"}
{"instruction": "How do I 2023.12-sp3 788 chapter 10?", "response": "2023.12-SP3 788 Chapter 10: Physical Datapath With Relative Placement Adding Objects to a Group Feedback Figure 170 shows the process of using hierarchical relative placement to build this structure"}
{"instruction": "How do I 2023.12-sp3 231 chapter 3?", "response": "2023.12-SP3 231 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Direction Name Description Cell type QN Inverting output Flip-flop or latch During technology mapping, the tool uses the SEQGEN as the starting point for mapping"}
{"instruction": "How do I 2023.12-sp3 811 chapter 10?", "response": "2023.12-SP3 811 Chapter 10: Physical Datapath With Relative Placement Analyzing Relative Placement Groups Feedback legalize_rp_groups command for incremental relative placement groups reduces the turnaround time"}
{"instruction": "How do I 2023.12-sp3 402 chapter 5?", "response": "2023.12-SP3 402 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback perform tap insertion and global clock tree (H-tree) synthesis by using the synthesize_regular_multisource_clock_trees command, as described in Performing Automated Tap Insertion and H-Tree Synthesis"}
{"instruction": "How do I - application-defined u - user-defined i - importable from design/library (for user-defined) s - settable b - subscripted attribute name object type properties constraints ------------------------------------------------------------------------- ------- fusion compiler\u2122 user guide v-2023.12-sp3 888 chapter 12?", "response": "- Application-defined U - User-defined I - Importable from design/library (for user-defined) S - Settable B - Subscripted Attribute Name Object Type Properties Constraints ------------------------------------------------------------------------- ------- Fusion Compiler\u2122 User Guide V-2023.12-SP3 888 Chapter 12: RedHawk and RedHawk-SC Fusion Specifying Ideal Voltage Sources as Taps Feedback context tap string A integrity, rail, session full_name tap string A is_valid_location tap boolean A layer_name tap string A layer_number tap int A net tap string A object_class tap string A parasitics tap string A position tap coord A static_current tap double A type tap string A absolute_coord, auto_pg, cell_coord, cell_pg, lib_cell_coord, lib_cell_pg, signal, terminal, top_pg fc_shell> get_attribute [get_taps Tap_1437] is_valid_location true Finding Invalid Taps To find taps that fail the validity checking, use the get_taps command to report the taps that have is_valid_location attribute set to false"}
{"instruction": "How do I 0.05 0.05} \\ -lower_enclosure {0.02 0.0} -upper_enclosure {0.0 0.2} \\ to create a via definition with an alternating 2x2 cut pattern in which the lower-left cut is omitted, use the following command?", "response": "0.05 0.05} \\ -lower_enclosure {0.02 0.0} -upper_enclosure {0.0 0.2} \\ To create a via definition with an alternating 2x2 cut pattern in which the lower-left cut is omitted, use the following command: fc_shell> create_via_def design_via12 -cut_pattern \"01 10\" To report information about the user-defined via definitions, use the report_via_defs command"}
{"instruction": "How do I - starting the gui - closing the gui fusion compiler\u2122 user guide v-2023.12-sp3 44 chapter 1?", "response": "- Starting the GUI - Closing the GUI Fusion Compiler\u2122 User Guide V-2023.12-SP3 44 Chapter 1: Working With the Fusion Compiler Tool Working With the 3DIC Compiler User Interfaces Feedback Starting the CLI The CLI interface is a text-only environment in which you enter commands at the command-line prompt"}
{"instruction": "How do I 2023.12-sp3 563 chapter 6?", "response": "2023.12-SP3 563 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Analyzing the Routing Results You can analyze the routing results by reporting on the cell placement and routing statistics"}
{"instruction": "How do I - the region in which to insert tap cells use the -voltage area option to restrict the tap cell insertion to the specified voltage areas?", "response": "- The region in which to insert tap cells Use the -voltage area option to restrict the tap cell insertion to the specified voltage areas"}
{"instruction": "How do I - all unplaced cells, use the -unplaced_cells option?", "response": "- All unplaced cells, use the -unplaced_cells option"}
{"instruction": "How do I - specify different library cells for different voltage areas, use the -voltage_area_specific_lib_cells option and specify the list of library cells using the {va1 lib_cell1 va2 lib_cell2 ...} format?", "response": "- Specify different library cells for different voltage areas, use the -voltage_area_specific_lib_cells option and specify the list of library cells using the {va1 lib_cell1 va2 lib_cell2 ...} format"}
{"instruction": "How do I 2023.12-sp3 776 chapter 9?", "response": "2023.12-SP3 776 Chapter 9: Routing Using Custom Router Using a DDR Routing Flow Feedback Figure 165 A Basic DDR Flow Prepare input data Run custom routing Insert buffer cells Run ECO routing Define single-loop lengthening Trimming Define net bundles Define and apply routing rules route_custom -nets Set the length match route_custom -nets add_buffer_on_route route_eco -nets route_detail -incremental remove_redundant_shapes create_bundle create_routing_rule set_routing_rule Run custom routing create_wire_matching To perform routing on a DDR design with Custom Router, 1"}
{"instruction": "How do I - specify a minimum distance between eco cells that are mapped to programmable filler cells by using the -min_filler_distance option?", "response": "- Specify a minimum distance between ECO cells that are mapped to programmable filler cells by using the -min_filler_distance option"}
{"instruction": "How do I 2023.12-sp3 874 chapter 12?", "response": "2023.12-SP3 874 Chapter 12: RedHawk and RedHawk-SC Fusion Setting Up the Executables Feedback Note: When back-annotating the analysis results from the previous run after moving nets in the design, the instance-based map reflects the updated instance location change, but the parasitic map does not"}
{"instruction": "How do I - -cell cell creates the routing blockage in a different physical cell?", "response": "- -cell cell Creates the routing blockage in a different physical cell"}
{"instruction": "How do I 2023.12-sp3 568 chapter 6?", "response": "2023.12-SP3 568 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Figure 119 Global Route Overflow on Global Routing Cell Performing Design Rule Checking Using Zroute To use Zroute to check the routing design rules defined in the technology file, run the check_routes command"}
{"instruction": "How do I - to ignore the connections of specific pins on eco cells, use the -ignore_pin_connection option with the place_eco_cells command?", "response": "- To ignore the connections of specific pins on ECO cells, use the -ignore_pin_connection option with the place_eco_cells command"}
{"instruction": "How do I 2.0 - to specify the minimum spacing values for each layer, use the following syntax?", "response": "2.0 - To specify the minimum spacing values for each layer, use the following syntax: create_routing_rule rule_name -spacings { layer1 {spacing11 spacing12 .."}
{"instruction": "How do I - minimizing large displacements during legalization - optimizing pin access during legalization - enabling advanced pg net checks fusion compiler\u2122 user guide v-2023.12-sp3 162 chapter 2?", "response": "- Minimizing Large Displacements During Legalization - Optimizing Pin Access During Legalization - Enabling Advanced PG Net Checks Fusion Compiler\u2122 User Guide V-2023.12-SP3 162 Chapter 2: Preparing the Design Specifying Legalization Settings Feedback - Enabling Advanced Legalization Algorithms - Setting Up for Variant-Aware Legalization - Checking if Library Cells Are Legally Placeable Minimizing Large Displacements During Legalization To minimize large displacements of cells during legalization, enable - Orientation optimization by setting the place.legalize.optimize_orientations application option to true"}
{"instruction": "How do I - -name blockage_name specifies a name for the routing blockage?", "response": "- -name blockage_name Specifies a name for the routing blockage"}
{"instruction": "How do I 2023.12-sp3 863 chapter 11?", "response": "2023.12-SP3 863 Chapter 11: Hierarchical Implementation Transparent Hierarchy Optimization Feedback respective blocks, but it is global at the same time, ignoring pin locations to get straight paths"}
{"instruction": "How do I - to create virtual connections for eco cells and use them during eco placement, instead of the actual connections, 1?", "response": "- To create virtual connections for ECO cells and use them during ECO placement, instead of the actual connections, 1"}
{"instruction": "How do I - to create a rectangular routing blockage, use the -boundary option to specify the lower-left and upper-right corners of the rectangle using the following syntax?", "response": "- To create a rectangular routing blockage, use the -boundary option to specify the lower-left and upper-right corners of the rectangle using the following syntax: { {llx lly} {urx ury} }"}
{"instruction": "How do I 100.0 200.0} -nocheck tap attributes during validation checking, the tool marks each inserted tap object with the is_valid_location attribute to indicate its validity?", "response": "100.0 200.0} -nocheck Tap Attributes During validation checking, the tool marks each inserted tap object with the is_valid_location attribute to indicate its validity"}
{"instruction": "How do I 2023.12-sp3 696 chapter 8?", "response": "2023.12-SP3 696 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Setting Options for Interactive Design Rule Checking Before you run interactive design rule checking, configure the run by setting the application options shown in Table 47"}
{"instruction": "How do I - standard filler cell insertion controlling cell-based filler cell insertion you can control the following aspects of the filler cell insertion with the create_left_right_filler_cells command?", "response": "- Standard Filler Cell Insertion Controlling Cell-Based Filler Cell Insertion You can control the following aspects of the filler cell insertion with the create_left_right_filler_cells command: - The region in which to insert the filler cells By default, the command inserts filler cells next to the specified standard cells in the entire block"}
{"instruction": "How do I 2023.12-sp3 889 chapter 12?", "response": "2023.12-SP3 889 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback the minimum distance among all the other rectangles"}
{"instruction": "How do I - only the cells that have changed due to eco operations, use the -eco_changed_cells option?", "response": "- Only the cells that have changed due to ECO operations, use the -eco_changed_cells option"}
{"instruction": "How do I 2023.12-sp3 751 chapter 9?", "response": "2023.12-SP3 751 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Creating Differential Groups To create a differential group or a differential pair for the nets, bundles, or topology edges, use the create_differential_group command"}
{"instruction": "How do I - tries to fix all design rule violations detected in the previous signoff drc run except those design rules that have more than 1000 violations - performs drc fixing on data nets for the whole block to modify the regions for design rule fixing, use one or both of the following options?", "response": "- Tries to fix all design rule violations detected in the previous signoff DRC run except those design rules that have more than 1000 violations - Performs DRC fixing on data nets for the whole block To modify the regions for design rule fixing, use one or both of the following options: \u25e6 -coordinates This option restricts design rule fixing to the specified regions"}
{"instruction": "How do I - live or by clicking the gear icon ( ) in the drc toolbar?", "response": "- Live or by clicking the gear icon ( ) in the DRC toolbar"}
{"instruction": "How do I - the initial routing phase (phase 0), in which the tool routes the unconnected nets and calculates the overflow for each global routing cell - the rerouting phases, in which the tool tries to reduce congestion by ripping up and rerouting nets around global routing cells with overflows the tool might perform several rerouting phases?", "response": "- The initial routing phase (phase 0), in which the tool routes the unconnected nets and calculates the overflow for each global routing cell - The rerouting phases, in which the tool tries to reduce congestion by ripping up and rerouting nets around global routing cells with overflows The tool might perform several rerouting phases"}
{"instruction": "How do I - to specify the mode in which to legalize, use the -legalize_mode option with one of the following settings?", "response": "- To specify the mode in which to legalize, use the -legalize_mode option with one of the following settings: \u25e6 free_site_only When you specify this setting, the default, the tool legalizes the ECO cells on free sites without moving preexisting cells"}
{"instruction": "How do I - to report the nondefault routing rule used for the clock nets, use -type routing_rules?", "response": "- To report the nondefault routing rule used for the clock nets, use -type routing_rules"}
{"instruction": "How do I - capacitance histogram to report the capacitance of each sink in a histogram format, use the -histogram_type capacitance option?", "response": "- Capacitance histogram To report the capacitance of each sink in a histogram format, use the -histogram_type capacitance option"}
{"instruction": "How do I 2023.12-sp3 968 chapter 13?", "response": "2023.12-SP3 968 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback Figure 220 Buffer Patterns for a Vertical Bus 2 3 First buffer 2 2"}
{"instruction": "How do I 2023.12-sp3 894 chapter 12?", "response": "2023.12-SP3 894 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback Figure 202 Opening Error Data from the Error Browser See Also - Specifying RedHawk and RedHawk-SC Working Directories Fixing Missing Vias To fix the missing vias by inserting PG vias based on the specified DRC error objects written by the analyze_rail command, use the fix_pg_missing_vias command"}
{"instruction": "How do I - the report_fanin_sequential_clock_gating_objects command this command lists the settings explicitly set with the set_fanin_sequential_clock_gating_objects command?", "response": "- The report_fanin_sequential_clock_gating_objects command This command lists the settings explicitly set with the set_fanin_sequential_clock_gating_objects command"}
{"instruction": "How do I 2023.12-sp3 775 chapter 9?", "response": "2023.12-SP3 775 Chapter 9: Routing Using Custom Router Using a DDR Routing Flow Feedback use the custom.route.distance_to_net_pin application option"}
{"instruction": "How do I - to remove specific fill shapes, use the remove_shapes or remove_fill_cells commands?", "response": "- To remove specific fill shapes, use the remove_shapes or remove_fill_cells commands"}
{"instruction": "How do I - static (leakage) power this is the energy dissipated even when there are no transitions in the circuit?", "response": "- Static (leakage) power This is the energy dissipated even when there are no transitions in the circuit"}
{"instruction": "How do I - (optional) by default, the tool uses the redhawk/redhawk-sc power analysis feature to calculate the power consumption of the specified power and ground network?", "response": "- (Optional) By default, the tool uses the RedHawk/RedHawk-SC power analysis feature to calculate the power consumption of the specified power and ground network"}
{"instruction": "How do I 75) and (230, 200), use the following command?", "response": "75) and (230, 200), use the following command: create_placement_blockage -boundary {120 75 230 200} \\ -type hard_macro Note: Hard macro placement blockages are honored during placement, legalization, and optimization"}
{"instruction": "How do I 027) the tool applies the maximum density and congestion-driven maximum utilization settings independently to each placeable area such as a voltage area or exclusive move bound, rather than taking an average over the entire block?", "response": "027) The tool applies the maximum density and congestion-driven maximum utilization settings independently to each placeable area such as a voltage area or exclusive move bound, rather than taking an average over the entire block"}
{"instruction": "How do I - the metal shapes are separated the space specified by the spacing_value argument the spacing value must be greater than or equal to 0?", "response": "- The metal shapes are separated the space specified by the spacing_value argument The spacing value must be greater than or equal to 0"}
{"instruction": "How do I - the filler cells that can be used to replace the violating filler cells these filler cells are called unconstrained cells; they are not considered when measuring the stack height?", "response": "- The filler cells that can be used to replace the violating filler cells These filler cells are called unconstrained cells; they are not considered when measuring the stack height"}
{"instruction": "How do I - as a percentage delta against the baseline - as an absolute delta against the baseline (shown in italic) for example, as a percentage delta, the nve number shows 2.7% fewer failing endpoints than the baseline?", "response": "- as a percentage delta against the baseline - as an absolute delta against the baseline (shown in italic) For example, as a percentage delta, the NVE number shows 2.7% fewer failing endpoints than the baseline: As an absolute delta, the NVE number shows 65 fewer failing endpoints than the baseline: See Also - Sorting and Filtering the Data - Exploring the Detailed Comparison Data Fusion Compiler\u2122 User Guide V-2023.12-SP3 273 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Sorting and Filtering the Data You can sort and filter the run data to reveal patterns in the results and determine the parameters you want to explore further"}
{"instruction": "How do I - to move a voltage area shape to the bottom, use the -bottom option?", "response": "- To move a voltage area shape to the bottom, use the -bottom option"}
{"instruction": "How do I note?", "response": "Note: The IC Validator results for the initial signoff DRC run are stored in the signoff_drc_run_init directory"}
{"instruction": "How do I 0) and its upper-right corner at (100, 100), use the following command?", "response": "0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_guide -boundary {{0.0 0.0} {100.0 100.0}} \\ -layers {M1 M2} -switch_preferred_direction Note: If a switch-preferred-direction routing guide overlaps with a preferred- direction-only routing guide, the switch-preferred-direction routing guide takes precedence"}
{"instruction": "How do I 659) ..?", "response": "659) .."}
{"instruction": "How do I - derive cut mask constraints for the specified nets or vias?", "response": "- Derive cut mask constraints for the specified nets or vias"}
{"instruction": "How do I - when you set this application option to medium, the tool rips up and reroutes the newly critical nets only if doing so does not increase congestion?", "response": "- When you set this application option to medium, the tool rips up and reroutes the newly critical nets only if doing so does not increase congestion"}
{"instruction": "How do I - a threshold for the cell voltage drop, as a percentage of the supply voltage, by using the ccd.voltage_drop_voltage_threshold application option?", "response": "- A threshold for the cell voltage drop, as a percentage of the supply voltage, by using the ccd.voltage_drop_voltage_threshold application option"}
{"instruction": "How do I - maximum open area, which specifies the maximum size of a square area that contains no polygons and does not interact with any polygons this rule is checked if it is defined?", "response": "- Maximum open area, which specifies the maximum size of a square area that contains no polygons and does not interact with any polygons This rule is checked if it is defined"}
{"instruction": "How do I 2023.12-sp3 703 chapter 8?", "response": "2023.12-SP3 703 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback 6"}
{"instruction": "How do I - can reduce the number of lines of relative placement information you need to write?", "response": "- Can reduce the number of lines of relative placement information you need to write"}
{"instruction": "How do I - reroutes overlapping wires?", "response": "- Reroutes overlapping wires"}
{"instruction": "How do I - limit it to specific clock by using the -clocks option?", "response": "- Limit it to specific clock by using the -clocks option"}
{"instruction": "How do I 2023.12-sp3 575 chapter 6?", "response": "2023.12-SP3 575 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Reporting the Routing Results To report statistics about the routing results, use the report_design -routing command"}
{"instruction": "How do I 0.02812498807907104 the following example retrieves the static_power attribute for the cella cell?", "response": "0.02812498807907104 The following example retrieves the static_power attribute for the cellA cell"}
{"instruction": "How do I - performs design rule checking on the entire block \u25e6 to perform design rule checking only on those areas of the block that have been modified since the last run, use the -auto_eco option?", "response": "- Performs design rule checking on the entire block \u25e6 To perform design rule checking only on those areas of the block that have been modified since the last run, use the -auto_eco option"}
{"instruction": "How do I 1.nlib block1 fc_shell> commit_block -library block2.nlib block2 fc_shell> save_lib -all 5?", "response": "1.nlib BLOCK1 fc_shell> commit_block -library BLOCK2.nlib BLOCK2 fc_shell> save_lib -all 5"}
{"instruction": "How do I 0.2?", "response": "0.2"}
{"instruction": "How do I - provides a method for maintaining structured placement for legacy or intellectual property (ip) designs?", "response": "- Provides a method for maintaining structured placement for legacy or intellectual property (IP) designs"}
{"instruction": "How do I 2.4 units and of type stripe?", "response": "2.4 units and of type stripe"}
{"instruction": "How do I 2023.12-sp3 141 chapter 2?", "response": "2023.12-SP3 141 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Note: Soft placement blockages are honored during placement, but not during legalization, optimization, or clock tree synthesis"}
{"instruction": "How do I - reduces clock network power dissipation - relaxes datapath timing - reduces congestion by eliminating feedback multiplexer loops for designs that have large register banks, clock gating can save power and area by reducing the number of gates in the design?", "response": "- Reduces clock network power dissipation - Relaxes datapath timing - Reduces congestion by eliminating feedback multiplexer loops For designs that have large register banks, clock gating can save power and area by reducing the number of gates in the design"}
{"instruction": "How do I - generate an eco cell to spare cell mapping file by using the -write_map_file command?", "response": "- Generate an ECO cell to spare cell mapping file by using the -write_map_file command"}
{"instruction": "How do I - timing checks specific to top-level closure by using the check_design -checks hier_timing command - all timing checks, including those specific to top-level closure, by using the check_design -checks timing command - preplacement checks specific to top-level closure by using the check_design -checks hier_preplacement command - all preplacement checks, including those specific to top-level closure, by using the check_design -checks preplacement command fusion compiler\u2122 user guide v-2023.12-sp3 845 chapter 11?", "response": "- Timing checks specific to top-level closure by using the check_design -checks hier_timing command - All timing checks, including those specific to top-level closure, by using the check_design -checks timing command - Preplacement checks specific to top-level closure by using the check_design -checks hier_preplacement command - All preplacement checks, including those specific to top-level closure, by using the check_design -checks preplacement command Fusion Compiler\u2122 User Guide V-2023.12-SP3 845 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback You can generate an EMS database for the check_design command and view it in the GUI, similar to the check_hier_design command"}
{"instruction": "How do I - -coordinates or -excluded_coordinates, which restrict the regions on which to perform metal fill insertion for more information about these options, see specifying the regions for metal fill insertion?", "response": "- -coordinates or -excluded_coordinates, which restrict the regions on which to perform metal fill insertion For more information about these options, see Specifying the Regions for Metal Fill Insertion"}
{"instruction": "How do I 2023.12-sp3 828 chapter 11?", "response": "2023.12-SP3 828 Chapter 11: Hierarchical Implementation Performing Prechecks for Hierarchical Synthesis Flows Feedback Example Script of Hierarchical Synthesis Using ETMs The following script shows an example of the hierarchical synthesis flow: # Specify reference libraries set REF_LIBS ${std_cell}.ndm lappend REF_LIBS ${block_design}_etm.ndm create_lib -tech ${TECH_FILE} -ref_libs $REF_LIBS ${DESIGN_NAME} # Read the RTL design analyze -format verilog [list $rtl_list] elaborate ${DESIGN_NAME} #ETM.ndm in ref_lib is used to link cell instances set_top_module ${DESIGN_NAME} # Load UPF for ETM cell instance load_upf ${block_design}.upf -scope cell_instance # Read test model for ETM cell instance read_test_model ${block_design}.mapped.ctl .."}
{"instruction": "How do I - -excluded_coordinates this option prevents metal fill insertion in the specified regions?", "response": "- -excluded_coordinates This option prevents metal fill insertion in the specified regions"}
{"instruction": "How do I 2023.12-sp3 209 chapter 2?", "response": "2023.12-SP3 209 Chapter 2: Preparing the Design Applying Mega-Switch Command Settings Feedback set_hpc_options -core A72 -stage clock_opt_opto .."}
{"instruction": "How do I 2023.12-sp3 945 chapter 12?", "response": "2023.12-SP3 945 Chapter 12: RedHawk and RedHawk-SC Fusion Querying Attributes Feedback Figure 216 Checking High Voltage Drop Caused by Overlapping Timing Window (II) See Also - Generating Hotspots - Reporting Hotspots - Removing Hotspots Querying Attributes When rail analysis or missing via checking is complete, use the get_attribute attribute to query the results stored in the RedHawk working directory"}
{"instruction": "How do I note?", "response": "Note: You can use this option with the -select_rules option to customize the set of rules checked by the signoff_check_drc command"}
{"instruction": "How do I noted?", "response": "noted"}
{"instruction": "How do I 2023.12-sp3 208 chapter 2?", "response": "2023.12-SP3 208 Chapter 2: Preparing the Design Applying Mega-Switch Command Settings Feedback When using this command, perform the following steps before placement, optimization, and routing: 1"}
{"instruction": "How do I note?", "response": "Note: A FAA-Base-Beta license is required to run the preplace_group_repeaters command"}
{"instruction": "How do I 2023.12-sp3 387 chapter 5?", "response": "2023.12-SP3 387 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Generating Interclock Delay Balancing Constraints Automatically The Fusion Compiler tool can automatically generate the interclock delay balancing constraints based on the timing relationships between the clocks"}
{"instruction": "How do I - invalid real metal via cut blockages in the library cells to enable this check, use the -check_lib_via_cut_blockage true option?", "response": "- Invalid real metal via cut blockages in the library cells To enable this check, use the -check_lib_via_cut_blockage true option"}
{"instruction": "How do I - uses one uniform partition for the first iteration and adjusts the partitioning for subsequent iterations zroute uses the single uniform partition for the first iteration to generate all drc violations for the chip at the same time?", "response": "- Uses one uniform partition for the first iteration and adjusts the partitioning for subsequent iterations Zroute uses the single uniform partition for the first iteration to generate all DRC violations for the chip at the same time"}
{"instruction": "How do I 2023.12-sp3 418 chapter 5?", "response": "2023.12-SP3 418 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback - To specify the direction of the spines, when creating a clock spine structure and the tool is not detecting and using existing spines, use the -spine_direction option"}
{"instruction": "How do I 2023.12-sp3 511 chapter 6?", "response": "2023.12-SP3 511 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback The following figure shows the simplified structure: Figure 110 Single-Level Pattern-Based Must-Join Pin Connection The single-level structure shown in Figure 110 is the default structure used for a pattern- based must-join connection"}
{"instruction": "How do I 0.05 for the other non-mandatory inputs to further refine the command action, see the man page for the size_power_switches command?", "response": "0.05 For the other non-mandatory inputs to further refine the command action, see the man page for the size_power_switches command"}
{"instruction": "How do I 2023.12-sp3 456 chapter 6?", "response": "2023.12-SP3 456 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback Inserting Via Ladders To insert via ladders, use the insert_via_ladders command"}
{"instruction": "How do I - the maximum stacking height to specify the maximum stacking height, use the -max_constraint_length option?", "response": "- The maximum stacking height To specify the maximum stacking height, use the -max_constraint_length option"}
{"instruction": "How do I 2023.12-sp3 310 chapter 4?", "response": "2023.12-SP3 310 Chapter 4: Clock Gating Controlling the Number of Clock-Gate Levels Feedback The following usage notes apply: - New clock gates inherit the constraints set by the set_clock_gate_transformations, set_clock_gate_style, set_dont_touch, set_size_only, set_lib_cell_purpose, and set_boundary_optimization commands"}
{"instruction": "How do I note?", "response": "Note: Mask constraints are used only for the precolored flow; they are not necessary in the uncolored flow"}
{"instruction": "How do I 0.2 ns, so it defines a single balance group that contains clocks c and d?", "response": "0.2 ns, so it defines a single balance group that contains clocks C and D"}
{"instruction": "How do I - net shielding and differential pairs - matched length - variable width and space - pin width matching and tapering custom router supports the following fusion compiler nondefault routing rules?", "response": "- Net shielding and differential pairs - Matched length - Variable width and space - Pin width matching and tapering Custom Router supports the following Fusion Compiler nondefault routing rules: - Routing layers and vias - Routing width and spacing - Routing grids - Inter- and intra-group spacing - Taper halo - Routing blockage Fusion Compiler\u2122 User Guide V-2023.12-SP3 747 Chapter 9: Routing Using Custom Router Before Using Custom Router Feedback - Routing corridors - Shielding Figure 153 shows the basic Custom Router flow"}
{"instruction": "How do I - the nets, bundles, and topology edges to which the constraint group applies use the -for option?", "response": "- The nets, bundles, and topology edges to which the constraint group applies Use the -for option"}
{"instruction": "How do I 2023.12-sp3 973 chapter 13?", "response": "2023.12-SP3 973 Chapter 13: ECO Flow Placing ECO Cells Feedback - To place ECO cells closer to fixed points, such as I/O pads or macro cells, specify a weight for the nets connected to the fixed cells by using the -fixed_connection_net_weight option"}
{"instruction": "How do I * tech_lib/clk_inv*} fc_shell> derive_clock_cell_references fc_shell> synthesize_clock_trees instead of automatically specifying the equivalent library cells of the preexisting clock tree cells as clock tree references, you can generate a tcl script that specifies the equivalent library cells of the preexisting clock tree cells as clock tree references?", "response": "* tech_lib/clk_inv*} fc_shell> derive_clock_cell_references fc_shell> synthesize_clock_trees Instead of automatically specifying the equivalent library cells of the preexisting clock tree cells as clock tree references, you can generate a Tcl script that specifies the equivalent library cells of the preexisting clock tree cells as clock tree references"}
{"instruction": "How do I 2023.12-sp3 39 chapter 1?", "response": "2023.12-SP3 39 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback Figure 3 compares the traditional UPF flow with the golden UPF flow"}
{"instruction": "How do I 2000.0 -force gcr_length_limit_a2 fusion compiler\u2122 user guide v-2023.12-sp3 757 chapter 9?", "response": "2000.0 -force gcr_length_limit_a2 Fusion Compiler\u2122 User Guide V-2023.12-SP3 757 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Figure 156 Minimum Wire Length Constraint for the a2/A Pin Defining Matching Wire Lengths To define a group of nets or pin-to-pin connections that must have the same wire length, use the create_wire_matching command"}
{"instruction": "How do I 2023.12-sp3 844 chapter 11?", "response": "2023.12-SP3 844 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback browser in the Fusion Compiler GUI"}
{"instruction": "How do I - the nets, bundles, and topology edges to which the constraint group applies use the -for option?", "response": "- The nets, bundles, and topology edges to which the constraint group applies Use the -for option"}
{"instruction": "How do I note that the cell locations are flipped when the row is flipped?", "response": "Note that the cell locations are flipped when the row is flipped"}
{"instruction": "How do I 2023.12-sp3 585 chapter 7?", "response": "2023.12-SP3 585 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback - The naming convention used to identify the inserted tap cell instances By default, the tool uses the following naming convention for inserted tap cells: tapfiller!library_cell_name!number Use the -separator option to change the separator character from its default of \u201c!.\u201d To identify the tap cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I - specify a maximum number of rows by using the -max_rp_rows option?", "response": "- Specify a maximum number of rows by using the -max_rp_rows option"}
{"instruction": "How do I 20) and (100,200), use the following command?", "response": "20) and (100,200), use the following command: create_placement_blockage -name rp_only -type allow_rp_only \\ -boundary {10 20 100 200} -blocked_percentage 20 These blockages allows the tool to place relative placement groups, which are usually large structures, without disturbing the placement of other cells"}
{"instruction": "How do I note?", "response": "Note: The settings specified by the set_boundary_cell_rules command are saved in the design library"}
{"instruction": "How do I - open_lib this command opens the specified library, makes that library the current library, and opens all its associated reference libraries?", "response": "- open_lib This command opens the specified library, makes that library the current library, and opens all its associated reference libraries"}
{"instruction": "How do I - introduction to zroute - basic zroute flow - prerequisites for routing - defining vias - inserting via ladders - checking routability - routing constraints - routing application options - routing clock nets - routing critical nets - routing secondary power and ground pins - routing signal nets - shielding nets - performing postroute optimization - analyzing and fixing signal electromigration violations - performing eco routing - routing nets in the gui - cleaning up routed nets fusion compiler\u2122 user guide v-2023.12-sp3 438 chapter 6?", "response": "- Introduction to Zroute - Basic Zroute Flow - Prerequisites for Routing - Defining Vias - Inserting Via Ladders - Checking Routability - Routing Constraints - Routing Application Options - Routing Clock Nets - Routing Critical Nets - Routing Secondary Power and Ground Pins - Routing Signal Nets - Shielding Nets - Performing Postroute Optimization - Analyzing and Fixing Signal Electromigration Violations - Performing ECO Routing - Routing Nets in the GUI - Cleaning Up Routed Nets Fusion Compiler\u2122 User Guide V-2023.12-SP3 438 Chapter 6: Routing and Postroute Optimization Introduction to Zroute Feedback - Analyzing the Routing Results - Saving Route Information - Deriving Mask Colors - Inserting and Removing Cut Metal Shapes Introduction to Zroute Zroute has five routing engines: global routing, track assignment, detail routing, ECO routing, and routing verification"}
{"instruction": "How do I note?", "response": "Note: By default, design views are not included in the cell libraries"}
{"instruction": "How do I notes the name of the existing reference and %d denotes the smallest integer value that forms a unique design name?", "response": "notes the name of the existing reference and %d denotes the smallest integer value that forms a unique design name"}
{"instruction": "How do I note that you can specify one or more shapes when using the create_voltage_area command, but only a single shape in each create_voltage_area_shape command?", "response": "Note that you can specify one or more shapes when using the create_voltage_area command, but only a single shape in each create_voltage_area_shape command"}
{"instruction": "How do I 2023.12-sp3 778 chapter 9?", "response": "2023.12-SP3 778 Chapter 9: Routing Using Custom Router Using a DDR Routing Flow Feedback If you define multiple matching boxes at step 3, you need to run the route_custom command on each matching box"}
{"instruction": "How do I - for diode mode 4, the maximum antenna ratio for the net is computed by using the formula from table 37 using the sum of the diode-protection values of the diodes, (0.5+1.0+1.5) * 200 + 2000 = 2600?", "response": "- For diode mode 4, the maximum antenna ratio for the net is computed by using the formula from Table 37 using the sum of the diode-protection values of the diodes, (0.5+1.0+1.5) * 200 + 2000 = 2600"}
{"instruction": "How do I - split the fanout of a routed net that is not fully connected to the terminals of the driver or loads of the net by specifying a maximum distance between terminals of the driver or load pins and the incomplete route using the -max_distance_for_incomplete_route option?", "response": "- Split the fanout of a routed net that is not fully connected to the terminals of the driver or loads of the net by specifying a maximum distance between terminals of the driver or load pins and the incomplete route using the -max_distance_for_incomplete_route option"}
{"instruction": "How do I - to set the cost of violating soft constraints for all net-specific layer constraints, set the route.common.net_min_layer_mode_soft_cost and route.common.net_max_layer_mode_soft_cost application options?", "response": "- To set the cost of violating soft constraints for all net-specific layer constraints, set the route.common.net_min_layer_mode_soft_cost and route.common.net_max_layer_mode_soft_cost application options"}
{"instruction": "How do I - -coordinates this option restricts metal fill insertion to the specified regions?", "response": "- -coordinates This option restricts metal fill insertion to the specified regions"}
{"instruction": "How do I - -min_vertical_jog if a vertical edge of a macro, including its hard keepout margin, hard placement blockage, or voltage area, including its guard band, is less than the specified value, the compile_boundary_cells -add_placement_blockage command creates a placement blockage to prevent a violation?", "response": "- -min_vertical_jog If a vertical edge of a macro, including its hard keepout margin, hard placement blockage, or voltage area, including its guard band, is less than the specified value, the compile_boundary_cells -add_placement_blockage command creates a placement blockage to prevent a violation"}
{"instruction": "How do I 2023.12-sp3 640 chapter 7?", "response": "2023.12-SP3 640 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback ensure that they are selected"}
{"instruction": "How do I - dense to enable this mode, use the -fill_all_tracks true option?", "response": "- Dense To enable this mode, use the -fill_all_tracks true option"}
{"instruction": "How do I 2023.12-sp3 767 chapter 9?", "response": "2023.12-SP3 767 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback Pin-Trunk Offset The custom.route.bus_pin_trunk_offset application option changes the default spacing between the bus trunk and the bus bit pins"}
{"instruction": "How do I 2023.12-sp3 781 chapter 10?", "response": "2023.12-SP3 781 Chapter 10: Physical Datapath With Relative Placement Introduction to Physical Datapath With Relative Placement Feedback The relative placement constraints that you create and annotate implicitly generate a matrix structure of the instances and control the placement of the instances"}
{"instruction": "How do I 2023.12-sp3 124 chapter 2?", "response": "2023.12-SP3 124 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback For example, Figure 16 shows the guard band around the PD1 voltage area that is defined by the following command: fc_shell> create_voltage_area -power_domains PD1 \\ -region {{0 0} {30 0} {30 10} {40 10} {40 30} {20 30} {20 25} {0 25}} \\ -guard_band { {3 1} } Figure 16 Voltage Area Guard Band To determine the effective guard bands for abutting or overlapping shapes associated with the same voltage area, the tool merges the shapes as described in Merging Voltage Area Shapes and then applies the guard bands defined for the top shape to the merged shape"}
{"instruction": "How do I - operating conditions and on-chip variation (ocv) related settings, see the \u201cspecifying operating conditions\u201d topic in the fusion compiler timing analysis user guide?", "response": "- Operating conditions and on-chip variation (OCV) related settings, see the \u201cSpecifying Operating Conditions\u201d topic in the Fusion Compiler Timing Analysis User Guide"}
{"instruction": "How do I note?", "response": "Note: When you use the -stub option, the command uses the specified start_value and ignores the -spacing_from_boundary option"}
{"instruction": "How do I note that the command does not verify that the block has boundary cells or that the boundary cells actually contain taps?", "response": "Note that the command does not verify that the block has boundary cells or that the boundary cells actually contain taps"}
{"instruction": "How do I - switching activity applied with the set_switching_activity command - switching activity within block abstracts the scaled switching activity is persistent in the design?", "response": "- Switching activity applied with the set_switching_activity command - Switching activity within block abstracts The scaled switching activity is persistent in the design"}
{"instruction": "How do I 2023.12-sp3 445 chapter 6?", "response": "2023.12-SP3 445 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback If you are using double-patterning technology, you can assign mask constraints to the shapes or the enclosure layers, but not both"}
{"instruction": "How do I * b) + c + d; endmodule figure 30 conventional carry-propagate adder versus carry-save adder fusion compiler\u2122 user guide v-2023.12-sp3 223 chapter 3?", "response": "* b) + c + d; endmodule Figure 30 Conventional Carry-Propagate Adder Versus Carry-Save Adder Fusion Compiler\u2122 User Guide V-2023.12-SP3 223 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback The tool supports extraction of the following components: - Arithmetic operators that can be merged into one carry-save arithmetic tree - Operators extracted as part of a datapath: *, +, -, >, <, <=, >=, ==, !=, and MUXes - Variable shift operators (<<, >>, <<<, >>> for Verilog and sll, srl, sla, sra, rol, ror for VHDL) - Operations with bit truncation The datapath flow can extract these components only if they are directly connected to each other, that is, no nonarithmetic logic between components"}
{"instruction": "How do I - to shield the straps with power and ground nets, use the -bias option?", "response": "- To shield the straps with power and ground nets, use the -bias option"}
{"instruction": "How do I - the handling of hard placement blockages by default, the command honors hard placement blockages and does not insert filler cells in regions affected by these blockages?", "response": "- The handling of hard placement blockages By default, the command honors hard placement blockages and does not insert filler cells in regions affected by these blockages"}
{"instruction": "How do I - -reset removes all configurations previously set by the set_self_gating_objects command?", "response": "- -reset Removes all configurations previously set by the set_self_gating_objects command"}
{"instruction": "How do I - the orientation of the inserted tap cell instances to specify the orientation of the inserted tap cells, use the -orient option to specify one of the following orientation values?", "response": "- The orientation of the inserted tap cell instances To specify the orientation of the inserted tap cells, use the -orient option to specify one of the following orientation values: R0, R90, R180, R270, MX, MY, MXR90, or MYR90"}
{"instruction": "How do I 2) grcs = 161 (0.04%) phase3?", "response": "2) GRCs = 161 (0.04%) phase3"}
{"instruction": "How do I note?", "response": "Note: You can use this option only if you have previously run the signoff_check_drc command and the percentage of change to the block since that run is less than the change threshold"}
{"instruction": "How do I note?", "response": "Note: If the windowSize attribute is not specified in the technology file and the signoff.report_metal_density.density_win dow application option is not set, the tool uses a default of 50 microns"}
{"instruction": "How do I 2023.12-sp3 53 chapter 1?", "response": "2023.12-SP3 53 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback eval_checkpoint remove_buffers { remove_buffer_trees -all } eval_checkpoint place_opt_to_initial_drc { place_opt -from initial_place -to initial_drc } eval_checkpoint incr_placement { create_placement -incremental -timing_driven -congestion } eval_checkpoint place_opt_to_initial_opto { place_opt -from initial_drc -to initial_opto } eval_checkpoint place_opt_to_final_opto { place_opt -from final_place -to final_opto } By default, the checkpoints run the Tcl code they enwrap"}
{"instruction": "How do I - to specify the boundary of a rectangle shape, use the following format to specify its lower-left and upper-right corners?", "response": "- To specify the boundary of a rectangle shape, use the following format to specify its lower-left and upper-right corners: {{llx lly} {urx ury}} - To specify the boundary of a rectilinear shape, use the following format to specify the coordinates of its vertices: {{x1 y1} {x2 y2} {x3 y3} {x4 y4} ...} If a voltage area consists of multiple abutting or overlapping shapes, you can merge the shapes into a minimum set of disjoint shapes based on the stacking order of the shapes"}
{"instruction": "How do I - display the added metal fill in the layout view in the gui, as described in viewing metal fill in the gui - modify the metal fill, as described in modifying metal fill - perform extraction for timing analysis using the real metal fill, as described in performing real metal fill extraction setting options for signoff metal fill insertion before you run the signoff_create_metal_fill command, configure the run by setting the application options shown in table 49?", "response": "- Display the added metal fill in the layout view in the GUI, as described in Viewing Metal Fill in the GUI - Modify the metal fill, as described in Modifying Metal Fill - Perform extraction for timing analysis using the real metal fill, as described in Performing Real Metal Fill Extraction Setting Options for Signoff Metal Fill Insertion Before you run the signoff_create_metal_fill command, configure the run by setting the application options shown in Table 49"}
{"instruction": "How do I - does not extend the via enclosures to meet the minimum length rule for the layer to enable patching of the via enclosures to meet the minimum length rule and allow additional stacking of the via ladder, use the -allow_patching true option?", "response": "- Does not extend the via enclosures to meet the minimum length rule for the layer To enable patching of the via enclosures to meet the minimum length rule and allow additional stacking of the via ladder, use the -allow_patching true option"}
{"instruction": "How do I - checking signoff design rules interactively in the gui fusion compiler\u2122 user guide v-2023.12-sp3 666 chapter 8?", "response": "- Checking Signoff Design Rules Interactively in the GUI Fusion Compiler\u2122 User Guide V-2023.12-SP3 666 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Setting Options for Signoff Design Rule Checking Before you run the signoff_check_drc command, configure the run by setting the application options shown in Table 43"}
{"instruction": "How do I 2023.12-sp3 651 chapter 7?", "response": "2023.12-SP3 651 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Maximum Vertical Edge Length Rule The maximum vertical edge length rule restricts the vertical length of a stack of certain filler cells and standard cells"}
{"instruction": "How do I 0.6 pf?", "response": "0.6 pF"}
{"instruction": "How do I - to read the layout view for specific reference cells, specify the cells by setting the signoff.check_drc.read_layout_views application option?", "response": "- To read the layout view for specific reference cells, specify the cells by setting the signoff.check_drc.read_layout_views application option"}
{"instruction": "How do I - effective_voltage_drop - instance_minimum_path_resistance - minimum_path_resistance - pg_pin_power - voltage_drop_or_rise table 69 supported data and error types for report_rail_result type description effective_voltage_drop the effective voltage values, in volts?", "response": "- effective_voltage_drop - instance_minimum_path_resistance - minimum_path_resistance - pg_pin_power - voltage_drop_or_rise Table 69 Supported Data and Error Types for report_rail_result Type Description effective_voltage_drop The effective voltage values, in volts"}
{"instruction": "How do I 2023.12-sp3 678 chapter 8?", "response": "2023.12-SP3 678 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Figure 141 Bins Value Set to 8 You can select or unselect layers from the heat map, as shown in Figure 142 and Figure 143"}
{"instruction": "How do I 2023.12-sp3 346 chapter 5?", "response": "2023.12-SP3 346 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback For the CLK clock tree shown in Figure 74, assume that you want to ignore all branches of the clock tree beyond the U2 cell"}
{"instruction": "How do I - blocked unconnected pins to enable this check, use the -check_no_net_pins true option?", "response": "- Blocked unconnected pins To enable this check, use the -check_no_net_pins true option"}
{"instruction": "How do I 2023.12-sp3 510 chapter 6?", "response": "2023.12-SP3 510 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Discouraging Off-Grid Routing for Vias To discourage off-grid routing for vias, you can increase the cost of routing the via enclosure metal shapes off the wire track grid"}
{"instruction": "How do I 2023.12-sp3 365 chapter 5?", "response": "2023.12-SP3 365 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback To reduce the wire delays in the clock trees, you can use wide wires and higher metal layers instead"}
{"instruction": "How do I * nets fc_shell> create_wire_matching abc \\ -for [get_nets -physical_context pr*] \\ -tolerance 10 {abc} in example 37, the command creates a constraint group named def for the nets and bundles that match the pattern pr*?", "response": "* Nets fc_shell> create_wire_matching abc \\ -for [get_nets -physical_context pr*] \\ -tolerance 10 {abc} In Example 37, the command creates a constraint group named def for the nets and bundles that match the pattern pr*"}
{"instruction": "How do I note that the upf specification for a single-voltage design is the default power domain generated by the read_verilog command?", "response": "Note that the UPF specification for a single-voltage design is the default power domain generated by the read_verilog command"}
{"instruction": "How do I 2023.12-sp3 431 chapter 5?", "response": "2023.12-SP3 431 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback Figure 97 Detail Fishbone Routes and Global Comb Routes Global comb route Fishbone trunk Fishbone finger You can run specific steps of the synthesize_multisource_clock_subtrees command by using the -from and -to options and specifying merge, optimize, route_clock, or refine"}
{"instruction": "How do I - the library containing no registers with synchronous reset (or preset) pins the tool adds extra logic to the data input to generate the reset (or preset) condition on a register without a reset (or preset) pin?", "response": "- The library containing no registers with synchronous reset (or preset) pins The tool adds extra logic to the data input to generate the reset (or preset) condition on a register without a reset (or preset) pin"}
{"instruction": "How do I - the net to optimize by specifying its name by using the -net option or its driver by using the -driver option - the library cell to use by using the -lib_cell option fusion compiler\u2122 user guide v-2023.12-sp3 971 chapter 13?", "response": "- The net to optimize by specifying its name by using the -net option or its driver by using the -driver option - The library cell to use by using the -lib_cell option Fusion Compiler\u2122 User Guide V-2023.12-SP3 971 Chapter 13: ECO Flow Reporting Available Sites for Placing ECO Cells Feedback - The method in which to optimize the net by specifying one of the following: \u25e6 A maximum fanout constraints for the net by using the -max_fanout option \u25e6 The load pins or ports to buffer by using the -load option When you use this option, you can specify the logical hierarchy to add the buffer by using the -hierarchy option"}
{"instruction": "How do I - check_design -checks hier_pre_compile run this command before top-level synthesis to check whether the subblocks and top- level design are ready for the hierarchical flow?", "response": "- check_design -checks hier_pre_compile Run this command before top-level synthesis to check whether the subblocks and top- level design are ready for the hierarchical flow"}
{"instruction": "How do I - writes the report files to a directory named signoff_report_metal_density_run under the current working directory to change the name of the ic validator working directory, set the signoff.report_metal_density.run_dir application option?", "response": "- Writes the report files to a directory named signoff_report_metal_density_run under the current working directory To change the name of the IC Validator working directory, set the signoff.report_metal_density.run_dir application option"}
{"instruction": "How do I - layermaxratio represents the maximum antenna ratio for the layer, as specified by the -ratio option of the define_antenna_layer_rule command or one the -metal_ratio or -cut_ratio option of the define_antenna_rule command if the layer-specific value is not defined?", "response": "- layerMaxRatio represents the maximum antenna ratio for the layer, as specified by the -ratio option of the define_antenna_layer_rule command or one the -metal_ratio or -cut_ratio option of the define_antenna_rule command if the layer-specific value is not defined"}
{"instruction": "How do I - gating cell, thereby reducing the dynamic power consumption?", "response": "- gating cell, thereby reducing the dynamic power consumption"}
{"instruction": "How do I - uses the fill data for the metal density calculation \u25e6 to use the design view if its timestamp is newer than the fill data, set the signoff.report_metal_density.fill_view_data application option to read_if_uptodate?", "response": "- Uses the fill data for the metal density calculation \u25e6 To use the design view if its timestamp is newer than the fill data, set the signoff.report_metal_density.fill_view_data application option to read_if_uptodate"}
{"instruction": "How do I 001) ..?", "response": "001) .."}
{"instruction": "How do I - to specify a name for the routing corridor, use the -name option?", "response": "- To specify a name for the routing corridor, use the -name option"}
{"instruction": "How do I - the number of via cuts is the same in all related \u03bcbump-c4 bump connections?", "response": "- The number of via cuts is the same in all related \u03bcbump-C4 bump connections"}
{"instruction": "How do I - to insert routing blockages along all edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects {route_blockage_preferred route_blockage_nonpreferred} option?", "response": "- To insert routing blockages along all edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects {route_blockage_preferred route_blockage_nonpreferred} option"}
{"instruction": "How do I note that you cannot specify this effort level for the low weight level?", "response": "Note that you cannot specify this effort level for the low weight level"}
{"instruction": "How do I 2023.12-sp3 561 chapter 6?", "response": "2023.12-SP3 561 Chapter 6: Routing and Postroute Optimization Routing Nets in the GUI Feedback If you need assistance while using these tools, click to open a Help page in the man page viewer"}
{"instruction": "How do I note?", "response": "Note: You cannot use the -reuse_existing_global_route true option when routing the nets in a routing corridor"}
{"instruction": "How do I note?", "response": "Note: By default, if a net has both a nondefault routing rule defined by the create_routing_rule command and voltage-based spacing rules defined in the technology file, Zroute performs pin tapering on that net based on the nondefault routing rule"}
{"instruction": "How do I - postroute redundant via insertion - concurrent soft-rule-based redundant via insertion - near 100 percent redundant via insertion in general, you should start with postroute redundant via insertion?", "response": "- Postroute redundant via insertion - Concurrent soft-rule-based redundant via insertion - Near 100 percent redundant via insertion In general, you should start with postroute redundant via insertion"}
{"instruction": "How do I 0.2} {via_access_preference {{0 0} {5 5}} 1.0} {via_access_preference {{40 40} {45 45}} 0.5}} to report information about the access preference routing guides defined for your block, use the report_routing_guides command?", "response": "0.2} {via_access_preference {{0 0} {5 5}} 1.0} {via_access_preference {{40 40} {45 45}} 0.5}} To report information about the access preference routing guides defined for your block, use the report_routing_guides command"}
{"instruction": "How do I note that the widened wires do not trigger fat wire spacing rules?", "response": "Note that the widened wires do not trigger fat wire spacing rules"}
{"instruction": "How do I - route.detail.default_port_external_gate_size specifies the gate size used for ports (top-level pins) during antenna analysis if the gate size is not specified in the e view of the cell?", "response": "- route.detail.default_port_external_gate_size Specifies the gate size used for ports (top-level pins) during antenna analysis if the gate size is not specified in the e view of the cell"}
{"instruction": "How do I note?", "response": "Note: In some cases, the IC Validator behavior can be controlled by either an IC Validator parameter or an application option"}
{"instruction": "How do I - the congestion data this information is used to generate a congestion map?", "response": "- The congestion data This information is used to generate a congestion map"}
{"instruction": "How do I - length_per_layer?", "response": "- length_per_layer: Compares the per-layer length"}
{"instruction": "How do I - pattern-based metal fill insertion - track-based metal fill insertion replacing existing metal and via fill to remove and insert metal and via fill only for the specified locations, use the -mode replace option with the signoff_create_metal_fill command?", "response": "- Pattern-Based Metal Fill Insertion - Track-Based Metal Fill Insertion Replacing Existing Metal and Via Fill To remove and insert metal and via fill only for the specified locations, use the -mode replace option with the signoff_create_metal_fill command"}
{"instruction": "How do I - associates via ladder rules with the pins of all library cells that do not have a dont_use attribute to include the pins of library cells that have a dont_use attribute, use the -dont_use option?", "response": "- Associates via ladder rules with the pins of all library cells that do not have a dont_use attribute To include the pins of library cells that have a dont_use attribute, use the -dont_use option"}
{"instruction": "How do I note?", "response": "Note: Creating full-chip contexts for blocks is supported only in RedHawk Fusion"}
{"instruction": "How do I - the contactcode sections of the technology file associated with the design library the technology file can contain definitions for simple vias, simple via arrays, and custom vias?", "response": "- The ContactCode sections of the technology file associated with the design library The technology file can contain definitions for simple vias, simple via arrays, and custom vias"}
{"instruction": "How do I 007) information?", "response": "007) Information: Loading library file '/usr/lib/RAMs.ndm' (FILE-007) Information: Loading library file '/usr/lib/PhysicalOnly.ndm' (FILE-007) {my_libA} - current_lib By default, the library most recently opened is the current library"}
{"instruction": "How do I 2023.12-sp3 616 chapter 7?", "response": "2023.12-SP3 616 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback - route.detail.port_antenna_mode Specifies how the ports (top-level pins) are treated for antenna considerations"}
{"instruction": "How do I - the toggle rate of a register's clock signal is so low that clock gating provides no benefit?", "response": "- The toggle rate of a register's clock signal is so low that clock gating provides no benefit"}
{"instruction": "How do I note?", "response": "Note: You can use this command to insert diodes for top-level ports by specifying the name of the top-level block for the cell instance"}
{"instruction": "How do I - the is_clock_is_used_as_clock attribute of the u2/a, u2/y, and ff3/d pins to false and considers the network beyond the u2/a pin as part of the data network - the u2/a pin as an ignore pin and excludes the network beyond this from clock tree synthesis during clock tree synthesis, the tool adds a guide buffer and isolates the u2/a pin from the rest of the clock network?", "response": "- The is_clock_is_used_as_clock attribute of the U2/A, U2/Y, and FF3/D pins to false and considers the network beyond the U2/A pin as part of the data network - The U2/A pin as an ignore pin and excludes the network beyond this from clock tree synthesis During clock tree synthesis, the tool adds a guide buffer and isolates the U2/A pin from the rest of the clock network"}
{"instruction": "How do I 2023.12-sp3 233 chapter 3?", "response": "2023.12-SP3 233 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback During compile, the tool performs the following mapping based on the registers in your library: - The library containing registers with synchronous reset (or preset) pins The tool connects the reset (or preset) net to the reset (or preset) pin of a register with a dedicated reset pin"}
{"instruction": "How do I 0.1, meaning that error cells are created for the grids with voltage drop values greater than 10% of the ideal supply voltage?", "response": "0.1, meaning that error cells are created for the grids with voltage drop values greater than 10% of the ideal supply voltage"}
{"instruction": "How do I - annotating the switching activity - enabling leakage power optimization for the compile_fusion command - enabling power optimization for the clock_opt command - improving yield by limiting the percentage of low-threshold-voltage (lvt) cells - updating activity for improved power optimization - enabling the power integrity features annotating the switching activity when performing low-power placement and dynamic-power optimization, you obtain better power savings if you annotate switching activity on the design?", "response": "- Annotating the Switching Activity - Enabling Leakage Power Optimization for the compile_fusion Command - Enabling Power Optimization for the clock_opt Command - Improving Yield By Limiting the Percentage of Low-Threshold-Voltage (LVT) Cells - Updating Activity for Improved Power Optimization - Enabling the Power Integrity Features Annotating the Switching Activity When performing low-power placement and dynamic-power optimization, you obtain better power savings if you annotate switching activity on the design"}
{"instruction": "How do I 2023.12-sp3 665 chapter 8?", "response": "2023.12-SP3 665 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback 3"}
{"instruction": "How do I 2023.12-sp3 127 chapter 2?", "response": "2023.12-SP3 127 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback Figure 18 Physical-Feedthrough Nets of Voltage Areas VA0 (PD0 ) VA1 (PD1) N1 Top (PD0) Block1 (PD1) N1 Physical view Logical view By default, physical-feedthrough nets are allowed in voltage areas"}
{"instruction": "How do I 2023.12-sp3 682 chapter 8?", "response": "2023.12-SP3 682 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Fusion Compiler\u2122 User Guide V-2023.12-SP3 683 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Automatically Fixing Signoff DRC Violations Zroute can use the signoff DRC results generated by the signoff_check_drc command to automatically fix the detected design rule violations"}
{"instruction": "How do I 2023.12-sp3 36 chapter 1?", "response": "2023.12-SP3 36 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback legalized placement for leaf cells and an optimized design"}
{"instruction": "How do I - fixes violations by applying nondefault routing rules to widen the metal shapes and then performing eco routing?", "response": "- Fixes violations by applying nondefault routing rules to widen the metal shapes and then performing ECO routing"}
{"instruction": "How do I note?", "response": "Note: If you enable the route.common.concurrent_redundant_via_mode option before running the place_opt command, the redundant vias are considered during congestion estimation"}
{"instruction": "How do I - for information about the application options that affect all three routing engines, see the route.common_options man page?", "response": "- For information about the application options that affect all three routing engines, see the route.common_options man page"}
{"instruction": "How do I 2023.12-sp3 381 chapter 5?", "response": "2023.12-SP3 381 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback \u25e6 auto, the default, which enables all optimization types, including buffering \u25e6 size_only, which enables sizing only \u25e6 equal_or_smaller_sizing, which enables sizing only to cells that are the same size or smaller \u25e6 footprint_sizing, which enables sizing only to cells with the same footprint 4"}
{"instruction": "How do I - a register has asynchronous state changes?", "response": "- A register has asynchronous state changes"}
{"instruction": "How do I * scenario 'sc1' timing path group 'clk' ----------------------------------------------- levels of logic?", "response": "* Scenario 'SC1' Timing Path Group 'clk' ----------------------------------------------- Levels of Logic: 6 Critical Path Length: 0.28 Critical Path Slack: -0.19 Critical Path Clk Period: 0.30 Total Negative Slack: -0.80 No"}
{"instruction": "How do I 2023.12-sp3 654 chapter 7?", "response": "2023.12-SP3 654 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback When the command finds one of the target cells, it replaces it by randomly selecting one of the replacement cells specified for that target cell"}
{"instruction": "How do I - modes, corners, and scenarios, see the \u201cdefining modes, corners, and scenarios\u201d topic in the fusion compiler timing analysis user guide?", "response": "- Modes, corners, and scenarios, see the \u201cDefining Modes, Corners, and Scenarios\u201d topic in the Fusion Compiler Timing Analysis User Guide"}
{"instruction": "How do I note?", "response": "Note: By default, only the hard congestion data is saved in the design library"}
{"instruction": "How do I - to shield the straps with specific nets, use the -bias_to_nets with the list of nets?", "response": "- To shield the straps with specific nets, use the -bias_to_nets with the list of nets"}
{"instruction": "How do I 2023.12-sp3 202 chapter 2?", "response": "2023.12-SP3 202 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback -max_routing_layer options"}
{"instruction": "How do I 2023.12-sp3 604 chapter 7?", "response": "2023.12-SP3 604 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Table 37 Antenna Ratio Calculation Based on Diode Mode Diode mode Calculation 0, 1 Not used 2, 3, 4 - If dp>v0 and v4<>0, antenna_ratio = min (((dp + v1) * v2 + v3), v4) - If dp>v0 and v4=0, antenna_ratio = (dp + v1) * v2 + v3 - If dp<=v0, antenna_ratio = layerMaxRatio 5 antenna_ratio = metal_area / (gate_area + equi_gate_area) - If max_diode_protection>v0 and v4<>0, equi_gate_area = min (((max_diode_protection + v1) * v2 + v3), v4) - If max_diode_protection>v0 and v4=0, equi_gate_area = (max_diode_protection + v1) * v2 + v3 - If max_diode_protection<=v0, equi_gate_area = 0 6 antenna_ratio = metal_area / (gate_area + equi_gate_area) - If total_diode_protection>v0 and v4<>0, equi_gate_area = min (((total_diode_protection + v1) * v2 + v3), v4) - If total_diode_protection>v0 and v4=0, equi_gate_area = (total_diode_protection + v1) * v2 + v3 - If total_diode_protection<=v0, equi_gate_area = 0 7 antenna_ratio = (metal_area - equi_metal_area) / gate_area - If max_diode_protection>v0 and v4<>0, equi_metal_area = min (((max_diode_protection + v1) * v2 + v3), v4) - If max_diode_protection>v0 and v4=0, equi_metal_area = (max_diode_protection + v1) * v2 + v3 - If max_diode_protection<=v0, equi_metal_area = 0 - If equi_metal_area>metal_area, equi_metal_area = metal_area 8 antenna_ratio = (metal_area - equi_metal_area) / gate_area - If total_diode_protection>v0 and v4<>0, equi_metal_area = min (((total_diode_protection + v1) * v2 + v3), v4) - If total_diode_protection>v0 and v4=0, equi_metal_area = (total_diode_protection + v1) * v2 + v3 - If total_diode_protection<=v0, equi_metal_area = 0 - If equi_metal_area > metal_area, equi_metal_area = metal_area Fusion Compiler\u2122 User Guide V-2023.12-SP3 605 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Table 37 Antenna Ratio Calculation Based on Diode Mode (Continued) Diode mode Calculation 9 antenna_ratio = scale * metal_area / gate_area - If max_diode_protection>v0, scale = max (1 / ((max_diode_protection + v1) * v2 + v3), v4) - If max_diode_protection<=v0, scale = 1.0 10 antenna_ratio = scale * metal_area / gate_area - If total_diode_protection>v0, scale = max (1 / ((total_diode_protection + v1) * v2 + v3), v4) - If total_diode_protection<= v0, scale = 1.0 11 antenna_ratio = scale * metal_area / gate_area - If max_diode_protection<v0, scale = s0 - If max_diode_protection<v1, scale = s1 - If max_diode_protection<v2, scale = s2 - If max_diode_protection<v3, scale = s3 - If max_diode_protection<v4, scale = s4 - If max_diode_protection>=v4, scale = s5 12 antenna_ratio = scale * metal_area / gate_area - If total_diode_protection<v0, scale = s0 - If total_diode_protection<v1, scale = s1 - If total_diode_protection<v2, scale = s2 - If total_diode_protection<v3, scale = s3 - If total_diode_protection<v4, scale = s4 - If total_diode_protection>=v4, scale = s5 13 N/A Fusion Compiler\u2122 User Guide V-2023.12-SP3 606 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Table 37 Antenna Ratio Calculation Based on Diode Mode (Continued) Diode mode Calculation 14 If connected to a diode, - (metal or via area) / (gate-area) <= (dp*v1 + v2) // formula1 and (metal or via area) / (v5*gate-area + v6* dp) <= v7// formula2 If not connected to a diode, - (metal or via area) / (gate-area) <= v3 // formula1 and (metal or via area) / (v8 * gate-area) <= v9 // formula2 15 N/A 16 - If dp>v0 and v4<>0, allowable max-antenna-ratio = min (((dp + v1) * v2 + v3), v4) - If dp>v0 and v4=0, allowable max-antenna-ratio = (dp + v1) * v2 + v3 - If dp<=v0, allowable max-antenna-ratio = layerMaxRatio - If (gate-area <= v5), antenna-ratio = antenna-area/(gate-area + v6*dp) else antenna-ratio = antenna-area/ (gate-area + v6*dp + v7) 17 antenna_ratio = metal_area / (gate_area + equi_gate_area) - If total_diode_protection>v0 and v4<>0, equi_gate_area = min (((total_diode_protection + v1) * v2 + v3), v4) - If total_diode_protection>v0 and v4=0, equi_gate_area = (total_diode_protection + v1) * v2 + v3 - If total_diode_protection<=v0, equi_gate_area = 0 18 If connected to a diode, - If dp>v0 and v4<>0, allowable max-antenna-ratio = min (((dp + v1) * v2 + v3), v4) - If dp>v0 and v4=0, allowable max-antenna-ratio = (dp + v1) * v2 + v3 - If dp<=v0, allowable max-antenna-ratio = layerMaxRatio - If (gate-area <= v5), antenna-ratio = antenna-area/(gate-area + v6*dp) else antenna-ratio = antenna-area/(gate-area + v6*dp + v7) If not connected to a diode, - If (gate-area < v8), allowable max-antenna-ratio = v9 else allowable-max-antenna-ratio = v10*(gate-area)v11 - antenna-ratio = (antenna-area)/(gate-area) Fusion Compiler\u2122 User Guide V-2023.12-SP3 607 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Example for Diode Modes 2, 3, and 4 Assume that the antenna area is calculated using surface area in single-layer mode (antenna mode 1), the diode ratio vector for the M1 layer is {0.7 0.0 200 2000}, the layerMaxRatio value for the M1 layer is 400, and the following diodes are connected to a single M1 net: diode A with a diode-protection value of 0.5, diode B with a diode-protection value of 1.0, and diode C with a diode-protection value of 1.5"}
{"instruction": "How do I - re-create an abstract for the block by using the create_abstract command?", "response": "- Re-create an abstract for the block by using the create_abstract command"}
{"instruction": "How do I 2023.12-sp3 674 chapter 8?", "response": "2023.12-SP3 674 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Figure 135 ICV Heat Map Fusion Compiler\u2122 User Guide V-2023.12-SP3 675 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Configuring an ICV Heat Map You can select or unselect violation types from the heat map, as shown in figure Figure 136 and Figure 137"}
{"instruction": "How do I 2023.12-sp3 719 chapter 8?", "response": "2023.12-SP3 719 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback For example, if layer M11 has the mask name metal12 in the technology file, the prefix m12 would replace mx in the parameters below"}
{"instruction": "How do I - ensure the library contains multibit components in .ndm format?", "response": "- Ensure the library contains multibit components in .ndm format"}
{"instruction": "How do I 2023.12-sp3 97 chapter 2?", "response": "2023.12-SP3 97 Chapter 2: Preparing the Design Reading the Design Feedback Then, when you run the compare_libraries command, you must specify this lexical attribute mapping file by using the -lex_attr_mapping option, as shown in the following example: fc_shell> set_app_options -name libra.complib.match_full_cell_name -value false fc_shell> compare_libraries -ref_lib $rvt_lib -ref_lib_analysis sa \\ -target_lib $lvt_lib -target_lib_analysis sa \\ -lex_attr_mapping attribute_map_file -verbose -plot \u25e6 The reference and target library naming convention is completely different"}
{"instruction": "How do I 2023.12-sp3 709 chapter 8?", "response": "2023.12-SP3 709 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 49 Application Options for Signoff Metal Fill Insertion (Continued) Application option Default Description signoff.create_metal_fill"}
{"instruction": "How do I - limit the amount that the clock latencies are delayed by using the ccd.max_postpone application option?", "response": "- Limit the amount that the clock latencies are delayed by using the ccd.max_postpone application option"}
{"instruction": "How do I 1) grcs = 2426 (0.09%) phase3?", "response": "1) GRCs = 2426 (0.09%) phase3"}
{"instruction": "How do I 2) that is one site row high and five site rows wide?", "response": "2) that is one site row high and five site rows wide: fc_shell> add_to_rp_group rp1-blockage gap1 \\ -column 0 -row 2 -width 5 -height 1 Fusion Compiler\u2122 User Guide V-2023.12-SP3 791 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Adding Cells Within a Predefined Relative Placement Area To add cells anywhere within a predefined area of a relative placement group, use the -free_placement option with the add_to_rp_group command"}
{"instruction": "How do I note?", "response": "Note: If you use both methods, the command uses only the information specified in the -refill_table option"}
{"instruction": "How do I - a clock pin on a sequential cell (a latch or flip-flip), unless that cell drives a generated clock - a clock pin on a macro cell fusion compiler\u2122 user guide v-2023.12-sp3 342 chapter 5?", "response": "- A clock pin on a sequential cell (a latch or flip-flip), unless that cell drives a generated clock - A clock pin on a macro cell Fusion Compiler\u2122 User Guide V-2023.12-SP3 342 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback The tool identifies the following clock endpoints as clock tre synthesisimplicitexclude pinignore pins: - Source pins of clock trees in the fanout of another clock For example, in Figure 73, the source pin of the driven clock (clk2) is an ignore pin of the driving clock (clk1)"}
{"instruction": "How do I - the name of the constraint group if you do not specify a name, the command names the constraint group differential_pair_n or differential_group_n, where n is a unique integer?", "response": "- The name of the constraint group If you do not specify a name, the command names the constraint group differential_pair_n or differential_group_n, where n is a unique integer"}
{"instruction": "How do I 2023.12-sp3 488 chapter 6?", "response": "2023.12-SP3 488 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback By default, - The routing blockages are inserted only in the top-level block To insert routing blockages in all soft macros in a hierarchical block, use the -hierarchical option"}
{"instruction": "How do I 2023.12-sp3 601 chapter 7?", "response": "2023.12-SP3 601 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Setting the Diode Protection Mode The diode protection mode specifies how much protection the diodes provide"}
{"instruction": "How do I - run eco routing by using the -route option with the optimize_routability command?", "response": "- Run ECO routing by using the -route option with the optimize_routability command"}
{"instruction": "How do I 2018.06 or later versions of the library manager tool?", "response": "2018.06 or later versions of the Library Manager tool"}
{"instruction": "How do I 2023.12-sp3 118 chapter 2?", "response": "2023.12-SP3 118 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback Creating Floating Logical Supply Nets A floating logical supply net is a power or ground net that is not connected to any logical pin or port in the block"}
{"instruction": "How do I 5.8 option with the write_def command?", "response": "5.8 option with the write_def command"}
{"instruction": "How do I note that in this example, the block design of instance slice_5 has to be opened, not the top-level design?", "response": "Note that in this example, the block design of instance slice_5 has to be opened, not the top-level design"}
{"instruction": "How do I 2023.12-sp3 592 chapter 7?", "response": "2023.12-SP3 592 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback Performing Boundary Cell Insertion Before placing the standard cells, you can add boundary cells to the block"}
{"instruction": "How do I - the clock net to synthesize by using the -nets option?", "response": "- The clock net to synthesize by using the -nets option"}
{"instruction": "How do I 2023.12-sp3 622 chapter 7?", "response": "2023.12-SP3 622 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback the redundant via rate by using concurrent soft-rule-based redundant via insertion"}
{"instruction": "How do I - to control this distance, use the -max_distance_to_spare_cell option?", "response": "- To control this distance, use the -max_distance_to_spare_cell option"}
{"instruction": "How do I note?", "response": "Note: By default, design views are not included in the cell libraries To save the design views, you must set the lib.workspace.save_design_views application option to true during library preparation, as described in the Library Manager User Guide"}
{"instruction": "How do I - an ordered list of filler cell references in the standard filler cell insertion flow, you specify an ordered list of filler library cells and the tool inserts the first cell that fits in each gap?", "response": "- An ordered list of filler cell references In the standard filler cell insertion flow, you specify an ordered list of filler library cells and the tool inserts the first cell that fits in each gap"}
{"instruction": "How do I - defining the search path - setting up libraries - using pin access checker utility - analyzing libraries - reading the design - mitigating design mismatches - importing the floorplan information - setting up multivoltage designs - specifying timing constraints and settings - specifying logical design rule constraints - specifying clock gating constraints - specifying physical constraints for placement and legalization - specifying placement settings - specifying legalization settings - controlling the optimization of cells, nets, pins, and ports - specifying settings for preroute optimization - setting up for power-related features - specifying the routing resources fusion compiler\u2122 user guide v-2023.12-sp3 72 chapter 2?", "response": "- Defining the Search Path - Setting Up Libraries - Using Pin Access Checker Utility - Analyzing Libraries - Reading the Design - Mitigating Design Mismatches - Importing the Floorplan Information - Setting Up Multivoltage Designs - Specifying Timing Constraints and Settings - Specifying Logical Design Rule Constraints - Specifying Clock Gating Constraints - Specifying Physical Constraints for Placement and Legalization - Specifying Placement Settings - Specifying Legalization Settings - Controlling the Optimization of Cells, Nets, Pins, and Ports - Specifying Settings for Preroute Optimization - Setting Up for Power-Related Features - Specifying the Routing Resources Fusion Compiler\u2122 User Guide V-2023.12-SP3 72 Chapter 2: Preparing the Design Defining the Search Path Feedback - Handling Design Data Using the Early Data Check Manager - Applying Mega-Switch Command Settings Defining the Search Path The Fusion Compiler tool uses a search path to look for files that are specified with a relative path or with no path"}
{"instruction": "How do I - -location specifies the location of the center of each repeater group?", "response": "- -location specifies the location of the center of each repeater group"}
{"instruction": "How do I 2023.12-sp3 544 chapter 6?", "response": "2023.12-SP3 544 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback If you want to use power and ground nets for shielding, and do not want Zroute to reserve space for the shielding when power and grounds nets are available, set the route.common.allow_pg_as_shield application option to true before running signal routing"}
{"instruction": "How do I - defining via ladder constraints - verifying via ladders - updating via ladders - querying via ladders - removing via ladders protecting via ladders to prevent via ladders from being edited, set the design.enable_via_ladder_protection application option to true?", "response": "- Defining Via Ladder Constraints - Verifying Via Ladders - Updating Via Ladders - Querying Via Ladders - Removing Via Ladders Protecting Via Ladders To prevent via ladders from being edited, set the design.enable_via_ladder_protection application option to true"}
{"instruction": "How do I 2023.12-sp3 951 chapter 13?", "response": "2023.12-SP3 951 Chapter 13: ECO Flow Incremental Signoff ECO Flow Feedback To reduce runtime, use the -post_eco option when you \u25e6 Insert metal filler cells with the create_stdcell_fillers command, and the tool marks the inserted filler cells as post ECO cells \u25e6 Remove filler cells with DRC violations with the remove_stdcell_fillers_with_violation command, and the tool performs DRC checking only for the post ECO cells 4"}
{"instruction": "How do I - what the clock root is - what the required clock sinks and clock tree exceptions are - whether the clock tree contains preexisting cells, such as clock-gating cells - whether the clock tree converges, either with itself (a convergent clock path, definedclockconvergentconvergent clock path) or with another clock tree (an overlaping clock path, definedclockoverlapingoverlapping clock path) - whether the clock tree has timing relationships with other clock trees in the block, such as interclock skew requirements use this information to define the clock trees and validate that the tool has the correct clock tree definitions?", "response": "- What the clock root is - What the required clock sinks and clock tree exceptions are - Whether the clock tree contains preexisting cells, such as clock-gating cells - Whether the clock tree converges, either with itself (a convergent clock path, definedclockconvergentconvergent clock path) or with another clock tree (an overlaping clock path, definedclockoverlapingoverlapping clock path) - Whether the clock tree has timing relationships with other clock trees in the block, such as interclock skew requirements Use this information to define the clock trees and validate that the tool has the correct clock tree definitions"}
{"instruction": "How do I - to control the amount of timing information in the abstract view, use the -timing_level option with the following settings?", "response": "- To control the amount of timing information in the abstract view, use the -timing_level option with the following settings: \u25e6 To create an abstract that contains only the boundary cells (one level of logic) connected to each boundary port, use the boundary setting"}
{"instruction": "How do I - -coordinates and -excluded_coordinates to restrict the regions on which to insert metal fill, use these options, as described in specifying the regions for metal fill insertion?", "response": "- -coordinates and -excluded_coordinates To restrict the regions on which to insert metal fill, use these options, as described in Specifying the Regions for Metal Fill Insertion"}
{"instruction": "How do I - the metal shapes are inserted on all routing layers to insert the metal shapes only on specific routing layers, use the -layers option?", "response": "- The metal shapes are inserted on all routing layers To insert the metal shapes only on specific routing layers, use the -layers option"}
{"instruction": "How do I note that these cells can be moved, unless they have a placement status of fixed?", "response": "Note that these cells can be moved, unless they have a placement status of fixed"}
{"instruction": "How do I - new clock gates do not inherit timing exceptions?", "response": "- New clock gates do not inherit timing exceptions"}
{"instruction": "How do I - running top-level synthesis with the block-level test model # read rtl and constraints # specify dft configuration read_test_model block_des.mapped.ctl set_dft_signal ..?", "response": "- Running top-level synthesis with the block-level test model # Read RTL and constraints # Specify DFT configuration read_test_model block_des.mapped.ctl set_dft_signal .."}
{"instruction": "How do I 5.6, you need to manually add the #snps_soft_blockage pragma to specify a soft blockage, as shown in example 7?", "response": "5.6, you need to manually add the #SNPS_SOFT_BLOCKAGE pragma to specify a soft blockage, as shown in Example 7"}
{"instruction": "How do I - the clock minimum and maximum routing layer constraints set by the -min_routing_layer and -max_routing_layer options of the set_clock_routing_rules command these constraints can cause blocked ports only if they are defined as hard constraints?", "response": "- The clock minimum and maximum routing layer constraints set by the -min_routing_layer and -max_routing_layer options of the set_clock_routing_rules command These constraints can cause blocked ports only if they are defined as hard constraints"}
{"instruction": "How do I - is_default attribute is true - is_excluded_for_signal_routing attribute is false in addition, zroute uses nondefault vias that are explicitly specified in a fat via table in the technology file or in a nondefault routing rule defined by the create_routing_rule command?", "response": "- is_default attribute is true - is_excluded_for_signal_routing attribute is false In addition, Zroute uses nondefault vias that are explicitly specified in a fat via table in the technology file or in a nondefault routing rule defined by the create_routing_rule command"}
{"instruction": "How do I - generates a place and route database and assesses the ability to place and pin accessibility of the library created based on the reports?", "response": "- Generates a place and route database and assesses the ability to place and pin accessibility of the library created based on the reports"}
{"instruction": "How do I - specify the configuration for the specific hosts as described in running ic validator on specific hosts?", "response": "- Specify the configuration for the specific hosts as described in Running IC Validator on Specific Hosts"}
{"instruction": "How do I 2023.12-sp3 420 chapter 5?", "response": "2023.12-SP3 420 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback The span is measured orthogonal to the direction of the finger"}
{"instruction": "How do I - derive the mask constraint from the wider overlapping or touching object rather than the wire track?", "response": "- Derive the mask constraint from the wider overlapping or touching object rather than the wire track"}
{"instruction": "How do I - to specify the bounding box to confine the structure, use the -boundary option?", "response": "- To specify the bounding box to confine the structure, use the -boundary option"}
{"instruction": "How do I - -select_layers, which restricts the layers on which to perform metal fill insertion, as described in specifying the layers for metal fill insertion - -coordinates or -excluded_coordinates, which restrict the regions on which to perform metal fill insertion, as described in specifying the regions for metal fill insertion?", "response": "- -select_layers, which restricts the layers on which to perform metal fill insertion, as described in Specifying the Layers for Metal Fill Insertion - -coordinates or -excluded_coordinates, which restrict the regions on which to perform metal fill insertion, as described in Specifying the Regions for Metal Fill Insertion"}
{"instruction": "How do I - via_wire_standard_cell_pins the connections to standard cell pins by using a via or a wire are restricted?", "response": "- via_wire_standard_cell_pins The connections to standard cell pins by using a via or a wire are restricted"}
{"instruction": "How do I - checking relative placement groups before placement - analyzing the placeability of a relative placement group - reporting relative placement constraint violations - querying relative placement groups - analyzing relative placement in the gui checking relative placement groups before placement before you run placement and optimization, you can check the relative placement constraints for issues that might lead to critical or noncritical failures after placement by using the check_rp_constraints command?", "response": "- Checking Relative Placement Groups Before Placement - Analyzing the Placeability of a Relative Placement Group - Reporting Relative Placement Constraint Violations - Querying Relative Placement Groups - Analyzing Relative Placement in the GUI Checking Relative Placement Groups Before Placement Before you run placement and optimization, you can check the relative placement constraints for issues that might lead to critical or noncritical failures after placement by using the check_rp_constraints command"}
{"instruction": "How do I 2023.12-sp3 677 chapter 8?", "response": "2023.12-SP3 677 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Figure 139 You can adjust the range of colored squares by modifying the Bins value, as shown in Figure 140 and Figure 141"}
{"instruction": "How do I 2023.12-sp3 822 chapter 11?", "response": "2023.12-SP3 822 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback 3"}
{"instruction": "How do I note?", "response": "Note: By default, layout views are not included in the cell libraries"}
{"instruction": "How do I - dependent leakage power is used to calculate leakage power?", "response": "- dependent leakage power is used to calculate leakage power"}
{"instruction": "How do I 2023.12-sp3 338 chapter 5?", "response": "2023.12-SP3 338 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback create_placement command with the -congestion and -congestion_effort high options, but the runtime can be long"}
{"instruction": "How do I - to specify a name for the clock balance group, use the -name option?", "response": "- To specify a name for the clock balance group, use the -name option"}
{"instruction": "How do I - define the rule on the command line by using the create_via_rule command with a detailed specification and then specifying additional details by setting its attributes?", "response": "- Define the rule on the command line by using the create_via_rule command with a detailed specification and then specifying additional details by setting its attributes"}
{"instruction": "How do I - the default routing rule, the spacing requirement is doubled the name of this new nondefault rule is default_rule_equivalent_ndr_double_spacing?", "response": "- The default routing rule, the spacing requirement is doubled The name of this new nondefault rule is default_rule_equivalent_ndr_double_spacing"}
{"instruction": "How do I - (optional) extra arguments needed for the submit command use the -submit_command option to specify the submit command with the extra arguments?", "response": "- (Optional) Extra arguments needed for the submit command Use the -submit_command option to specify the submit command with the extra arguments"}
{"instruction": "How do I - a mode for which to create the skew group by using the -mode option?", "response": "- A mode for which to create the skew group by using the -mode option"}
{"instruction": "How do I - -left_boundary_cell and -right_boundary_cell these options specify a single library cell that is used for the end-cap cells for the left and right boundaries, respectively?", "response": "- -left_boundary_cell and -right_boundary_cell These options specify a single library cell that is used for the end-cap cells for the left and right boundaries, respectively"}
{"instruction": "How do I - produce a script for a particular implementation strategy - record the physical implementation process - document any problems you are having enabling multicore processing several functions in the fusion compiler tool support multicore processing, whether through multithreading, distributed processing, or parallel command execution?", "response": "- Produce a script for a particular implementation strategy - Record the physical implementation process - Document any problems you are having Enabling Multicore Processing Several functions in the Fusion Compiler tool support multicore processing, whether through multithreading, distributed processing, or parallel command execution"}
{"instruction": "How do I - compile.auto_floorplan.initialize (default?", "response": "- compile.auto_floorplan.initialize (default: auto) \u25e6 auto: Creates missing floorplan information"}
{"instruction": "How do I - the -include option sets the included_purposes attribute on the specified library cells?", "response": "- The -include option sets the included_purposes attribute on the specified library cells"}
{"instruction": "How do I 2023.12-sp3 400 chapter 5?", "response": "2023.12-SP3 400 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback 3"}
{"instruction": "How do I - regular the top and bottom boundaries of a regular standard cell are at the full-height location of the cell rows?", "response": "- Regular The top and bottom boundaries of a regular standard cell are at the full-height location of the cell rows"}
{"instruction": "How do I - choose file > execute script in the gui?", "response": "- Choose File > Execute Script in the GUI"}
{"instruction": "How do I - certain path groups by specifying them by using the ccd.targeted_ccd_path_groups application option, as shown in the following example?", "response": "- Certain path groups by specifying them by using the ccd.targeted_ccd_path_groups application option, as shown in the following example: fc_shell> set_app_options -name ccd.targeted_ccd_path_groups \\ -value {PG1 PG2} If a path group you specify with this application option is also specified as a path group to skip with the ccd.skip_path_groups application option, the path group is skipped during concurrent clock and data optimization"}
{"instruction": "How do I 2023.12-sp3 262 chapter 3?", "response": "2023.12-SP3 262 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Use this command To do this report_power Calculate and report dynamic and static power of the design or instance"}
{"instruction": "How do I note that the highlighted code is not actually in your script, but shows the checkpoint behaviors that are executed when the tool encounters the checkpoints in a run?", "response": "Note that the highlighted code is not actually in your script, but shows the checkpoint behaviors that are executed when the tool encounters the checkpoints in a run"}
{"instruction": "How do I note that the tcl code inside nested checkpoints still runs, but runs as though the checkpoints do not exist)?", "response": "note that the Tcl code inside nested checkpoints still runs, but runs as though the checkpoints do not exist)"}
{"instruction": "How do I - inferring select_ops inferring select_ops hdl compiler uses select_op components to implement conditional operations implied by if and case statements?", "response": "- Inferring SELECT_OPs Inferring SELECT_OPs HDL Compiler uses SELECT_OP components to implement conditional operations implied by if and case statements"}
{"instruction": "How do I note?", "response": "Note: The clock cell spacing rules are also honored by the balance_clock_groups command"}
{"instruction": "How do I 1.nlib -no_design fc_shell> copy_lib -to_lib block2.nlib -no_design fusion compiler\u2122 user guide v-2023.12-sp3 819 chapter 11?", "response": "1.nlib -no_design fc_shell> copy_lib -to_lib BLOCK2.nlib -no_design Fusion Compiler\u2122 User Guide V-2023.12-SP3 819 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback fc_shell> set_attribute -objects BLOCK1.nlib \\ -name use_hier_ref_libs -value true fc_shell> set_attribute -objects BLOCK2.nlib \\ -name use_hier_ref_libs -value true fc_shell> save_lib -all 4"}
{"instruction": "How do I 2023.12-sp3 165 chapter 2?", "response": "2023.12-SP3 165 Chapter 2: Preparing the Design Specifying Legalization Settings Feedback The following figure shows functionally equivalent cells with different pin colors, which need to be aligned to a track of the same color"}
{"instruction": "How do I - to create straps on the boundary specified with the -boundary option, use the -create_ends option?", "response": "- To create straps on the boundary specified with the -boundary option, use the -create_ends option"}
{"instruction": "How do I - to specify the boundary of a rectangle shape, use the following format to specify its lower-left and upper-right corners?", "response": "- To specify the boundary of a rectangle shape, use the following format to specify its lower-left and upper-right corners: {{llx lly} {urx ury}} - To specify the boundary of a rectilinear shape, use the following format to specify the coordinates of its vertices: {{x1 y1} {x2 y2} {x3 y3} {x4 y4} ...} Move bounds can be hard, soft, or exclusive"}
{"instruction": "How do I - the entire design or a selected path group - all types of paths, including same-clock paths, cross-clock paths, infeasible paths, and multicycle paths in all scenarios the report contains logic distribution and timing information in the summary, logic-level distribution, and logic-level path report sections?", "response": "- The entire design or a selected path group - All types of paths, including same-clock paths, cross-clock paths, infeasible paths, and multicycle paths in all scenarios The report contains logic distribution and timing information in the summary, logic-level distribution, and logic-level path report sections"}
{"instruction": "How do I - to remove all spacing rules, use the -all option?", "response": "- To remove all spacing rules, use the -all option"}
{"instruction": "How do I 2023.12-sp3 886 chapter 12?", "response": "2023.12-SP3 886 Chapter 12: RedHawk and RedHawk-SC Fusion Specifying Ideal Voltage Sources as Taps Feedback Use existing instances for creating taps when analyzing a top-level design where pad cells are instantiated physically"}
{"instruction": "How do I 2023.12-sp3 89 chapter 2?", "response": "2023.12-SP3 89 Chapter 2: Preparing the Design Analyzing Libraries Feedback The create_environment command associates a predefined libset with a process label, process number, voltage, and temperature, which is then used for analyzing the libraries"}
{"instruction": "How do I 2023.12-sp3 276 chapter 3?", "response": "2023.12-SP3 276 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Example Analysis The following example demonstrates how you might sort and filter your data to narrow down the runs you would like to explore further"}
{"instruction": "How do I - the type of checks to perform by using the -stage option as follows?", "response": "- The type of checks to perform by using the -stage option as follows: \u25e6 Use the -stage timing option to perform timing related checks"}
{"instruction": "How do I - for information about the application options that affect track assignment, see the route.track_options man page?", "response": "- For information about the application options that affect track assignment, see the route.track_options man page"}
{"instruction": "How do I * to remove via ladders only from specific nets, use the -nets option?", "response": "* To remove via ladders only from specific nets, use the -nets option"}
{"instruction": "How do I 2023.12-sp3 65 chapter 1?", "response": "2023.12-SP3 65 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback Configuring Distributed Processing Distributed processing performs tasks in parallel by using multiple machines; each process uses its own process memory image"}
{"instruction": "How do I - -horizontal_repeater_spacing specifies the horizontal spacing between repeaters by cell site width?", "response": "- -horizontal_repeater_spacing specifies the horizontal spacing between repeaters by cell site width"}
{"instruction": "How do I - block-scoped application options apply only to the block on which they are set?", "response": "- Block-scoped application options apply only to the block on which they are set"}
{"instruction": "How do I note.\u201d fusion compiler\u2122 user guide v-2023.12-sp3 40 chapter 1?", "response": "Note.\u201d Fusion Compiler\u2122 User Guide V-2023.12-SP3 40 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback Multiple-Patterning Concepts At the 20-nm process node and below, printing the required geometries is extremely difficult with the existing photolithography tools"}
{"instruction": "How do I note that this option affects only the global router and not the net delay calculation that occurs before timing-driven or crosstalk-driven global routing?", "response": "Note that this option affects only the global router and not the net delay calculation that occurs before timing-driven or crosstalk-driven global routing"}
{"instruction": "How do I - level placement groups, the value of the top-level relative placement group is used for the lower-level relative placement groups?", "response": "- level placement groups, the value of the top-level relative placement group is used for the lower-level relative placement groups"}
{"instruction": "How do I - relative placement (rp) groups visual mode - relative placement (rp) net connection visual mode for more information about analyzing relative placement groups in the gui, see the using map and visual modes topic in the fusion compiler graphical user interface user guide?", "response": "- Relative Placement (RP) Groups Visual Mode - Relative Placement (RP) Net Connection Visual Mode For more information about analyzing relative placement groups in the GUI, see the Using Map and Visual Modes topic in the Fusion Compiler Graphical User Interface User Guide"}
{"instruction": "How do I - to remove a rule between labels, use the -rule option to specify two labels associated with the rule?", "response": "- To remove a rule between labels, use the -rule option to specify two labels associated with the rule"}
{"instruction": "How do I note?", "response": "Note: If both the pattern_must_join attribute and a via ladder candidate apply to a pin, the via ladder has a higher priority than the pattern-based must-join connection when both methods have the same estimated delay"}
{"instruction": "How do I - robustness histogram to report the robustness of each sink, with respect to a robustness corner specified by using the -robustness_corner option, in a histogram format, use the -histogram_type robustness option?", "response": "- Robustness histogram To report the robustness of each sink, with respect to a robustness corner specified by using the -robustness_corner option, in a histogram format, use the -histogram_type robustness option"}
{"instruction": "How do I 2023.12-sp3 884 chapter 12?", "response": "2023.12-SP3 884 Chapter 12: RedHawk and RedHawk-SC Fusion Specifying Ideal Voltage Sources as Taps Feedback #Required"}
{"instruction": "How do I 2023.12-sp3 145 chapter 2?", "response": "2023.12-SP3 145 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Table 8 Types of Placement Bounds (Continued) Bound type Description Exclusive move bound The tool must place the specified cells within the specified region and place all other cells outside of the exclusive move bounds, during both coarse placement and legalization"}
{"instruction": "How do I - if you set both application options, zroute selects redundant vias from the weight groups specified in the route.common.redundant_via_include_weight_group_by_layer_name application, excluding the weight groups specified in the route.common.redundant_via_exclude_weight_group_by_layer_name application option?", "response": "- If you set both application options, Zroute selects redundant vias from the weight groups specified in the route.common.redundant_via_include_weight_group_by_layer_name application, excluding the weight groups specified in the route.common.redundant_via_exclude_weight_group_by_layer_name application option"}
{"instruction": "How do I - is not timing-driven to enable timing-driven detail routing, set the route.detail.timing_driven application option to true?", "response": "- Is not timing-driven To enable timing-driven detail routing, set the route.detail.timing_driven application option to true"}
{"instruction": "How do I - the name of the constraint group if you do not specify a name, the command names the constraint group shielding_n, where n is a unique integer?", "response": "- The name of the constraint group If you do not specify a name, the command names the constraint group shielding_n, where n is a unique integer"}
{"instruction": "How do I - clock-balance groups qor to report a clock qor summary for each clock-balance group, use the -type balance_groups option?", "response": "- Clock-balance groups QoR To report a clock QoR summary for each clock-balance group, use the -type balance_groups option"}
{"instruction": "How do I note?", "response": "Note: In an incremental compile, enabling concurrent clock and data optimization has no effect"}
{"instruction": "How do I 2023.12-sp3 35 chapter 1?", "response": "2023.12-SP3 35 Chapter 1: Working With the Fusion Compiler Tool Place and Route Design Flow Overview Feedback Figure 2 Fusion Compiler Place and Route Flow To run the Fusion Compiler place and route flow, 1"}
{"instruction": "How do I - placed groups that do not have constraint violations - placed groups that have constraint violations that are not critical - failed groups that have constraint violations that are critical - groups that have not yet been placed you can modify the default behavior by using the options described in table 61?", "response": "- Placed groups that do not have constraint violations - Placed groups that have constraint violations that are not critical - Failed groups that have constraint violations that are critical - Groups that have not yet been placed You can modify the default behavior by using the options described in Table 61"}
{"instruction": "How do I note?", "response": "Note: The read_drc_error_file command supports only flat Calibre DRC error files; it does not support Calibre hierarchy DRC error files"}
{"instruction": "How do I 2023.12-sp3 454 chapter 6?", "response": "2023.12-SP3 454 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback Defining Via Ladder Constraints The via ladder constraints define the pins on which to insert via ladders and the via ladder templates that can be used for those pins"}
{"instruction": "How do I 2023.12-sp3 537 chapter 6?", "response": "2023.12-SP3 537 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback - Set the track assignment application options For information about the detail routing application options, see the route.track_options man page"}
{"instruction": "How do I - (optional) by default, the analyze_rail command automatically generates a gsr file for running redhawk rail analysis?", "response": "- (Optional) By default, the analyze_rail command automatically generates a GSR file for running RedHawk rail analysis"}
{"instruction": "How do I - inserting via ladders controlling pin connections by default, zroute connects a signal route to a pin by using wires or vias anywhere on the pin?", "response": "- Inserting Via Ladders Controlling Pin Connections By default, Zroute connects a signal route to a pin by using wires or vias anywhere on the pin"}
{"instruction": "How do I - inserting tap cells - performing boundary cell insertion - finding and fixing antenna violations - inserting redundant vias - optimizing wire length and via count - reducing critical areas - inserting metal-insulator-metal capacitors - inserting filler cells - inserting metal fill inserting tap cells a tap cell is a special nonlogic cell with a well tie, substrate tie, or both?", "response": "- Inserting Tap Cells - Performing Boundary Cell Insertion - Finding and Fixing Antenna Violations - Inserting Redundant Vias - Optimizing Wire Length and Via Count - Reducing Critical Areas - Inserting Metal-Insulator-Metal Capacitors - Inserting Filler Cells - Inserting Metal Fill Inserting Tap Cells A tap cell is a special nonlogic cell with a well tie, substrate tie, or both"}
{"instruction": "How do I - add the buffers on the existing route topology of the net by using the -on_route option if you use this option with the -load option, you cannot specify the -hierarchy option?", "response": "- Add the buffers on the existing route topology of the net by using the -on_route option If you use this option with the -load option, you cannot specify the -hierarchy option"}
{"instruction": "How do I 2.4 3.6} -types {stripe user_route} \\ -grids {{20 1200 100} {60 980 150}} -length 120 -backoff 5 routing to clock straps after you create clock straps for a clock net by using the create_clock_straps command, you can route the drivers and loads of the clock net to the clock straps by using the route_clock_straps command and specify the clock net name by using the -nets option?", "response": "2.4 3.6} -types {stripe user_route} \\ -grids {{20 1200 100} {60 980 150}} -length 120 -backoff 5 Routing to Clock Straps After you create clock straps for a clock net by using the create_clock_straps command, you can route the drivers and loads of the clock net to the clock straps by using the route_clock_straps command and specify the clock net name by using the -nets option"}
{"instruction": "How do I - pattern-based metal fill insertion - track-based metal fill insertion specifying the spacing requirements for timing-driven metal fill insertion by default, the minimum spacing between the metal fill and the net shapes of the critical nets is based on the minimum spacing specified in the technology file?", "response": "- Pattern-Based Metal Fill Insertion - Track-Based Metal Fill Insertion Specifying the Spacing Requirements for Timing-Driven Metal Fill Insertion By default, the minimum spacing between the metal fill and the net shapes of the critical nets is based on the minimum spacing specified in the technology file"}
{"instruction": "How do I 2023.12-sp3 797 chapter 10?", "response": "2023.12-SP3 797 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 177 Minimizing the Column Width of a Relative Placement Group Aligned by Pins U4 U3 U2 U1 row 3 row 2 row 1 row 0 column 0 Pin A U4 U3 U2 U1 row 3 row 2 row 1 row 0 column 0 When you specify an alignment pin for a group, the pin applies to all cells in the group"}
{"instruction": "How do I 2023.12-sp3 239 chapter 3?", "response": "2023.12-SP3 239 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback You can also control register merging based on the attribute setting by using the set_register_merging command"}
{"instruction": "How do I - summary by default, this command reports a summary of the clock tree qor, which includes the latency, skew, drc violations, area, and buffer count?", "response": "- Summary By default, this command reports a summary of the clock tree QoR, which includes the latency, skew, DRC violations, area, and buffer count"}
{"instruction": "How do I - (total ideal clock latency at the sink) the total ideal clock latency at the sink is the sum of the source latency of the clock and the ideal network latency for the sink?", "response": "- (Total ideal clock latency at the sink) The total ideal clock latency at the sink is the sum of the source latency of the clock and the ideal network latency for the sink"}
{"instruction": "How do I - -tree_type combinational_logic_type specifies the type of combinational cells to use?", "response": "- -tree_type combinational_logic_type Specifies the type of combinational cells to use"}
{"instruction": "How do I - to allow zroute to reroute the nets as needed, set the attribute to unrestricted?", "response": "- To allow Zroute to reroute the nets as needed, set the attribute to unrestricted"}
{"instruction": "How do I - change the power domains associated with the voltage area to change the power domains associated with a voltage area, use the -add_power_domains and -remove_power_domains options with the set_voltage_area command?", "response": "- Change the power domains associated with the voltage area To change the power domains associated with a voltage area, use the -add_power_domains and -remove_power_domains options with the set_voltage_area command"}
{"instruction": "How do I 2023.12-sp3 514 chapter 6?", "response": "2023.12-SP3 514 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Figure 113 Unrestricted Pin Connections If you set the mode for M1 to via_all_pins, as shown in the following example, the via enclosures must be inside the pin shape"}
{"instruction": "How do I - applying required settings for advanced technology nodes - applying required settings for high performance cores - applying required settings for improving specific qor metrics applying required settings for advanced technology nodes to apply placement, legalization, routing, and extraction setting specific to 12 or 7 nanometer technology nodes, use the set_technology command with the -node 12 or -node 7 option?", "response": "- Applying Required Settings for Advanced Technology Nodes - Applying Required Settings for High Performance Cores - Applying Required Settings for Improving Specific QoR Metrics Applying Required Settings for Advanced Technology Nodes To apply placement, legalization, routing, and extraction setting specific to 12 or 7 nanometer technology nodes, use the set_technology command with the -node 12 or -node 7 option"}
{"instruction": "How do I - save the via rules in a technology file by using the write_tech_file command see also - generating via ladder rules for electromigration via ladders generating via ladder rules for electromigration via ladders instead of explicitly defining via ladder rules for electromigration via ladders, you can use the generate_via_ladder_template command to generate via ladder rules and constraints based on a configuration file?", "response": "- Save the via rules in a technology file by using the write_tech_file command See Also - Generating Via Ladder Rules for Electromigration Via Ladders Generating Via Ladder Rules for Electromigration Via Ladders Instead of explicitly defining via ladder rules for electromigration via ladders, you can use the generate_via_ladder_template command to generate via ladder rules and constraints based on a configuration file"}
{"instruction": "How do I - tf_layer \u2013 layer number in the technology file, a required item - tf_purpose \u2013 purpose number in the technology file - use_type \u2013 fusion compiler usage of the geometries in the design fusion compiler\u2122 user guide v-2023.12-sp3 664 chapter 8?", "response": "- tf_layer \u2013 Layer number in the technology file, a required item - tf_purpose \u2013 Purpose number in the technology file - use_type \u2013 Fusion Compiler usage of the geometries in the design Fusion Compiler\u2122 User Guide V-2023.12-SP3 664 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Valid values are power, ground, signal, clock, boundary, hard_placement_blockage, soft_placement_blockage, routing_blockage, area_fill, and track"}
{"instruction": "How do I - the sync_set_reset directive specify the //synopsys sync_set_reset directive in the rtl?", "response": "- The sync_set_reset directive Specify the //synopsys sync_set_reset directive in the RTL"}
{"instruction": "How do I - user-specified latency you can disable integrated latency estimation for specific instances and specify latency values manually?", "response": "- User-specified latency You can disable integrated latency estimation for specific instances and specify latency values manually"}
{"instruction": "How do I note?", "response": "Note: The -coordinates option and the -nets option are mutually exclusive; you can use only one of these options"}
{"instruction": "How do I - specify the total number of registers after replication, including the original, by using the -num_copies option?", "response": "- Specify the total number of registers after replication, including the original, by using the -num_copies option"}
{"instruction": "How do I 2023.12-sp3 613 chapter 7?", "response": "2023.12-SP3 613 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback The Fusion Compiler tool supports six antenna modes, which are described in Table 39"}
{"instruction": "How do I - reporting commands and examples - measuring quality of results - comparing qor data - reporting logic levels in batch mode - querying specific message ids reporting commands and examples this table shows some reporting commands to report qor, timing, area, and so on?", "response": "- Reporting Commands and Examples - Measuring Quality of Results - Comparing QoR Data - Reporting Logic Levels in Batch Mode - Querying Specific Message IDs Reporting Commands and Examples This table shows some reporting commands to report QoR, timing, area, and so on"}
{"instruction": "How do I 2023.12-sp3 267 chapter 3?", "response": "2023.12-SP3 267 Chapter 3: Physical Synthesis Performing Design Analysis Feedback ------------------------------------------------------------------------ --- WNS of each timing group: s1 s2 s3 s4 ------------------------------------------------------------------------- REGIN -0.34 - - - fref_clk0 2.34 3.25 - - pld_clk 0.65 1.65 - - pll_fixed_clk_central 0.61 1.65 - - REGOUT 0.39 0.44 1.18 1.72 .."}
{"instruction": "How do I - disk information for the block, not the information in memory?", "response": "- disk information for the block, not the information in memory"}
{"instruction": "How do I 2023.12-sp3 540 chapter 6?", "response": "2023.12-SP3 540 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback 2"}
{"instruction": "How do I - route.detail.allow_default_rule_nets_via_ladder_lower_layer_connection to allow nets with default routing rules to connect directly to the pin or to any layer of the via ladder, set this application option to true?", "response": "- route.detail.allow_default_rule_nets_via_ladder_lower_layer_connection To allow nets with default routing rules to connect directly to the pin or to any layer of the via ladder, set this application option to true"}
{"instruction": "How do I - describe the registers correctly in the rtl - ensure the library contain the corresponding cells - ensure the hdlin.elaborate.ff_infer_async_set_reset application option is set to true (the default) fusion compiler\u2122 user guide v-2023.12-sp3 234 chapter 3?", "response": "- Describe the registers correctly in the RTL - Ensure the library contain the corresponding cells - Ensure the hdlin.elaborate.ff_infer_async_set_reset application option is set to true (the default) Fusion Compiler\u2122 User Guide V-2023.12-SP3 234 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback If the library does not contain this type of registers, the tool leaves the cells unmapped"}
{"instruction": "How do I - view the density of violations in a heat map, as described in viewing the violations in an icv heat map?", "response": "- View the density of violations in a heat map, as described in Viewing the Violations in an ICV Heat Map"}
{"instruction": "How do I - network delays are not known until after clock tree synthesis?", "response": "- network delays are not known until after clock tree synthesis"}
{"instruction": "How do I - via ladder checks these checks detect possible issues with via ladder insertion by checking for the following conditions?", "response": "- Via ladder checks These checks detect possible issues with via ladder insertion by checking for the following conditions: \u25e6 Library cell pins whose top-layer terminals have multiple pin shapes but do not have a pattern_must_join attribute This check applies only to signal and secondary PG pins"}
{"instruction": "How do I 2023.12-sp3 643 chapter 7?", "response": "2023.12-SP3 643 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Table 41 Design Rules Supported by the replace_fillers_by_rules Command (Continued) Design rule Description -replacement_rule keyword Illegal abutment This rule prevents a filler cell from abutting certain other filler cells"}
{"instruction": "How do I - performing auto grouping flow - performing manual grouping flow - cell input mode fusion compiler\u2122 user guide v-2023.12-sp3 989 chapter 13?", "response": "- Performing Auto Grouping Flow - Performing Manual Grouping Flow - Cell Input Mode Fusion Compiler\u2122 User Guide V-2023.12-SP3 989 Chapter 13: ECO Flow Querying Group Repeater Feedback Performing Auto Grouping Flow Auto repeater group creation allows you to derive virtual connections for register paths"}
{"instruction": "How do I note?", "response": "Note: When you run the eco_opt command, the Fusion Compiler tool specifies the PrimeTime settings based on the Fusion Compiler timing analysis settings, such as derating factors, on-chip-variation settings, and so on"}
{"instruction": "How do I 2023.12-sp3 521 chapter 6?", "response": "2023.12-SP3 521 Chapter 6: Routing and Postroute Optimization Routing Secondary Power and Ground Pins Feedback iteration, set the route.common.post_group_route_fix_soft_violations application option to true"}
{"instruction": "How do I 2023.12-sp3 311 chapter 4?", "response": "2023.12-SP3 311 Chapter 4: Clock Gating Controlling the Number of Clock-Gate Levels Feedback To specify the maximum number of clock-gate levels, use the set_clock_gating_tree_options command with one of the following mutually exclusive options: - The -max_total_levels option specifies the maximum number of levels for all clock gates"}
{"instruction": "How do I 2023.12-sp3 524 chapter 6?", "response": "2023.12-SP3 524 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback fc_shell> connect_pg_net -automatic fc_shell> route_group -nets {VDD2} Routing Signal Nets Before you route the signal nets, all clock nets must be routed without violations"}
{"instruction": "How do I - user-identified library cells properties, such function, threshold voltage, and so on - user-defined library cells lexical attributes and settings - user-specified custom library cell families the following figure shows the high-level flow for performing library analysis?", "response": "- User-identified library cells properties, such function, threshold voltage, and so on - User-defined library cells lexical attributes and settings - User-specified custom library cell families The following figure shows the high-level flow for performing library analysis"}
{"instruction": "How do I - -timing_preserve_setup_slack_threshold this option enables the tool to automatically determine the critical nets based on a setup slack threshold?", "response": "- -timing_preserve_setup_slack_threshold This option enables the tool to automatically determine the critical nets based on a setup slack threshold"}
{"instruction": "How do I - allows integrating blocks?", "response": "- Allows integrating blocks"}
{"instruction": "How do I 2023.12-sp3 551 chapter 6?", "response": "2023.12-SP3 551 Chapter 6: Routing and Postroute Optimization Performing Postroute Optimization Feedback the number of postroute optimization iterations by using a single iteration of the hyper_route_opt command"}
{"instruction": "How do I 2023.12-sp3 238 chapter 3?", "response": "2023.12-SP3 238 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback You can include logic in the fanin or fanout of the specified register by using the -include_fanin_logic or -include_fanout_logic option"}
{"instruction": "How do I - defining vias reporting the wire length to report the total wire length at any stage of the routing flow, use the consolidated report_wirelength command?", "response": "- Defining Vias Reporting the Wire Length To report the total wire length at any stage of the routing flow, use the consolidated report_wirelength command"}
{"instruction": "How do I * information?", "response": "* Information: Base Cell (com): cell XNOR2ELL, w=3300, h=6270 (npin=3) Information: Base Cell (seq): cell LPSDFE2, w=10560, h=6270 (npin=5) Number of cells: 8 Number of combinational cells: 4 Number of sequential cells: 4 Number of macros/black boxes: 0 Number of buf/inv 0 Number of references 2 Combinational area: 49.66 Buf/Inv area: 0.00 Noncombinational area: 231.74 Macro/Black box area: 0.00 Total cell area: 281.40 ____________________________________________________________________ Hierarchical area distribution ------------------------------ Global cell area Local cell area --------------------------------------------- Hierarchical cell Absolute Percent Combi- Noncombi- Black- Total Total national national boxes Design -------------------------------------------------------------------- test 281.40 100.0 37.24 231.74 0.00 test mult_10 12.41 4.4 12.41 0.00 0.00 DW_mult_uns_J1_H3_D1 -------------------------------------------------------------------- Total 49.66 231.74 0.00 Area of detected synthetic parts ---------------------------------- Perc.of Module Implem"}
{"instruction": "How do I - performing standalone clock trees synthesis - synthesizing, optimizing, and routing clock trees with the clock_opt command - controlling concurrent clock and data optimization fusion compiler\u2122 user guide v-2023.12-sp3 370 chapter 5?", "response": "- Performing Standalone Clock Trees Synthesis - Synthesizing, Optimizing, and Routing Clock Trees With the clock_opt Command - Controlling Concurrent Clock and Data Optimization Fusion Compiler\u2122 User Guide V-2023.12-SP3 370 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback - Splitting Clock Cells - Balancing Skew Between Different Clock Trees - Performing Global-Route-Based Optimization Using Machine Learning Data - Routing Clock Trees - Inserting Via Ladders During Clock Tree Synthesis, Optimization, and Clock Routing - Marking Clocks as Propagated After Clock Tree Synthesis - Performing Postroute Clock Tree Optimization - Performing Voltage Optimization - Marking Clock Trees as Synthesized - Removing Clock Trees Performing Standalone Clock Trees Synthesis To perform standalone clock tree synthesis, use the synthesize_clock_trees command, as shown in the following example: fc_shell> synthesize_clock_trees When you use this command, the tool performs the following tasks: 1"}
{"instruction": "How do I - specific restrictions that are specified in the logic libraries?", "response": "- specific restrictions that are specified in the logic libraries"}
{"instruction": "How do I - *+ scll ../libs/scll.ndm /remote/project/libs/scll.ndm *+ schh ../libs/schh.ndm /remote/project/libs/schh.ndm * macros ../blocks/macros /remote/project/blocks/macros \"*\" = library currently open \"+\" = library has technology information - set_ref_libs -rebind when you make a change that invalidates the reference library list, such as moving a reference library to a new location, you need to rebind the reference libraries?", "response": "- *+ SCLL ../libs/SCLL.ndm /remote/project/libs/SCLL.ndm *+ SCHH ../libs/SCHH.ndm /remote/project/libs/SCHH.ndm * MACROS ../BLOCKS/MACROS /remote/project/BLOCKS/MACROS \"*\" = Library currently open \"+\" = Library has technology information - set_ref_libs -rebind When you make a change that invalidates the reference library list, such as moving a reference library to a new location, you need to rebind the reference libraries"}
{"instruction": "How do I - the routing blockages do not have pin cutouts to generate pin cutouts, use the -pin_cutout option?", "response": "- The routing blockages do not have pin cutouts To generate pin cutouts, use the -pin_cutout option"}
{"instruction": "How do I - the maximum horizontal length to specify the maximum length, use the -max_constraint_length option?", "response": "- The maximum horizontal length To specify the maximum length, use the -max_constraint_length option"}
{"instruction": "How do I - the set_fanin_sequential_clock_gating_options command this command specifies the minimum bitwidth and maximum fanout that a fanin-based sequential clock gate is allowed to gate?", "response": "- The set_fanin_sequential_clock_gating_options command This command specifies the minimum bitwidth and maximum fanout that a fanin-based sequential clock gate is allowed to gate"}
{"instruction": "How do I note?", "response": "Note: A change on a metal layer triggers metal fill removal and insertion on the adjacent via layers to ensure that no floating or hanging vias remain when the metal shapes are removed from the ECO area"}
{"instruction": "How do I - open nets an open net occurs when the pins of a net are not connected by its net shapes?", "response": "- Open nets An open net occurs when the pins of a net are not connected by its net shapes"}
{"instruction": "How do I - to report information for the previous, current, and next path stages of the most critical endpoints, use the -type stage option?", "response": "- To report information for the previous, current, and next path stages of the most critical endpoints, use the -type stage option"}
{"instruction": "How do I note?", "response": "Note: You cannot mix these methods of specifying coaxial shielding"}
{"instruction": "How do I * report ?", "response": "* Report : report_early_data_checks Design : top Version: R-2020.09 Date : Thu Aug 20 23:53:54 2020 **************************************** Design Check Policy Strategy --------------------------------------------------------------------------------- ------- unit_des.nlib:top.design hier.block.instance_bound_to_frame error unit_des.nlib:top.design hier.block.instance_unlinked error unit_des.nlib:top.design hier.block.instance_with_design_type_macro error unit_des.nlib:top.design hier.top.estimated_corner error --------------------------------------------------------------------------------- ------ blk hier.block.abstract_missing_design_view error blk hier.block.abstract_target_use_non_implementation error blk hier.block.abstract_type_non_timing error blk hier.block.leaf_cell_outside_boundary error --------------------------------------------------------------------------------- ----- In the following example, the report_early_data_checks -hierarchical -verbose command reports the repair performed on the checked object and also provides the details of policies, strategies applied, and checked objects on the subblocks"}
{"instruction": "How do I - to disable this feature, use the -not_spare_cell_aware option?", "response": "- To disable this feature, use the -not_spare_cell_aware option"}
{"instruction": "How do I 3959478.25 ..?", "response": "3959478.25 .."}
{"instruction": "How do I - replacing existing metal and via fill in specific locations, as described in replacing existing metal and via fill?", "response": "- Replacing existing metal and via fill in specific locations, as described in Replacing Existing Metal and Via Fill"}
{"instruction": "How do I 1.5 percent of the cells in the va1 voltage area into the upper category and the next 4.5 percent of the cells into the middle category?", "response": "1.5 percent of the cells in the VA1 voltage area into the upper category and the next 4.5 percent of the cells into the middle category: fc_shell> set_placement_ir_drop_target VA1 high 1.5 fc_shell> set_placement_ir_drop_target VA1 low 4.5 The following example puts the cells with a voltage drop larger than 10 percent of the supply voltage in the VA2 voltage area into the upper category and the cells with a voltage drop between 5 and 10 percent of the supply voltage into the middle category: fc_shell> set_placement_ir_drop_target VA2 high 10 -irdrop fc_shell> set_placement_ir_drop_target VA2 low 5 -irdrop To get, report, and reset the voltage-area-based constraints, use the get_placement_ir_drop_target, report_placement_ir_drop_target, and reset_placement_ir_drop_target commands"}
{"instruction": "How do I 2023.12-sp3 306 chapter 4?", "response": "2023.12-SP3 306 Chapter 4: Clock Gating Controlling Clock-Gate Latencies Feedback values for the set_clock_latency command"}
{"instruction": "How do I note that one of the self-gated registers is a multibit register and the other register is a single-bit register?", "response": "Note that one of the self-gated registers is a multibit register and the other register is a single-bit register"}
{"instruction": "How do I 2023.12-sp3 281 chapter 3?", "response": "2023.12-SP3 281 Chapter 3: Physical Synthesis Performing Design Analysis Feedback To define the filter, select the column and comparison type, and then specify the comparison value"}
{"instruction": "How do I - the base name is the most frequent instance name among the registers gated by the clock gate?", "response": "- The base name is the most frequent instance name among the registers gated by the clock gate"}
{"instruction": "How do I - have a circuit-level model for each of the gates in your clock tree and a transistor model for each of the transistors in the circuit-level models?", "response": "- Have a circuit-level model for each of the gates in your clock tree and a transistor model for each of the transistors in the circuit-level models"}
{"instruction": "How do I - driven analysis by default?", "response": "- driven analysis by default"}
{"instruction": "How do I note?", "response": "Note: If the block is either very congested or very sparse, the signoff_fix_isolated_via command might not be able to fix all isolated vias"}
{"instruction": "How do I * total number of sequential cells?", "response": "* Total number of sequential cells: 4020 Number of single-bit flip-flops: 3149 Number of single-bit latches: 29 Number of multi-bit flip-flops: 842 Number of multi-bit latches: 0 Fusion Compiler\u2122 User Guide V-2023.12-SP3 250 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Total number of single-bit equivalent cells: 853 (A) Single-bit flip-flops: 3149 (B) Single-bit latches: 29 (C) Multi-bit flip-flops: 5352 (D) Multi-bit latches: 0 Sequential cells banking ratio ((C+D)/(A+B+C+D)): 62.74% Flip-flop cells banking ratio ((C)/(A+C)): 62.96% BitsPerflop: 2.13 Reasons for sequential cells not mapping to multibit during RTL Banking: Explanations: r12: Cell is single bit because its parent multibit cell was debanked due to improve timing (Number of cells: 91) r31: Cell cannot be banked to multibit because it is assigned to use single-bit lib cell (Number of cells: 63) Reasons for multibit sequential cells not debanking to single bit cells during RTL Debanking: Explanations:: r45: Multibit cell cannot be debanked because it is not critical enough (Number of cells: 478) To report all the cells that are ignored during banking and debanking, use the -ignored_cells option with the report_multibit command"}
{"instruction": "How do I 2023.12-sp3 904 chapter 12?", "response": "2023.12-SP3 904 Chapter 12: RedHawk and RedHawk-SC Fusion Performing PG Electromigration Analysis Feedback selecting layers or nets to display"}
{"instruction": "How do I 2023.12-sp3 850 chapter 11?", "response": "2023.12-SP3 850 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback \u25e6 lenient: The tool sets the first matching policy in the following order: 1"}
{"instruction": "How do I - does not fix soft drc violations, such as bridge rule violations to enable the fixing of soft drc violations after the final detail routing iteration, set the route.common.post_detail_route_fix_soft_violations application option to true?", "response": "- Does not fix soft DRC violations, such as bridge rule violations To enable the fixing of soft DRC violations after the final detail routing iteration, set the route.common.post_detail_route_fix_soft_violations application option to true"}
{"instruction": "How do I - a list of one or more library cells to select from by using the -lib_cell option - the distance between the driver and the first buffer as a ratio of the total net length by using the -first_distance_length_ratio option - the distance between the buffers as a ratio of the total net length by using the -repeater_distance_length_ratio option the following example adds the buf1 library cell on the nets n3, n21, and n41 at an interval that is 20 percent of the total net length?", "response": "- A list of one or more library cells to select from by using the -lib_cell option - The distance between the driver and the first buffer as a ratio of the total net length by using the -first_distance_length_ratio option - The distance between the buffers as a ratio of the total net length by using the -repeater_distance_length_ratio option The following example adds the BUF1 library cell on the nets n3, n21, and n41 at an interval that is 20 percent of the total net length"}
{"instruction": "How do I 2023.12-sp3 581 chapter 7?", "response": "2023.12-SP3 581 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback The Fusion Compiler tool provides two methods to insert a tap cell array: - Insert the tap cell array based on the site rows and the maximum distance between tap cells To use this method, use the create_tap_cells command, as described in Using the create_tap_cells Command"}
{"instruction": "How do I - by using the forelectromigration=1 construct when defining the via rule in the technology file, as shown in the following example?", "response": "- By using the forElectromigration=1 construct when defining the via rule in the technology file, as shown in the following example: ViaRule \"EMVP1\" { .."}
{"instruction": "How do I note?", "response": "Note: The set_ungroup command has a higher priority than the set_autoungroup_options command"}
{"instruction": "How do I - rail_checking_dir?", "response": "- RAIL_CHECKING_DIR: The directory where RedHawk Fusion saves report files on the missing information during rail analysis"}
{"instruction": "How do I - the -exclude option sets the excluded_purposes attribute on the specified library cells?", "response": "- The -exclude option sets the excluded_purposes attribute on the specified library cells"}
{"instruction": "How do I - for information about the application options that affect global routing, see the route.global_options man page?", "response": "- For information about the application options that affect global routing, see the route.global_options man page"}
{"instruction": "How do I - introduction to physical datapath with relative placement - relative placement flow - creating relative placement groups - adding objects to a group - specifying options for relative placement groups - changing the structures of relative placement groups - generating relative placement groups for clock sinks - performing placement and legalization of relative placement groups - analyzing relative placement groups - saving relative placement information - summary of relative placement commands introduction to physical datapath with relative placement relative placement is usually applied to datapaths and registers, but you can apply it to any cell in your design, controlling the exact relative placement topology of gate-level logic groups and defining the circuit layout?", "response": "- Introduction to Physical Datapath With Relative Placement - Relative Placement Flow - Creating Relative Placement Groups - Adding Objects to a Group - Specifying Options for Relative Placement Groups - Changing the Structures of Relative Placement Groups - Generating Relative Placement Groups for Clock Sinks - Performing Placement and Legalization of Relative Placement Groups - Analyzing Relative Placement Groups - Saving Relative Placement Information - Summary of Relative Placement Commands Introduction to Physical Datapath With Relative Placement Relative placement is usually applied to datapaths and registers, but you can apply it to any cell in your design, controlling the exact relative placement topology of gate-level logic groups and defining the circuit layout"}
{"instruction": "How do I - standard power grid augmentation, which inserts as many pg augmentation shapes as possible to lower the instance voltage drop - timing-driven power grid augmentation, which inserts pg augmentation shapes in the specified regions of the block, except around timing-critical nets - guided power grid augmentation, which inserts pg augmentation shapes only from cells with ir violations to their tap with the minimum path resistance each method uses redhawk fusion analysis to drive the power grid augmentation and uses the ic validator tool to insert the pg augmentation shapes?", "response": "- Standard power grid augmentation, which inserts as many PG augmentation shapes as possible to lower the instance voltage drop - Timing-driven power grid augmentation, which inserts PG augmentation shapes in the specified regions of the block, except around timing-critical nets - Guided power grid augmentation, which inserts PG augmentation shapes only from cells with IR violations to their tap with the minimum path resistance Each method uses RedHawk Fusion analysis to drive the power grid augmentation and uses the IC Validator tool to insert the PG augmentation shapes"}
{"instruction": "How do I - to allow straps that are unconnected to orthogonal straps, use the -allow_floating true option?", "response": "- To allow straps that are unconnected to orthogonal straps, use the -allow_floating true option"}
{"instruction": "How do I 2023.12-sp3 749 chapter 9?", "response": "2023.12-SP3 749 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Table 52 Commands to Define Custom Router Routing Constraints (Continued) Command Description create_wire_matching Defines matched wire length for a group of nets or pin-to-pin connections"}
{"instruction": "How do I 2023.12-sp3 527 chapter 6?", "response": "2023.12-SP3 527 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback The global router reports block statistics and congestion data after the initial routing phase and after each rerouting phase"}
{"instruction": "How do I 2023.12-sp3 798 chapter 10?", "response": "2023.12-SP3 798 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 178 Relative Placement Group Aligned by Different Pins I5 I4 I3 row 3 row 2 row 1 row 0 col 0 I6 I7 I8 row 4 row 5 Pin A Pin B Overriding the Alignment When Adding Objects When you add an object to a relative placement group by using the add_to_rp_group command, you can override its alignment and specify a different alignment for the object you are adding by using the -override_alignment option"}
{"instruction": "How do I 2023.12-sp3 979 chapter 13?", "response": "2023.12-SP3 979 Chapter 13: ECO Flow Recording the Changes Made to a Layout Feedback Recording the Changes Made to a Layout You can record the changes you make to a layout and generate a Tcl file containing the changes by using the record_layout_editing command, as shown in the following example: fc_shell> record_layout_editing -start fc_shell> remove_shapes RECT_32_0 fc_shell> record_layout_editing -stop -output layout_changes1.tcl You can make the following layout changes: - Create or remove layout objects by using Tcl commands - Set attributes by using the set_attribute command - Move or resize objects by using the GUI With this feature, multiple users can make ECO changes to different parts of a layout in parallel"}
{"instruction": "How do I 0.2 ns?", "response": "0.2 ns"}
{"instruction": "How do I - defining checkpoints - defining checkpoint behaviors - querying checkpoints and checkpoint behaviors querying checkpoints and checkpoint behaviors to return a list of all the checkpoints or checkpoint behaviors in the current session, or to return detailed information for any checkpoint or checkpoint behavior, use the get_checkpoint_data command?", "response": "- Defining Checkpoints - Defining Checkpoint Behaviors - Querying Checkpoints and Checkpoint Behaviors Querying Checkpoints and Checkpoint Behaviors To return a list of all the checkpoints or checkpoint behaviors in the current session, or to return detailed information for any checkpoint or checkpoint behavior, use the get_checkpoint_data command"}
{"instruction": "How do I - which metal segments are considered for the calculation (the antenna recognition mode) to tool supports the following antenna recognition modes?", "response": "- Which metal segments are considered for the calculation (the antenna recognition mode) To tool supports the following antenna recognition modes: \u25e6 Single-layer mode In single-layer mode, the tool considers only the metal segments on the current layer; the metal segments on all lower layers are ignored"}
{"instruction": "How do I 2023.12-sp3 279 chapter 3?", "response": "2023.12-SP3 279 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Figure 43 Path Group Details The flows are shown side by side as columns under each metric"}
{"instruction": "How do I 2023.12-sp3 237 chapter 3?", "response": "2023.12-SP3 237 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Controlling Register Replication You can perform logic optimization by running the compile_fusion -to logic_opto command"}
{"instruction": "How do I - check and compare the timing windows in the current hotspot to those of the neighboring grids to determine if a cell can be moved to other grids (targets)?", "response": "- Check and compare the timing windows in the current hotspot to those of the neighboring grids to determine if a cell can be moved to other grids (targets)"}
{"instruction": "How do I - -mode global_route_cell_edge_based use this option to report overflow information for each global routing cell?", "response": "- -mode global_route_cell_edge_based Use this option to report overflow information for each global routing cell"}
{"instruction": "How do I 2023.12-sp3 722 chapter 8?", "response": "2023.12-SP3 722 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 50 IC Validator Metal Fill Insertion Parameters (Continued) Parameter Default Description mx_density_gradient_ window 10 windowSize 9 Specifies the window size used for density gradient checking"}
{"instruction": "How do I - the enable signal extracted from registers in the transitive fanin depends on their output pins?", "response": "- The enable signal extracted from registers in the transitive fanin depends on their output pins"}
{"instruction": "How do I 50.000, 50.000) to new location (90.000, 65.910) as shown in figure 201, the specified tap location does not touch any layout shape?", "response": "50.000, 50.000) to new location (90.000, 65.910) As shown in Figure 201, the specified tap location does not touch any layout shape"}
{"instruction": "How do I 2023.12-sp3 974 chapter 13?", "response": "2023.12-SP3 974 Chapter 13: ECO Flow Placing ECO Cells Feedback Controlling Legalization When Using the place_eco_cells Command After placing the ECO cells, the place_eco_cells command legalizes each ECO cell to the closest unoccupied site"}
{"instruction": "How do I - -object_list?", "response": "- -object_list: Specifies a list of nets, pins, or ports that must be buffered"}
{"instruction": "How do I 2023.12-sp3 61 chapter 1?", "response": "2023.12-SP3 61 Chapter 1: Working With the Fusion Compiler Tool Using Setup Files Feedback - To clear a portion of the data in your checkpoint_history.rpt file, use the -from option to specify the name of a checkpoint"}
{"instruction": "How do I - to swap two rows or columns, use the -swap_rows or -swap_columns option respectively?", "response": "- To swap two rows or columns, use the -swap_rows or -swap_columns option respectively"}
{"instruction": "How do I 2023.12-sp3 914 chapter 12?", "response": "2023.12-SP3 914 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Distributed RedHawk Fusion Rail Analysis Feedback See Also - Specifying RedHawk and RedHawk-SC Working Directories - Writing Analysis and Checking Reports Performing Distributed RedHawk Fusion Rail Analysis Note: The distributed rail analysis feature is supported only in the RedHawk Fusion analysis flow"}
{"instruction": "How do I - to enable the action to run before one or more checkpoints, specify the checkpoint names with the -before option?", "response": "- To enable the action to run before one or more checkpoints, specify the checkpoint names with the -before option"}
{"instruction": "How do I - viewing the default via mapping table - defining a customized via mapping table - postroute redundant via insertion - concurrent soft-rule-based redundant via insertion - near 100 percent redundant via insertion - preserving timing during redundant via insertion - reporting redundant via rates viewing the default via mapping table by default, zroute reads the default contact codes from the technology file and generates an optimized via mapping table?", "response": "- Viewing the Default Via Mapping Table - Defining a Customized Via Mapping Table - Postroute Redundant Via Insertion - Concurrent Soft-Rule-Based Redundant Via Insertion - Near 100 Percent Redundant Via Insertion - Preserving Timing During Redundant Via Insertion - Reporting Redundant Via Rates Viewing the Default Via Mapping Table By default, Zroute reads the default contact codes from the technology file and generates an optimized via mapping table"}
{"instruction": "How do I - a global clock structure, which includes \u25e6 the clock root \u25e6 a global clock tree, which is usually an h-tree structure \u25e6 clock mesh drivers \u25e6 a clock mesh - local subtrees that can be driven \u25e6 by a predefined set of drivers, called tap drivers, that are connected to the clock mesh, as shown in figure 83?", "response": "- A global clock structure, which includes \u25e6 The clock root \u25e6 A global clock tree, which is usually an H-tree structure \u25e6 Clock mesh drivers \u25e6 A clock mesh - Local subtrees that can be driven \u25e6 By a predefined set of drivers, called tap drivers, that are connected to the clock mesh, as shown in Figure 83"}
{"instruction": "How do I - total wire length per layer with separate global and detailed routing lengths - total wire length by both horizontal and vertical direction fusion compiler\u2122 user guide v-2023.12-sp3 576 chapter 6?", "response": "- Total wire length per layer with separate global and detailed routing lengths - Total wire length by both horizontal and vertical direction Fusion Compiler\u2122 User Guide V-2023.12-SP3 576 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback In the generated report, - Virtual value means the estimated routing wire length for each net"}
{"instruction": "How do I - inserted clock gates?", "response": "- inserted clock gates"}
{"instruction": "How do I - latency histogram to report the latency of each sink in a histogram format, use the -histogram_type latency option?", "response": "- Latency histogram To report the latency of each sink in a histogram format, use the -histogram_type latency option"}
{"instruction": "How do I - critical nets, set the route.common.rc_driven_setup_effort_level application option?", "response": "- critical nets, set the route.common.rc_driven_setup_effort_level application option"}
{"instruction": "How do I - fusion compiler\u2122 user guide v-2023.12-sp3 672 chapter 8?", "response": "- Fusion Compiler\u2122 User Guide V-2023.12-SP3 672 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback level errors on only one of the cell instances, which makes it easier to identify lower- level errors"}
{"instruction": "How do I - the filler cells that can be used to replace the violating filler cells to specify the filler cells that can be used to replace the violating filler cells, use the -replacement_fillers option?", "response": "- The filler cells that can be used to replace the violating filler cells To specify the filler cells that can be used to replace the violating filler cells, use the -replacement_fillers option"}
{"instruction": "How do I note that the -preferred_direction_only option does not honor route guides to change the preferred routing direction?", "response": "Note that the -preferred_direction_only option does not honor route guides to change the preferred routing direction"}
{"instruction": "How do I - set the detail routing application options for information about the detail routing application options, see the route.detail_options man page?", "response": "- Set the detail routing application options For information about the detail routing application options, see the route.detail_options man page"}
{"instruction": "How do I 2023.12-sp3 840 chapter 11?", "response": "2023.12-SP3 840 Chapter 11: Hierarchical Implementation Specifying the Editability of Blocks From the Top-Level Feedback You can use the set_label_switch_list command again to update the block\u2019s label switch list and then relink the block using the link_block -rebind command"}
{"instruction": "How do I - apply the top-level clock tree synthesis settings and exceptions?", "response": "- Apply the top-level clock tree synthesis settings and exceptions"}
{"instruction": "How do I - the layer to check to specify the layer, use the -layer option?", "response": "- The layer to check To specify the layer, use the -layer option"}
{"instruction": "How do I - for multivoltage designs, the conflicts are resolved when you commit the power intent, as described in loading and applying upf information?", "response": "- For multivoltage designs, the conflicts are resolved when you commit the power intent, as described in Loading and Applying UPF Information"}
{"instruction": "How do I - case leakage value of all the specified scenarios?", "response": "- case leakage value of all the specified scenarios"}
{"instruction": "How do I - setup condition this condition applies to latch-free clock gating only?", "response": "- Setup condition This condition applies to latch-free clock gating only"}
{"instruction": "How do I note?", "response": "Note: You must apply net-specific routing constraints to physical nets"}
{"instruction": "How do I - aware clock gating?", "response": "- aware clock gating"}
{"instruction": "How do I 2023.12-sp3 517 chapter 6?", "response": "2023.12-SP3 517 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Controlling the Tapering Width By default, the wire is tapered to the default routing width, which is the routing width that is defined for the metal layer in the technology file"}
{"instruction": "How do I - get_power_switch_resistance - this command fetches the ron value of a power switch cell?", "response": "- get_power_switch_resistance - This command fetches the RON value of a power switch cell"}
{"instruction": "How do I - shapes in child cells to enable this checking, use the -check_child_cells true option?", "response": "- shapes in child cells To enable this checking, use the -check_child_cells true option"}
{"instruction": "How do I 2023.12-sp3 302 chapter 4?", "response": "2023.12-SP3 302 Chapter 4: Clock Gating Replacing Clock Gates Feedback fc_shell> report_clock_gating fc_shell> report_power Replacing Clock Gates If you want to replace all the technology-independent clock gates in your RTL with integrated clock-gating cells from the libraries, use the replace_clock_gates command before executing the compile_fusion command"}
{"instruction": "How do I - to create the routing guide in a different physical cell, use the -cell option?", "response": "- To create the routing guide in a different physical cell, use the -cell option"}
{"instruction": "How do I 0.6 with a minimum keepout distance of 0.1 and a maximum keepout distance of 0.2, use the following command?", "response": "0.6 with a minimum keepout distance of 0.1 and a maximum keepout distance of 0.2, use the following command: fc_shell> create_keepout_margin -tracks_per_macro_pin 0.6 \\ -min_padding_per_macro 0.1 -max_padding_per_macro 0.2 my_macro Defining an Inner Keepout Margin You can define an inner keepout margin on a hierarchical cell, but not on a hard macro or a leaf cell"}
{"instruction": "How do I - route.detail.macro_pin_antenna_mode specifies how macro cell pins are treated for antenna considerations?", "response": "- route.detail.macro_pin_antenna_mode Specifies how macro cell pins are treated for antenna considerations"}
{"instruction": "How do I notes a comment?", "response": "notes a comment"}
{"instruction": "How do I 2023.12-sp3 661 chapter 8?", "response": "2023.12-SP3 661 Chapter 8: IC Validator In-Design Preparing to Run IC Validator In-Design Commands Feedback You can enable multicore processing on specific hosts, by using a job scheduler such as the Load Sharing Facility (LSF), or by using a combination of these methods"}
{"instruction": "How do I 2023.12-sp3 624 chapter 7?", "response": "2023.12-SP3 624 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback Defining a Customized Via Mapping Table To define a customized via mapping, use the add_via_mapping command"}
{"instruction": "How do I 2023.12-sp3 132 chapter 2?", "response": "2023.12-SP3 132 Chapter 2: Preparing the Design Specifying Timing Constraints and Settings Feedback Table 6 Commands for Reporting Multivoltage Information To do this Use this command Report a summary of multivoltage information report_mv_design Report information about the multivoltage cells report_mv_cells Report information about the multivoltage library cells report_mv_lib_cells Report paths with multivoltage constraints and the associated multivoltage cells report_mv_path Report the power domains report_power_domains Check whether the specified power domains are equivalent check_equivalent_power_domains Display a list of equivalent power domains get_equivalent_power_domains Report the voltage areas report_voltage_areas Specifying Timing Constraints and Settings Timing constraints describe the timing requirements of a design"}
{"instruction": "How do I - banks single-bit combinational cells to multibit combinational cells?", "response": "- Banks single-bit combinational cells to multibit combinational cells"}
{"instruction": "How do I - you can use tool-specific conditional statements to perform different tasks in different tools?", "response": "- You can use tool-specific conditional statements to perform different tasks in different tools"}
{"instruction": "How do I - consideration of voltage areas use the -at_va_boundary option with the set_boundary_cell_rules command to insert horizontal boundary cells on both sides of the voltage area boundaries?", "response": "- Consideration of voltage areas Use the -at_va_boundary option with the set_boundary_cell_rules command to insert horizontal boundary cells on both sides of the voltage area boundaries"}
{"instruction": "How do I - the number of cores use the -num_processes or -max_cores options to specify the number of cores?", "response": "- The number of cores Use the -num_processes or -max_cores options to specify the number of cores"}
{"instruction": "How do I - insert flow changes and reports with more precision than you could using a typical non- checkpointed flow script - reference a single source of truth where you can find all changes that have been applied to your default golden flow - report a history of the checkpoints that were run, including the flow changes or reports that were run at those checkpoints fusion compiler\u2122 user guide v-2023.12-sp3 52 chapter 1?", "response": "- Insert flow changes and reports with more precision than you could using a typical non- checkpointed flow script - Reference a single source of truth where you can find all changes that have been applied to your default golden flow - Report a history of the checkpoints that were run, including the flow changes or reports that were run at those checkpoints Fusion Compiler\u2122 User Guide V-2023.12-SP3 52 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback - Report runtime and memory information for each checkpoint that was run - Generate unique and descriptive report names The general process for using the checkpoint system is as follows: 1"}
{"instruction": "How do I 2023.12-sp3 414 chapter 5?", "response": "2023.12-SP3 414 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Inserting Clock Drivers for Designs With Multiple Levels of Physical Hierarchy To insert clock drivers from the top level of a design with multiple levels of physical hierarchy, 1"}
{"instruction": "How do I 2023.12-sp3 229 chapter 3?", "response": "2023.12-SP3 229 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback You can specify that the tool uses MUX gates to implement specific multiplexing logic by applying the map_to_mux attribute on the corresponding SELECT_OP WVGTECH cells in the block, as shown in Example 16"}
{"instruction": "How do I - the tap distance (the -distance option) the specified distance must be smaller than the tap distance used by the create_tap_cells command?", "response": "- The tap distance (the -distance option) The specified distance must be smaller than the tap distance used by the create_tap_cells command"}
{"instruction": "How do I 853) an implementation of the mux_op cell from the target library is created, but it might not be the best implementation possible?", "response": "853) An implementation of the MUX_OP cell from the target library is created, but it might not be the best implementation possible"}
{"instruction": "How do I - level, which are generated by the split_constraints command earlier as shown in the following example?", "response": "- level, which are generated by the split_constraints command earlier as shown in the following example: fc_shell> set_constraint_mapping_file ./split/mapfile fc_shell> load_block_constraints -all_blocks -type SDC \\ -type UPF -type CLKNET fc_shell> save_lib -all 6"}
{"instruction": "How do I - the naming convention used to identify the inserted filler cell instances by default, the command uses the following naming convention for inserted filler cells?", "response": "- The naming convention used to identify the inserted filler cell instances By default, the command uses the following naming convention for inserted filler cells: xofiller!filler_library_cell_name!number To identify the filler cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I - reading rtl files in systemverilog, verilog, or vhdl format - reading designs using the -autoread option - reading designs using the vcs command-line options - reading verilog gate-level netlist files - reading mixed gate-level netlists and rtl files fusion compiler\u2122 user guide v-2023.12-sp3 98 chapter 2?", "response": "- Reading RTL Files in SystemVerilog, Verilog, or VHDL Format - Reading Designs Using the -autoread Option - Reading Designs Using the VCS Command-line Options - Reading Verilog Gate-Level Netlist Files - Reading Mixed Gate-Level Netlists and RTL Files Fusion Compiler\u2122 User Guide V-2023.12-SP3 98 Chapter 2: Preparing the Design Reading the Design Feedback By default, when the tool reads the RTL or gate-level netlist files, it creates a block in the current design library and increments its open count"}
{"instruction": "How do I 2023.12-sp3 368 chapter 5?", "response": "2023.12-SP3 368 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback To enable this feature, use the following application option setting: fc_shell> set_app_options \\ -name cts.optimize.enable_congestion_aware_ndr_promotion -value true When the tool derives a new nondefault routing rule for a clock net, the new spacing requirement is dependent on the spacing requirement of the existing routing rule of that net"}
{"instruction": "How do I - specify the minimum and maximum of sinks that should be driven by a single driver to be considered by using the -min_sinks and -max_sinks options?", "response": "- Specify the minimum and maximum of sinks that should be driven by a single driver to be considered by using the -min_sinks and -max_sinks options"}
{"instruction": "How do I 2023.12-sp3 708 chapter 8?", "response": "2023.12-SP3 708 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 49 Application Options for Signoff Metal Fill Insertion (Continued) Application option Default Description signoff.create_metal_fill"}
{"instruction": "How do I - the target filler cells to specify the target filler cells, use the -target_fillers option?", "response": "- The target filler cells To specify the target filler cells, use the -target_fillers option"}
{"instruction": "How do I - -default_ladders this option specifies the via ladder templates to use for all library pins not explicitly specified in the mapping?", "response": "- -default_ladders This option specifies the via ladder templates to use for all library pins not explicitly specified in the mapping"}
{"instruction": "How do I - (optional) use the -redhawk_script_file option to specify an existing redhawk script file generated in an earlier analyze_rail run?", "response": "- (Optional) Use the -redhawk_script_file option to specify an existing RedHawk script file generated in an earlier analyze_rail run"}
{"instruction": "How do I 0.20 ns on all pins in the clk clock path for all corners of the current mode, use the following command?", "response": "0.20 ns on all pins in the CLK clock path for all corners of the current mode, use the following command: fc_shell> set_max_transition 0.20 -clock_path [get_clocks CLK] To set different maximum transition time constraints for different corners associated with a specific mode, use the -mode option with the get_clocks command to specify the mode and use the -corners option to specify the corner"}
{"instruction": "How do I 0.1, geometries with voltage drop values greater than 10% of the ideal supply voltage are reported?", "response": "0.1, geometries with voltage drop values greater than 10% of the ideal supply voltage are reported"}
{"instruction": "How do I - the spacing between the metal shapes in the preferred direction is cutmetalwidth?", "response": "- The spacing between the metal shapes in the preferred direction is cutMetalWidth"}
{"instruction": "How do I note?", "response": "Note: To perform IR-drop-aware placement, you must have Digital-AF and SNPS_INDESIGN_RH_RAIL license keys"}
{"instruction": "How do I 2023.12-sp3 259 chapter 3?", "response": "2023.12-SP3 259 Chapter 3: Physical Synthesis Performing Test Insertion and Scan Synthesis Feedback set_dft_signal -view existing -type ScanClock \\ -port clk -timing [list 45 55] set_dft_signal -view existing -type Reset \\ -port reset_n -active_state0 # Scan in, scan out, scan enable set_dft_signal -view spec -type ScanDataIn -port SI set_dft_signal -view spec -type ScanDataOut -port SO set_dft_signal -view spec -type ScanEnable -port SE # Scan Synthesis steps create_test_protocol dft_drc preview_dft insert_dft # Continue from initial_place step compile_fusion -from initial_place -to initial_opto # Perform post dft_drc dft_drc -test_mode Internal_scan # Generate post dft_drc verbose report report_dft_drc_violations -test_mode Internal_scan -rule all # Write out Scandef write_scan_def design.scan.def # Write out test model write_test_model -output design.ctl # Save output for TetraMAX write_test_protocol -output design.scan.spf \\ -test_mode Internal_scan write_verilog -hierarchy all design.v Minimizing Glitches on Asynchronous Set and Reset Lines of Scan Registers When a design switches between the functional and scan modes, glitches might occur on asynchronous set and reset lines of scan registers, which can reset the state of these registers"}
{"instruction": "How do I - improves timing after the clock_opt command with ccd offsets?", "response": "- Improves timing after the clock_opt command with CCD offsets"}
{"instruction": "How do I - to define instance-specific via ladder constraints, use the set_via_ladder_constraints command, as described in defining instance-specific via ladder constraints?", "response": "- To define instance-specific via ladder constraints, use the set_via_ladder_constraints command, as described in Defining Instance-Specific Via Ladder Constraints"}
{"instruction": "How do I 2023.12-sp3 314 chapter 4?", "response": "2023.12-SP3 314 Chapter 4: Clock Gating Setting Routing Rules for Clock Gates Feedback Example Using Clock Gating Transformations For the example in Figure 60, suppose you set the following restrictions: set_clock_gating_options -minimum_bitwidth 6 set_clock_gate_transformations [get_cells uicg_b*] true \\ -ungate_fanout false set_clock_gate_transformations [get_cells uicg_c*] false Figure 60 Example of Clock Gating Restrictions During optimization, the tool removes the uicg_a clock gate because of a minimum bitwidth violation (minimum bitwidth is 6)"}
{"instruction": "How do I - by default, this command shows all user-defined via mappings?", "response": "- By default, this command shows all user-defined via mappings"}
{"instruction": "How do I 0004) however, if you explicitly specify a multiple-port-net setting using the set_fix_multiple_port_nets command, the tool honors it?", "response": "0004) However, if you explicitly specify a multiple-port-net setting using the set_fix_multiple_port_nets command, the tool honors it"}
{"instruction": "How do I - allow buffers on physical feedthrough nets of a voltage area, specify the voltage areas with the -allow_physical_feedthrough_buffer option?", "response": "- Allow buffers on physical feedthrough nets of a voltage area, specify the voltage areas with the -allow_physical_feedthrough_buffer option"}
{"instruction": "How do I 2023.12-sp3 963 chapter 13?", "response": "2023.12-SP3 963 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback - -lib_cell: Specifies the library cell to be used as buffer"}
{"instruction": "How do I - the upper category consists of the top one percent of the total number of cells with the highest voltage drop values?", "response": "- The upper category consists of the top one percent of the total number of cells with the highest voltage drop values"}
{"instruction": "How do I 0.181, 0.411 ) fattblfatcontactnumber = ( \"2,3,4,5,6 \",\"5,6,20\", \"5,6,20\" ) fattblfatcontactmincuts = ( \"1,1,1,1,1\", \"1,1,1\", \"2,2,2\" ) cutnametbl = ( vsq, vrect ) cutwidthtbl = ( 0.05, 0.05 ) cutheighttbl = ( 0.05, 0.13 ) \u2026 } contactcode \"via12_lh\" { contactcodenumber = 5 cutwidth = 0.13 cutheight = 0.05 \u2026 } contactcode \"via12_lv\" { contactcodenumber = 6 cutwidth = 0.05 cutheight = 0.13 \u2026 } contactcode \"via12_p\" { contactcodenumber = 20 cutwidth = 0.05 cutheight = 0.05 \u2026 } if you use the following command, fc_shell> create_routing_rule cut_rule -cuts {via1 {vrect 1}} the tool selects the following vias?", "response": "0.181, 0.411 ) fatTblFatContactNumber = ( \"2,3,4,5,6 \",\"5,6,20\", \"5,6,20\" ) fatTblFatContactMinCuts = ( \"1,1,1,1,1\", \"1,1,1\", \"2,2,2\" ) cutNameTbl = ( Vsq, Vrect ) cutWidthTbl = ( 0.05, 0.05 ) cutHeightTbl = ( 0.05, 0.13 ) \u2026 } ContactCode \"VIA12_LH\" { contactCodeNumber = 5 cutWidth = 0.13 cutHeight = 0.05 \u2026 } ContactCode \"VIA12_LV\" { contactCodeNumber = 6 cutWidth = 0.05 cutHeight = 0.13 \u2026 } ContactCode \"VIA12_P\" { contactCodeNumber = 20 cutWidth = 0.05 cutHeight = 0.05 \u2026 } If you use the following command, fc_shell> create_routing_rule cut_rule -cuts {VIA1 {Vrect 1}} The tool selects the following vias: {VIA12_LH 1x1 R}, {VIA12_LH 1x1 NR}, {VIA12_LV 1x1 R}, {VIA12_LV 1x1 NR}, {VIA12_LH 1x2 R}, {VIA12_LH 1x2 NR}, {VIA12_LH 2x1 Fusion Compiler\u2122 User Guide V-2023.12-SP3 503 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback R}, {VIA12_LH 2x1 NR}, {VIA12_LV 1x2 R}, {VIA12_LV 1x2 NR}, {VIA12_LV 2x1 R}, and {VIA12_LV 2x1 NR}"}
{"instruction": "How do I 2023.12-sp3 862 chapter 11?", "response": "2023.12-SP3 862 Chapter 11: Hierarchical Implementation Transparent Hierarchy Optimization Feedback Setting up Transparent Hierarchy Optimization To perform THO, you need to have design views"}
{"instruction": "How do I - to examine the generated errors in the error browser, 1?", "response": "- To examine the generated errors in the error browser, 1"}
{"instruction": "How do I - rail_database?", "response": "- RAIL_DATABASE: The directory where the tool saves and retrieves results and log files that are generated during power calculation and rail analysis"}
{"instruction": "How do I - sum of overflow for each layer (the default) in this mode, the tool calculates the congestion value as the sum of the overflow for all selected layers?", "response": "- Sum of overflow for each layer (the default) In this mode, the tool calculates the congestion value as the sum of the overflow for all selected layers"}
{"instruction": "How do I - the nets in the differential group to specify the nets included in the created group, use the -for option?", "response": "- The nets in the differential group To specify the nets included in the created group, use the -for option"}
{"instruction": "How do I - signoff.fix_drc.fix_detail_route_drc this application option controls the scope of drc fixing?", "response": "- signoff.fix_drc.fix_detail_route_drc This application option controls the scope of DRC fixing"}
{"instruction": "How do I - connects the shielding wires to the standard-cell power or ground pins and the standard-cell rails to prevent connections to the standard-cell power and ground pins, set the -ignore_shielding_net_pins option to true?", "response": "- Connects the shielding wires to the standard-cell power or ground pins and the standard-cell rails To prevent connections to the standard-cell power and ground pins, set the -ignore_shielding_net_pins option to true"}
{"instruction": "How do I - the metal shapes abut the nonpreferred-direction edges to specify an offset from the nonpreferred-direction edges, use the -spacing_from_boundary option?", "response": "- The metal shapes abut the nonpreferred-direction edges To specify an offset from the nonpreferred-direction edges, use the -spacing_from_boundary option"}
{"instruction": "How do I 2023.12-sp3 252 chapter 3?", "response": "2023.12-SP3 252 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback module top (...); output [2:0] reg_state; always @(posedge clk) reg_state <= next_reg_state; endmodule The report shows that the reg_state bus register is mapped to the MB_DFF multibit component"}
{"instruction": "How do I 2023.12-sp3 504 chapter 6?", "response": "2023.12-SP3 504 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Note: To ensure DRC convergence, you should set double-patterning mask constraints only on a very few timing-critical nets"}
{"instruction": "How do I 2023.12-sp3 846 chapter 11?", "response": "2023.12-SP3 846 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback 2"}
{"instruction": "How do I - a name for the skew group by using the -name option?", "response": "- A name for the skew group by using the -name option"}
{"instruction": "How do I note?", "response": "Note: You must have a mapped design to run logic-level reporting"}
{"instruction": "How do I 2023.12-sp3 66 chapter 1?", "response": "2023.12-SP3 66 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback Removing Multicore Configurations To remove the multicore configurations defined by the set_host_options command, use the remove_host_options command"}
{"instruction": "How do I 2023.12-sp3 809 chapter 10?", "response": "2023.12-SP3 809 Chapter 10: Physical Datapath With Relative Placement Performing Placement and Legalization of Relative Placement Groups Feedback threshold, so the tool shifts the cells vertically"}
{"instruction": "How do I - tcl (default)?", "response": "- tcl (default): Generates the file in Tcl format"}
{"instruction": "How do I - specify different single-rail and dual-rail library cells for different voltage areas, use the -select_mv_buffers option and specify the list of library cells by using the {va1 single_rail_lib_cell1 dual_rail_lib_cell1 va2 single_rail_lib_cell2 dual_rail_lib_cell2 ...} format?", "response": "- Specify different single-rail and dual-rail library cells for different voltage areas, use the -select_mv_buffers option and specify the list of library cells by using the {va1 single_rail_lib_cell1 dual_rail_lib_cell1 va2 single_rail_lib_cell2 dual_rail_lib_cell2 ...} format"}
{"instruction": "How do I - if the tool cannot trace back to the master-clock source, it cannot balance the sink pins of the generated clock with the sink pins of its source?", "response": "- If the tool cannot trace back to the master-clock source, it cannot balance the sink pins of the generated clock with the sink pins of its source"}
{"instruction": "How do I note?", "response": "Note: A single machine has one or more CPUs and each CPU has one or more cores"}
{"instruction": "How do I 2023.12-sp3 67 chapter 1?", "response": "2023.12-SP3 67 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback Running Tasks in Parallel To efficiently run the same task on several blocks in your design, you can use the run_block_script command to enable distributed processing and perform the tasks in parallel"}
{"instruction": "How do I - the tool first tries to collapse clock gates at levels higher than the specified maximum level, starting from the clock gates at the highest level (closest to the registers)?", "response": "- The tool first tries to collapse clock gates at levels higher than the specified maximum level, starting from the clock gates at the highest level (closest to the registers)"}
{"instruction": "How do I 2023.12-sp3 583 chapter 7?", "response": "2023.12-SP3 583 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback You can modify the following aspects of the default behavior: - The library cell used for tap cell insertion on rows with a mirrored (MX) orientation Use the -mirrored_row_lib_cell option to specify the library cell to use for mirrored rows"}
{"instruction": "How do I - -net_types list_of_types applies the routing blockage only to the specified net types?", "response": "- -net_types list_of_types Applies the routing blockage only to the specified net types"}
{"instruction": "How do I 36389.15 2020-03-23_17?", "response": "36389.15 2020-03-23_17:21:56 .."}
{"instruction": "How do I 018) fusion compiler\u2122 user guide v-2023.12-sp3 812 chapter 10?", "response": "018) Fusion Compiler\u2122 User Guide V-2023.12-SP3 812 Chapter 10: Physical Datapath With Relative Placement Analyzing Relative Placement Groups Feedback Analyzing the Placeability of a Relative Placement Group Before you run placement and optimization, you can check if a specific relative placement group can be placed by using the check_rp_constraints -analyze_placement command"}
{"instruction": "How do I 1.0 2200 protection value is greater than the v0 value of 0.7, so maximum antenna ratio is (1.0+0.0) * 200 + 2000 = 2200?", "response": "1.0 2200 Protection value is greater than the v0 value of 0.7, so maximum antenna ratio is (1.0+0.0) * 200 + 2000 = 2200"}
{"instruction": "How do I - missing via and unconnected pin shape checking to check for missing vias or unconnected pin shapes in the design, you first configure the checking-related settings by using the set_missing_via_check_options command, and then perform the check by using the analyze_rail -check_missing_via command?", "response": "- Missing via and unconnected pin shape checking To check for missing vias or unconnected pin shapes in the design, you first configure the checking-related settings by using the set_missing_via_check_options command, and then perform the check by using the analyze_rail -check_missing_via command"}
{"instruction": "How do I 281.4 total fixed cell area?", "response": "281.4 Total fixed cell area: 0.0 Total physical cell area: 281.4 Core area: 0.000, 0.000, 40.260, 43.890 report_qor Example fc_shell> report_qor *********************************************** Report : qor Design : top .."}
{"instruction": "How do I - read a switching activity file (saif) by using the read_saif command?", "response": "- Read a switching activity file (SAIF) by using the read_saif command"}
{"instruction": "How do I 37002.09 2020-03-23_19?", "response": "37002.09 2020-03-23_19:13:02 .."}
{"instruction": "How do I 2023.12-sp3 355 chapter 5?", "response": "2023.12-SP3 355 Chapter 5: Clock Tree Synthesis Setting Clock Tree Design Rule Constraints Feedback Setting Clock Tree Design Rule Constraints The Fusion Compiler tool supports the following design rule constraints for clock tree synthesis: - clock tre synthesismaximum capacitanceclock tre design rule constraintmaximum capacitanceMaximum capacitance To specify maximum capacitance constraints for clock tree synthesis, use the -clock_path option with the set_max_capacitance command"}
{"instruction": "How do I 2023.12-sp3 269 chapter 3?", "response": "2023.12-SP3 269 Chapter 3: Physical Synthesis Performing Design Analysis Feedback The following example specifies the leakage-power scenario, dynamic-power scenario, clock scenario, and the clock to use for the corresponding summary in the QORsum report: fc_shell> set_qor_data_options \\ -leakage_scenario S1 -dynamic_scenario S2 \\ -clock_scenario S3 -clock_name sys_clk 2"}
{"instruction": "How do I - whether double-patterning rules are checked the command checks for double-patterning violations only when the following criteria are met?", "response": "- Whether double-patterning rules are checked The command checks for double-patterning violations only when the following criteria are met: \u25e6 The route.common.color_based_dpt_flow application option is true"}
{"instruction": "How do I - to set the cost of violating soft constraints for a single net-specific layer constraint, use the -min_layer_mode_soft_cost and -max_layer_mode_soft_cost options when you define the constraint with the set_routing_rule command?", "response": "- To set the cost of violating soft constraints for a single net-specific layer constraint, use the -min_layer_mode_soft_cost and -max_layer_mode_soft_cost options when you define the constraint with the set_routing_rule command"}
{"instruction": "How do I - uses staggering only when it is defined for the via ladder rule via ladder staggering extends the row metal of a via ladder level in the preferred direction of the upper layer for the level to avoid obstructions above or near the pin, which can increase the success rate of via ladder insertion?", "response": "- Uses staggering only when it is defined for the via ladder rule Via ladder staggering extends the row metal of a via ladder level in the preferred direction of the upper layer for the level to avoid obstructions above or near the pin, which can increase the success rate of via ladder insertion"}
{"instruction": "How do I 0) and its upper-right corner at (300, 300)?", "response": "0) and its upper-right corner at (300, 300)"}
{"instruction": "How do I - for metal fill on layers adjacent to the net shape, the default minimum spacing is the minimum spacing value specified for the layer in the technology file?", "response": "- For metal fill on layers adjacent to the net shape, the default minimum spacing is the minimum spacing value specified for the layer in the technology file"}
{"instruction": "How do I note?", "response": "Note: You can restrict the regions in which to perform timing-driven metal fill insertion, as described in Specifying the Regions for Metal Fill Insertion Fusion Compiler\u2122 User Guide V-2023.12-SP3 725 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback and Performing Metal Fill Insertion Only in Modified Regions; however, you cannot specify the layers"}
{"instruction": "How do I 2023.12-sp3 636 chapter 7?", "response": "2023.12-SP3 636 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback and supports both single-height and multiheight filler cells"}
{"instruction": "How do I 2023.12-sp3 146 chapter 2?", "response": "2023.12-SP3 146 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback (if you are adding shapes to an existing move bound)"}
{"instruction": "How do I - a nondefault routing rule with a spacing requirement of less than or equal to two times the default spacing, the spacing requirement is doubled the name of this new nondefault rule is the original name with an _ext_spacing postfix?", "response": "- A nondefault routing rule with a spacing requirement of less than or equal to two times the default spacing, the spacing requirement is doubled The name of this new nondefault rule is the original name with an _ext_spacing postfix"}
{"instruction": "How do I 2023.12-sp3 926 chapter 12?", "response": "2023.12-SP3 926 Chapter 12: RedHawk and RedHawk-SC Fusion Writing Analysis and Checking Reports Feedback Table 69 Supported Data and Error Types for report_rail_result (Continued) Type Description voltage_drop_or_rise The dynamic voltage drop or rise violations, in volts"}
{"instruction": "How do I note?", "response": "Note: To determine the double-patterning rules for your technology, see the design rule manual (DRM) provided by your vendor"}
{"instruction": "How do I - partial a partial blockage limits the cell density in the specified area during coarse placement, but has no effect during optimization and legalization?", "response": "- Partial A partial blockage limits the cell density in the specified area during coarse placement, but has no effect during optimization and legalization"}
{"instruction": "How do I instructions in the changing the block from abstract to design view section to switch the blocks you want to optimize to design views?", "response": "instructions in the Changing the Block From Abstract to Design View section to switch the blocks you want to optimize to design views"}
{"instruction": "How do I - constants and unloaded ports continue to propagate across hierarchies?", "response": "- Constants and unloaded ports continue to propagate across hierarchies"}
{"instruction": "How do I - remove the abstract by using the remove_abstract command, if you no longer need the abstract?", "response": "- Remove the abstract by using the remove_abstract command, if you no longer need the abstract"}
{"instruction": "How do I 2023.12-sp3 129 chapter 2?", "response": "2023.12-SP3 129 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback Note: To add a logical-feedthrough buffer to a lower-level block, the tool has to add new boundary ports to that block"}
{"instruction": "How do I * to print the value of the search_path variable, use the following command?", "response": "* To print the value of the search_path variable, use the following command: fc_shell> printvar search_path See Also - Defining the Search Path Viewing Man Pages To display the man page for a Fusion Compiler command or application option, enter the man command followed by the command or application option name"}
{"instruction": "How do I - physical model, which describes the locations of the connections between the block and full-chip design?", "response": "- Physical model, which describes the locations of the connections between the block and full-chip design"}
{"instruction": "How do I - timing eco changes, such as cells that are resized or repeaters that are added or removed?", "response": "- Timing ECO changes, such as cells that are resized or repeaters that are added or removed"}
{"instruction": "How do I - close_lib fusion compiler\u2122 user guide v-2023.12-sp3 74 chapter 2?", "response": "- close_lib Fusion Compiler\u2122 User Guide V-2023.12-SP3 74 Chapter 2: Preparing the Design Setting Up Libraries Feedback When you no longer need access to data in a library, you can close it by using the close_lib command"}
{"instruction": "How do I 2023.12-sp3 939 chapter 12?", "response": "2023.12-SP3 939 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback Hotspot analysis provides the following features: - Identify the root cause of aggressors with high voltage drop, such as large current from the aggressor itself or from the neighboring cells due to simultaneous switching by the overlapping timing windows"}
{"instruction": "How do I 2023.12-sp3 341 chapter 5?", "response": "2023.12-SP3 341 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback For example, if the CLK1 port is the root of the CLK1 clock tree and the I/O pad cell has already been inserted, use the following commands to set its input transition time to 0.3 for rising delays and 0.2 for falling delays: fc_shell> set_input_transition -rise 0.3 [get_ports CLK1] fc_shell> set_input_transition -fall 0.2 [get_ports CLK1] Identifying the Clock Endpoints When deriving the clock trees, the tool identifies two types of clock endpoints: - Sink pins clock tre synthesistop pindefinedexceptions for clock tre synthesistop pinsclock tre exceptionstop pinclock tre sinksdefiningSink pins are the clock endpoints that are used for delay balancing"}
{"instruction": "How do I - determines the tapering distance, which is about 10 times the mean number of tracks for all routing layers?", "response": "- Determines the tapering distance, which is about 10 times the mean number of tracks for all routing layers"}
{"instruction": "How do I 2023.12-sp3 247 chapter 3?", "response": "2023.12-SP3 247 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback during the initial_map stage, the tool maps the single-bit cells of the bus created by the create_multibit command into a multibit register bank"}
{"instruction": "How do I 0.5 400 protection value is less than the v0 value of 0.7, so use maximum antenna ratio of 400?", "response": "0.5 400 Protection value is less than the v0 value of 0.7, so use maximum antenna ratio of 400"}
{"instruction": "How do I - for the entire block when you disable this feature by setting the ccd.adjust_io_clock_latency to false or when you disable concurrent clock and data optimization for boundary paths by setting the ccd.optimize_boundary_timing application option to false - for specific i/o paths when you exclude the corresponding path groups from concurrent clock and data optimization by using the ccd.skip_path_groups application option - for specific i/o clocks when you disable latency adjustment those i/o clocks by using the set_latency_adjustment_options -exclude_clocks command fusion compiler\u2122 user guide v-2023.12-sp3 379 chapter 5?", "response": "- For the entire block when you disable this feature by setting the ccd.adjust_io_clock_latency to false or when you disable concurrent clock and data optimization for boundary paths by setting the ccd.optimize_boundary_timing application option to false - For specific I/O paths when you exclude the corresponding path groups from concurrent clock and data optimization by using the ccd.skip_path_groups application option - For specific I/O clocks when you disable latency adjustment those I/O clocks by using the set_latency_adjustment_options -exclude_clocks command Fusion Compiler\u2122 User Guide V-2023.12-SP3 379 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Performing Dynamic-Voltage-Drop-Driven Concurrent Clock and Data Optimization During the route_opt Command The concurrent clock and data optimization performed during the route_opt command can reduce the peak dynamic voltage drop without affecting the timing QoR"}
{"instruction": "How do I 2023.12-sp3 881 chapter 12?", "response": "2023.12-SP3 881 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback Note: When running rail analysis using multicorner-multimode technology, you must create rail scenarios using the create_rail_scenario command before the set_rail_scenario command"}
{"instruction": "How do I - gating cell register clock tree delay clock tree delay lat_reg lat_cgtoreg for all clock pins of registers (gated or ungated) in the design that are driven by a specific clock, use the lat_reg value for the set_clock_latency command?", "response": "- Gating Cell Register Clock tree delay Clock tree delay lat_reg lat_cgtoreg For all clock pins of registers (gated or ungated) in the design that are driven by a specific clock, use the lat_reg value for the set_clock_latency command"}
{"instruction": "How do I 2023.12-sp3 54 chapter 1?", "response": "2023.12-SP3 54 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback after, or in place of the code block enwrapped by a checkpoint"}
{"instruction": "How do I procedure about how to display an electromigration map, see displaying maps in the gui?", "response": "procedure about how to display an electromigration map, see Displaying Maps in the GUI"}
{"instruction": "How do I 2.0 fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_percentage \\ -value 6.0 instead of using a percentage of the total number of cells to define the cell categories, you can use the cell voltage drop as a percentage of supply voltage by setting the place.coarse.ir_drop_default_target_high_population and place.coarse.ir_drop_default_target_low_population application options to false?", "response": "2.0 fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_percentage \\ -value 6.0 Instead of using a percentage of the total number of cells to define the cell categories, you can use the cell voltage drop as a percentage of supply voltage by setting the place.coarse.ir_drop_default_target_high_population and place.coarse.ir_drop_default_target_low_population application options to false"}
{"instruction": "How do I 2023.12-sp3 547 chapter 6?", "response": "2023.12-SP3 547 Chapter 6: Routing and Postroute Optimization Performing Postroute Optimization Feedback Layer: M3 ratio: 85% Layer: M4 ratio: 80% Shielded 96% side-wall of (clk) Layer: M3 ratio: 0% Layer: M4 ratio: 96% Layer: M5 ratio: 100% Shielded 2 nets with average ratio as follows"}
{"instruction": "How do I - the maximum vertical length to specify the maximum vertical length, use the -max_constraint_length option?", "response": "- The maximum vertical length To specify the maximum vertical length, use the -max_constraint_length option"}
{"instruction": "How do I 2023.12-sp3 142 chapter 2?", "response": "2023.12-SP3 142 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback \u25e6 The same attribute can be applied to a reference and an instance"}
{"instruction": "How do I 2023.12-sp3 849 chapter 11?", "response": "2023.12-SP3 849 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback Table 64 Top-Level Closure Checks, Policies, and Strategies (Continued) Check Description Strategy Supported Policies Supported References hier.block.unma pped_logic Checks whether unmapped logic is present in the physical hierarchy error MID, BOT Where - BOT signifies bottom level design"}
{"instruction": "How do I 2023.12-sp3 688 chapter 8?", "response": "2023.12-SP3 688 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback To prevent fixes that might impact timing-critical nets, use one or both of the following options: \u25e6 -nets This option explicitly specifies the critical nets"}
{"instruction": "How do I 2023.12-sp3 834 chapter 11?", "response": "2023.12-SP3 834 Chapter 11: Hierarchical Implementation Creating Abstract Views Feedback 3"}
{"instruction": "How do I 0.035 -0.035} {0.100 0.035}} {via12 {-0.100 -0.035} {-0.035 0.035}} {metal1 {-0.130 -0.035} {0.130 0.035}} {metal2 {-0.100 -0.065} {-0.035 0.065}} {metal2 {0.035 -0.065} {0.100 0.065}} {metal2 {-0.100 -0.035} {0.100 0.035}} } to overwrite an existing via definition, use the -force option; otherwise, the command fails if the specified via definition already exists?", "response": "0.035 -0.035} {0.100 0.035}} {VIA12 {-0.100 -0.035} {-0.035 0.035}} {METAL1 {-0.130 -0.035} {0.130 0.035}} {METAL2 {-0.100 -0.065} {-0.035 0.065}} {METAL2 {0.035 -0.065} {0.100 0.065}} {METAL2 {-0.100 -0.035} {0.100 0.035}} } To overwrite an existing via definition, use the -force option; otherwise, the command fails if the specified via definition already exists"}
{"instruction": "How do I 1.300 m3 1.400 m4 1.500 } \\ -single_side_spacing \\ -widths {m1 0.230 m2 0.280 m3 0.280 m4 0.280 m5 0.280 m6 0.440} fusion compiler\u2122 user guide v-2023.12-sp3 498 chapter 6?", "response": "1.300 M3 1.400 M4 1.500 } \\ -single_side_spacing \\ -widths {M1 0.230 M2 0.280 M3 0.280 M4 0.280 M5 0.280 M6 0.440} Fusion Compiler\u2122 User Guide V-2023.12-SP3 498 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Configuring Nondefault Spacing Checks You can configure the checking of nondefault spacing rules by enabling or disabling checks between signal nets and other objects"}
{"instruction": "How do I 2023.12-sp3 489 chapter 6?", "response": "2023.12-SP3 489 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback By default, the cut layer routing blockages are offset from the boundary edges by the is the maximum spacing for the preferred-direction and nonpreferred-direction routing blockages \u25e6 To specify the spacing for cut layer routing blockages along the horizontal edges, use the -spacing_cut_layer_horizontal option"}
{"instruction": "How do I - to specify the types of filler cells that can be removed during legalization, use the -remove_filler_references option?", "response": "- To specify the types of filler cells that can be removed during legalization, use the -remove_filler_references option"}
{"instruction": "How do I 2023.12-sp3 639 chapter 7?", "response": "2023.12-SP3 639 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Note: This feature has the following requirements: \u25e6 You must enable the advanced legalizer by setting the place.legalize.enable_advanced_legalizer application option to true"}
{"instruction": "How do I - floorplanning information to generate the etm in step 2 - power intent and test model (ctl) information for top-level synthesis in step 4 fusion compiler\u2122 user guide v-2023.12-sp3 825 chapter 11?", "response": "- Floorplanning information to generate the ETM in step 2 - Power intent and test model (CTL) information for top-level synthesis in step 4 Fusion Compiler\u2122 User Guide V-2023.12-SP3 825 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using ETMs Feedback Figure 189 Hierarchical Synthesis Feasibility Analysis 1"}
{"instruction": "How do I - the creation of placement blockages to honor the minimum jog and minimum separation rules, as described in creating placement blockages during boundary cell insertion note?", "response": "- The creation of placement blockages to honor the minimum jog and minimum separation rules, as described in Creating Placement Blockages During Boundary Cell Insertion Note: This feature is supported only by the compile_boundary_cells command; it is not supported by the compile_targeted_boundary_cells command"}
{"instruction": "How do I * nets fc_shell> create_length_limit abc -for [get_nets -physical_context pr*] \\ -min_value 10 {abc} figure 155 minimum wire length constraint for pr* nets in example 33, the command creates a constraint group named gcr_length_limit_a2 for the a2/a pin?", "response": "* Nets fc_shell> create_length_limit abc -for [get_nets -physical_context pr*] \\ -min_value 10 {abc} Figure 155 Minimum Wire Length Constraint for pr* Nets In Example 33, the command creates a constraint group named gcr_length_limit_a2 for the a2/A pin"}
{"instruction": "How do I - my the column position of the relative placement group is from right to left, and the row position is from bottom to top; that is, the orientation of the group is flipped with respect to the r0 orientation?", "response": "- MY The column position of the relative placement group is from right to left, and the row position is from bottom to top; that is, the orientation of the group is flipped with respect to the R0 orientation"}
{"instruction": "How do I 2023.12-sp3 330 chapter 4?", "response": "2023.12-SP3 330 Chapter 4: Clock Gating Self-Gating Optimization Feedback Figure 68 General Self-Gating Flow Fusion Compiler read_saif in.saif or set_switching_activity compile_fusion SAIF RTL/netlist Libraries Reports set_app_options -name compile.clockgate.self_gating -value true Library Requirements for Self-Gating To perform self-gating, the logic library should contain AND and OR gates to build the self- gating tree"}
{"instruction": "How do I - all boundary timing paths are considered during concurrent clock and data optimization?", "response": "- All boundary timing paths are considered during concurrent clock and data optimization"}
{"instruction": "How do I 2023.12-sp3 772 chapter 9?", "response": "2023.12-SP3 772 Chapter 9: Routing Using Custom Router Routing With the Custom Router Feedback layers are used for horizontal connections; and the M1, M3, and M5 layers are used for vertical connections"}
{"instruction": "How do I - driven logic restructuring, and light timing optimization?", "response": "- driven logic restructuring, and light timing optimization"}
{"instruction": "How do I - balanced, which is the default mode that optimizes the design for the target metrics specified with the -metric option?", "response": "- balanced, which is the default mode that optimizes the design for the target metrics specified with the -metric option"}
{"instruction": "How do I - to specify the distance from the shielding nets, use the -bias_margins option?", "response": "- To specify the distance from the shielding nets, use the -bias_margins option"}
{"instruction": "How do I 2023.12-sp3 836 chapter 11?", "response": "2023.12-SP3 836 Chapter 11: Hierarchical Implementation Making Changes to a Block After Creating an Abstract Feedback To report the reasons for including specific netlist objects in the abstract view, you can use the report_abstract_inclusion_reason command for objects across all hierarchies in the abstract"}
{"instruction": "How do I - the number of cores to use on each host use the -max_cores option to specify the number of cores per host?", "response": "- The number of cores to use on each host Use the -max_cores option to specify the number of cores per host"}
{"instruction": "How do I - analyze_rail - create_placement -floorplan - signoff_check_drc - signoff_fix_drc - signoff_create_metal_fill - signoff_fix_isolated_via when you configure distributed processing, you can specify one or more of the following settings?", "response": "- analyze_rail - create_placement -floorplan - signoff_check_drc - signoff_fix_drc - signoff_create_metal_fill - signoff_fix_isolated_via When you configure distributed processing, you can specify one or more of the following settings: - The job submission command (the -submit_command option) If you do not specify this option, the tool uses the rsh command to submit the parallel processes"}
{"instruction": "How do I - -strategy?", "response": "- -strategy: Specifies the strategy to apply for a check"}
{"instruction": "How do I - spacing violations \u25e6 different-net wire spacing \u25e6 different-net nondefault wire spacing (note that the drc report refers to nondefault routing rules as variable rules) \u25e6 different-net via-cut spacing \u25e6 different-net nondefault via-cut spacing (note that the drc report refers to nondefault routing rules as variable rules) \u25e6 different-net fat extension spacing \u25e6 dog bone spacing \u25e6 end-of-line spacing \u25e6 enclosed via spacing \u25e6 same-net spacing \u25e6 same-net via-cut spacing \u25e6 same-net fat extension spacing \u25e6 special notch spacing \u25e6 u-shape spacing \u25e6 via-cut to metal spacing \u25e6 soft spacing fusion compiler\u2122 user guide v-2023.12-sp3 570 chapter 6?", "response": "- Spacing violations \u25e6 Different-net wire spacing \u25e6 Different-net nondefault wire spacing (note that the DRC report refers to nondefault routing rules as variable rules) \u25e6 Different-net via-cut spacing \u25e6 Different-net nondefault via-cut spacing (note that the DRC report refers to nondefault routing rules as variable rules) \u25e6 Different-net fat extension spacing \u25e6 Dog bone spacing \u25e6 End-of-line spacing \u25e6 Enclosed via spacing \u25e6 Same-net spacing \u25e6 Same-net via-cut spacing \u25e6 Same-net fat extension spacing \u25e6 Special notch spacing \u25e6 U-shape spacing \u25e6 Via-cut to metal spacing \u25e6 Soft spacing Fusion Compiler\u2122 User Guide V-2023.12-SP3 570 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback - Area violations \u25e6 Less than minimum area \u25e6 Less than minimum enclosed area \u25e6 Fat wire via keepout area \u25e6 Jog wire via keepout area - Length and width violations \u25e6 Less than minimum width \u25e6 Less than minimum length \u25e6 Less than minimum edge length \u25e6 Protrusion length - Contact violations \u25e6 Needs fat contact \u25e6 Needs poly contact \u25e6 Needs fat contact on extension \u25e6 Over maximum stack level - Enclosure violations \u25e6 End-of-line wire via enclosure \u25e6 Jog wire via enclosure \u25e6 T-shape wire via enclosure - Others \u25e6 Open nets, except when doing area-based DRC By default, the check_routes command reports a maximum of 200 open nets"}
{"instruction": "How do I 2023.12-sp3 512 chapter 6?", "response": "2023.12-SP3 512 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback For example, to allow staggering of up to three tracks on the first level, use the following command: fc_shell> set_app_options -name \\ route.auto_via_ladder.pattern_must_join_max_number_stagger_tracks \\ -value {3 0} Figure 112 shows the possible solutions to avoid a blockage on the M3 layer when you allow staggering of up to three tracks"}
{"instruction": "How do I - to specify the width of the straps, use the -width option?", "response": "- To specify the width of the straps, use the -width option"}
{"instruction": "How do I - to specify a margin within which the tool can move a strap from the position it derives based on the -grid option settings, use the -margins option?", "response": "- To specify a margin within which the tool can move a strap from the position it derives based on the -grid option settings, use the -margins option"}
{"instruction": "How do I - introduction to multisource clock trees structures - implementing a regular multisource clock tree - implementing a regular multisource clock tree using integrated tap assignment - implementing a regular multisource clock tree with an h-tree-only global clock tree structure - implementing mscts multiple h-tree - implementing power aware flexible h-tree - implementing a structural multisource clock tree - implementing a structural multisource clock tree using integrated subtree synthesis - improving the correlation between the smscts and ccd - inserting clock drivers - synthesizing the global clock trees - creating clock straps - routing to clock straps - analyzing the clock mesh fusion compiler\u2122 user guide v-2023.12-sp3 396 chapter 5?", "response": "- Introduction to Multisource Clock Trees Structures - Implementing a Regular Multisource Clock Tree - Implementing a Regular Multisource Clock Tree Using Integrated Tap Assignment - Implementing a Regular Multisource Clock Tree With an H-Tree-Only Global Clock Tree Structure - Implementing MSCTS Multiple H-Tree - Implementing Power Aware Flexible H-Tree - Implementing a Structural Multisource Clock Tree - Implementing a Structural Multisource Clock Tree Using Integrated Subtree Synthesis - Improving the Correlation Between the SMSCTS and CCD - Inserting Clock Drivers - Synthesizing the Global Clock Trees - Creating Clock Straps - Routing to Clock Straps - Analyzing the Clock Mesh Fusion Compiler\u2122 User Guide V-2023.12-SP3 396 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback - Performing Automated Tap Insertion and H-Tree Synthesis - Specifying Tap Assignment Options and Settings - Building the Local Clock Subtree Structures Introduction to Multisource Clock Trees Structures A multisource clock tree is a custom clock structure that has more tolerance to on-chip variation and has better performance across corners than traditional clock tree structures"}
{"instruction": "How do I - extraction and timing analysis - physical synthesis and optimization - placement and optimization, including relative placement - clock tree synthesis - routing - chip finishing - top-level closure for hierarchical designs - engineering change orders (eco) - reporting - ascii output interfaces it takes as input a verilog netlist, timing constraints, logic and physical libraries, and foundry-process data?", "response": "- Extraction and timing analysis - Physical synthesis and optimization - Placement and optimization, including relative placement - Clock tree synthesis - Routing - Chip finishing - Top-level closure for hierarchical designs - Engineering change orders (ECO) - Reporting - ASCII output interfaces It takes as input a Verilog netlist, timing constraints, logic and physical libraries, and foundry-process data"}
{"instruction": "How do I - the number of hosts to use use the -num_processes option to specify the number of hosts?", "response": "- The number of hosts to use Use the -num_processes option to specify the number of hosts"}
{"instruction": "How do I - allows reuse of a repeating placement pattern, such as an adder?", "response": "- Allows reuse of a repeating placement pattern, such as an adder"}
{"instruction": "How do I 2023.12-sp3 424 chapter 5?", "response": "2023.12-SP3 424 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback For clock mesh nets, which have multiple drivers, the set_disable_timing command is used to disable all except one of the drivers, which is called the anchor driver"}
{"instruction": "How do I - specific via ladder constraints; if the constraints conflict, the instance-specific constraints override the global constraints?", "response": "- specific via ladder constraints; if the constraints conflict, the instance-specific constraints override the global constraints"}
{"instruction": "How do I - to set project- or block-specific application options that affect the processing of a block, create a setup file in the design directory?", "response": "- To set project- or block-specific application options that affect the processing of a block, create a setup file in the design directory"}
{"instruction": "How do I - to specify if the abstract is going to be used for design planning or top-level implementation, use the -target_use planning or -target_use implementation option?", "response": "- To specify if the abstract is going to be used for design planning or top-level implementation, use the -target_use planning or -target_use implementation option"}
{"instruction": "How do I 2023.12-sp3 883 chapter 12?", "response": "2023.12-SP3 883 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback set_app_options -name rail.generate_file_variables \\ -value {DEF test_def_files } create_rail_scenario -name func.ff_125c_ -scenario func.ff_125c set_rail_scenario -name func.ff_125c \\ -generate_file {PLOC DEF SPEF TWF LEF} \\ -custom_script_file ./customized.py set_host_options -submit_protocol sge \\ -submit_command {qsub -V -notify -b y \\ -cwd -j y -P bnormal -l mfree=16G} analyze_rail -rail_scenario {func.ff_125c} \\ -submit_to_other_machine The following example uses a customized python script for IR-driven placement on a grid system"}
{"instruction": "How do I 2023.12-sp3 700 chapter 8?", "response": "2023.12-SP3 700 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback If you must perform incremental PG augmentation because your design contains more than one power net, use the -mode add command on subsequent runs to append the PG augmentation shapes to the existing shapes"}
{"instruction": "How do I note that there must be a space between each set of coordinates?", "response": "Note that there must be a space between each set of coordinates"}
{"instruction": "How do I - use the -clear option to remove all routing rules and net-specific layer constraints from the nets?", "response": "- Use the -clear option to remove all routing rules and net-specific layer constraints from the nets"}
{"instruction": "How do I - flop, incorporates a 2-input mux at the input of the d flip-flop?", "response": "- flop, incorporates a 2-input MUX at the input of the D flip-flop"}
{"instruction": "How do I 2023.12-sp3 820 chapter 11?", "response": "2023.12-SP3 820 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback Hierarchical Synthesis Flow When Floorplans are Available To partition and plan the top-level design and create the lower-level blocks for subsequent bottom-up synthesis, when the floorplans of subblock and top-level design are available, perform the following steps: Figure 188 Hierarchical Synthesis Flow When Floorplans are Available 1"}
{"instruction": "How do I - they do not have drc violations - they have don\u2019t-touch, size-only, or fixed-placement attribute settings - it is necessary to punch ports on the boundaries of power domains or blocks that have been identified with the set_freeze_ports command after splitting a cell, the tool - names the new cells using the <original_cell_name>_split_<integer> naming convention - copies all the settings and constraints from the original cell to the newly created cells fusion compiler\u2122 user guide v-2023.12-sp3 385 chapter 5?", "response": "- They do not have DRC violations - They have don\u2019t-touch, size-only, or fixed-placement attribute settings - It is necessary to punch ports on the boundaries of power domains or blocks that have been identified with the set_freeze_ports command After splitting a cell, the tool - Names the new cells using the <original_cell_name>_split_<integer> naming convention - Copies all the settings and constraints from the original cell to the newly created cells Fusion Compiler\u2122 User Guide V-2023.12-SP3 385 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Instead of specifying the cells to split, you can specify one or more collection of loads that are driven by the same driver by using the -loads option, as shown in the following example: fc_shell> set loads1 [get_pins I1/reg*/CK] fc_shell> set loads2 [get_pins I2/reg*/CK] fc_shell> split_clock_cells -loads [list $load1 $load2] After splitting, each set of loads is driven by a newly created driver"}
{"instruction": "How do I - read a gdsii file for the block by using the read_gds command - read an oasis file for the block by using the read_oasis command?", "response": "- Read a GDSII file for the block by using the read_gds command - Read an OASIS file for the block by using the read_oasis command"}
{"instruction": "How do I - place_opt - clock_opt fusion compiler\u2122 user guide v-2023.12-sp3 64 chapter 1?", "response": "- place_opt - clock_opt Fusion Compiler\u2122 User Guide V-2023.12-SP3 64 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback - check_legality, when advanced legalization is enabled by setting the place.legalize.enable_advanced_legalizer application option to true"}
{"instruction": "How do I 2023.12-sp3 244 chapter 3?", "response": "2023.12-SP3 244 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Performing Integrated Multibit-Register Optimization To perform integrated multibit register optimization during the compile_fusion command, 1"}
{"instruction": "How do I note that if abutting shapes have guard bands, they are no longer abutting, but overlapping, due to the effective boundary that includes the guard bands?", "response": "Note that if abutting shapes have guard bands, they are no longer abutting, but overlapping, due to the effective boundary that includes the guard bands"}
{"instruction": "How do I - the handling of fixed cells by default, tap cells are inserted at the computed tap locations, regardless of whether a fixed cell occupies that location?", "response": "- The handling of fixed cells By default, tap cells are inserted at the computed tap locations, regardless of whether a fixed cell occupies that location"}
{"instruction": "How do I - to add a row or column to a relative placement group, use the -add_rows or -add_columns option respectively?", "response": "- To add a row or column to a relative placement group, use the -add_rows or -add_columns option respectively"}
{"instruction": "How do I - with the level-based clock nondefault routing rule?", "response": "- With the level-based clock nondefault routing rule: All the nondefault routing rules in a clock tree path must be in a topologically sorted order from clock root to sinks, that is, Root nondefault routing rule > Internal nondefault routing rule > Sink nondefault routing rule"}
{"instruction": "How do I - check for tcl_error error conditions with the tcl catch command on the commands that might generate errors?", "response": "- Check for TCL_ERROR error conditions with the Tcl catch command on the commands that might generate errors"}
{"instruction": "How do I 2023.12-sp3 530 chapter 6?", "response": "2023.12-SP3 530 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback Crosstalk-Driven Global Routing By default, the route_global command is not crosstalk-driven"}
{"instruction": "How do I - tool gated register summary --------------------------------------------------------------------------- clock gating type | number of clock gates | register count | bitwidth | | | equivalent --------------------------------------------------------------------------- regular clock gating | 1 | 2 | 2 self gating | 0 | 0 | 0 --------------------------------------------------------------------------- --------------------------------------------------------------------------- regular clock gating ungated register summary --------------------------------------------------------------------------- ungated reason | count | bitwidth --------------------------------------------------------------------------- enable is constant one | 2 | 2 --------------------------------------------------------------------------- fusion compiler\u2122 user guide v-2023.12-sp3 289 chapter 4?", "response": "- Tool Gated Register Summary --------------------------------------------------------------------------- Clock Gating Type | Number of Clock Gates | Register Count | Bitwidth | | | Equivalent --------------------------------------------------------------------------- Regular Clock Gating | 1 | 2 | 2 Self Gating | 0 | 0 | 0 --------------------------------------------------------------------------- --------------------------------------------------------------------------- Regular Clock Gating Ungated Register Summary --------------------------------------------------------------------------- Ungated Reason | Count | Bitwidth --------------------------------------------------------------------------- Enable is Constant One | 2 | 2 --------------------------------------------------------------------------- Fusion Compiler\u2122 User Guide V-2023.12-SP3 289 Chapter 4: Clock Gating Introduction to Clock Gating Feedback --------------------------------------------------------------------------- Self Gating Ungated Register Summary --------------------------------------------------------------------------- Ungated Reason | Count | Bitwidth --------------------------------------------------------------------------- Register is clock gated, and ineraction | | is set to none | 2 | 2 The tool as not able to find enough registers | | that are compatible to this register | | in order to be gated"}
{"instruction": "How do I 2023.12-sp3 172 chapter 2?", "response": "2023.12-SP3 172 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback Disabling Design Rule Checking (DRC) You can disable design rule checking (DRC) on clock, constant, scan enable, and scan clock nets by using the set_auto_disable_drc_nets command"}
{"instruction": "How do I - -all this option removes the ignored layers for rc estimation and congestion analysis that are between the minimum and maximum routing layers?", "response": "- -all This option removes the ignored layers for RC estimation and congestion analysis that are between the minimum and maximum routing layers"}
{"instruction": "How do I - example for diode modes 2, 3, and 4 - example for diode modes 5 and 6 - example for diode modes 7 and 8 - example for diode mode 14 with multiple gate oxide thicknesses table 36 diode ratio vector formats diode modes format 2-10, 17 {v0 v1 v2 v3 [v4]} the v4 value represents the upper limit of the diode protection and is optional?", "response": "- Example for Diode Modes 2, 3, and 4 - Example for Diode Modes 5 and 6 - Example for Diode Modes 7 and 8 - Example for Diode Mode 14 With Multiple Gate Oxide Thicknesses Table 36 Diode Ratio Vector Formats Diode modes Format 2-10, 17 {v0 v1 v2 v3 [v4]} The v4 value represents the upper limit of the diode protection and is optional"}
{"instruction": "How do I 2023.12-sp3 771 chapter 9?", "response": "2023.12-SP3 771 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback Application Option Description custom.route.single_loop_match_max_spacing Specifies the maximum spacing in the loop"}
{"instruction": "How do I - via rotation by default, pin connections can use rotated vias?", "response": "- Via rotation By default, pin connections can use rotated vias"}
{"instruction": "How do I - tap drivers for regular multisource clock trees?", "response": "- Tap drivers for regular multisource clock trees"}
{"instruction": "How do I - querying via ladders - removing via ladders fusion compiler\u2122 user guide v-2023.12-sp3 463 chapter 6?", "response": "- Querying Via Ladders - Removing Via Ladders Fusion Compiler\u2122 User Guide V-2023.12-SP3 463 Chapter 6: Routing and Postroute Optimization Checking Routability Feedback Querying Via Ladders To query the via ladders in a block, use the get_via_ladders command"}
{"instruction": "How do I - signoff.create_metal_fill.space_to_clock_nets this application option defines the same-layer minimum spacing requirements between metal fill and a net shape of a user-defined clock net that is specified in the -nets option?", "response": "- signoff.create_metal_fill.space_to_clock_nets This application option defines the same-layer minimum spacing requirements between metal fill and a net shape of a user-defined clock net that is specified in the -nets option"}
{"instruction": "How do I 2023.12-sp3 796 chapter 10?", "response": "2023.12-SP3 796 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 176 Bottom-Right-Aligned Relative Placement Group U4 U3 U2 U1 row 3 row 2 row 1 row 0 col 0 Aligning by Pin Location To align a group by pin location, use the -alignment pin and -pin_name options with the set_rp_group_options command"}
{"instruction": "How do I * to generate a report of application options, use the report_app_options command?", "response": "* To generate a report of application options, use the report_app_options command"}
{"instruction": "How do I - and y-pitches?", "response": "- and y-pitches"}
{"instruction": "How do I 2023.12-sp3 619 chapter 7?", "response": "2023.12-SP3 619 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback - By default, Zroute reuses existing filler cell locations for diode insertion"}
{"instruction": "How do I - specify the loads to drive by using the -loads option?", "response": "- Specify the loads to drive by using the -loads option"}
{"instruction": "How do I note?", "response": "Note: The tool supports the repairs on subblocks, which are linked to the read_only abstracts rather than editable abstracts because managing the mismatched design data mechanism only aims to continue the top-level flow for exploration and as such no repair work performed on the subblock abstracts should get merged with the actual design view"}
{"instruction": "How do I - clock-gate insertion n the initial_map stage - clock-gate restructuring in the logic_opto stage - clock-gate restructuring in the initial_opto stage - self-gating insertion in the initial_opto stage, if enabled the reported information includes the following?", "response": "- Clock-gate insertion n the initial_map stage - Clock-gate restructuring in the logic_opto stage - Clock-gate restructuring in the initial_opto stage - Self-gating insertion in the initial_opto stage, if enabled The reported information includes the following: - The number of preexisting clock gates that have a dont_touch attribute, which prevents optimization and might lead to unsatistactory results - The number of clock-gating library cells that have a CTS purpose, which is required for insertion - Clock-gating metrics such as the number of elements and the number of gated registers - A summary of reasons for registers that could not be gated If the self-gating or fanin-based sequential clock gating features are enabled, their metrics are displayed separately"}
{"instruction": "How do I 0.0%...2.0%...4.0%...6.0%...8.0%...10.0%.......?", "response": "0.0%...2.0%...4.0%...6.0%...8.0%...10.0%......."}
{"instruction": "How do I - -tree_type combinational_logic_type uses the specified logic type to build the gated enable tree?", "response": "- -tree_type combinational_logic_type Uses the specified logic type to build the gated enable tree"}
{"instruction": "How do I - for the left_filler_cells and right_filler_cells arguments, \u25e6 at least one of these arguments must contain one or more filler library cells if only one of the arguments contains filler library cells, the tool inserts filler cells only on that side of the standard cells?", "response": "- For the left_filler_cells and right_filler_cells arguments, \u25e6 At least one of these arguments must contain one or more filler library cells If only one of the arguments contains filler library cells, the tool inserts filler cells only on that side of the standard cells"}
{"instruction": "How do I - -respect_voltage_areas?", "response": "- -respect_voltage_areas: Inserts buffers within the hierarchy of the voltage area such that the buffer is physically in the layout"}
{"instruction": "How do I - reports a maximum of 1000 errors for each rule, including both top-level and child- level violations \u25e6 to override the maximum error count, set the signoff.check_drc.max_errors_per_rule application option?", "response": "- Reports a maximum of 1000 errors for each rule, including both top-level and child- level violations \u25e6 To override the maximum error count, set the signoff.check_drc.max_errors_per_rule application option"}
{"instruction": "How do I 2023.12-sp3 663 chapter 8?", "response": "2023.12-SP3 663 Chapter 8: IC Validator In-Design Preparing to Run IC Validator In-Design Commands Feedback To set the process name of the jobs in the previous example to bnormal, use the following command: fc_shell> set_host_options -submit_protocol grid -target ICV \\ -num_processes 4 -max_cores 8 -submit_command \"qsub -P bnormal\" Running IC Validator Using Hybrid Multicore Processing If you are using LSF, you can specify both specific hosts and an LSF configuration for adding additional hosts as they become available"}
{"instruction": "How do I 2023.12-sp3 938 chapter 12?", "response": "2023.12-SP3 938 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback The following script displays ECO shapes in the GUI by using the set_rail_command_option command"}
{"instruction": "How do I - annotating antenna properties on hard macro cells analyzing and fixing antenna violations antena rulescheckingenablingif the design library contains antenna rules, zroute automatically analyzes and antena violationsenablingfixingfixes antenna violations?", "response": "- Annotating Antenna Properties on Hard Macro Cells Analyzing and Fixing Antenna Violations antena rulescheckingenablingIf the design library contains antenna rules, Zroute automatically analyzes and antena violationsenablingfixingfixes antenna violations"}
{"instruction": "How do I - final wiring statistics, including the \u25e6 number of signal net shapes for each metal layer \u25e6 signal wire length for each metal layer \u25e6 number of pg net shapes for each metal layer \u25e6 pg wire length for each metal layer \u25e6 horizontal and vertical wire distribution for each metal layer \u25e6 total number of signal net shapes for the block \u25e6 total signal wire length for the block - final via statistics, including the \u25e6 simple vias used in each via layer, including the number of instances of each via \u25e6 double via conversion rate for each via layer \u25e6 double via conversion rate for the block \u25e6 custom vias used in the block, including the number of instances of each user- defined via by default, this command reports the information only for the top-level block?", "response": "- Final wiring statistics, including the \u25e6 Number of signal net shapes for each metal layer \u25e6 Signal wire length for each metal layer \u25e6 Number of PG net shapes for each metal layer \u25e6 PG wire length for each metal layer \u25e6 Horizontal and vertical wire distribution for each metal layer \u25e6 Total number of signal net shapes for the block \u25e6 Total signal wire length for the block - Final via statistics, including the \u25e6 Simple vias used in each via layer, including the number of instances of each via \u25e6 Double via conversion rate for each via layer \u25e6 Double via conversion rate for the block \u25e6 Custom vias used in the block, including the number of instances of each user- defined via By default, this command reports the information only for the top-level block"}
{"instruction": "How do I 2023.12-sp3 861 chapter 11?", "response": "2023.12-SP3 861 Chapter 11: Hierarchical Implementation Transparent Hierarchy Optimization Feedback The THO flow includes the following steps: - Accessing Libraries - Setting up Transparent Hierarchy Optimization - Performing THO During compile_fusion final_place Stage - Performing THO During compile_fusion final_opto Stage - Rebudgeting After compile_fusion - Performing THO During route_opt or hyper_route_opt Accessing Libraries Before enabling the THO settings, you must ensure that: - All the subblock libraries are opened in edit mode"}
{"instruction": "How do I note?", "response": "Note: RedHawk Fusion does not support results that are generated by the RedHawk tool outside of the Fusion Compiler environment"}
{"instruction": "How do I - for information about controlling the allowed types of pin connections, see controlling pin connections?", "response": "- For information about controlling the allowed types of pin connections, see Controlling Pin Connections"}
{"instruction": "How do I 2023.12-sp3 932 chapter 12?", "response": "2023.12-SP3 932 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback Table 70 Analysis Maps Supported in RedHawk Fusion Flow (Continued) Map Type Description Rail instance peak current map Shows peak current values for different instances or areas in the block"}
{"instruction": "How do I - rail and dual-rail library cells?", "response": "- rail and dual-rail library cells"}
{"instruction": "How do I - a list of one or more library cells to select from by using the -lib_cell option - the distance between the driver of the net and the first buffer by using the -first_distance option - the distance between the load pin of the net and the last buffer by using the -last_distance option you must use the -last_distance option with the -repeater_distance option or the -repeater_distance_length_ratio option?", "response": "- A list of one or more library cells to select from by using the -lib_cell option - The distance between the driver of the net and the first buffer by using the -first_distance option - The distance between the load pin of the net and the last buffer by using the -last_distance option You must use the -last_distance option with the -repeater_distance option or the -repeater_distance_length_ratio option"}
{"instruction": "How do I - step, you might want to use the standalone routing commands instead of automatic routing?", "response": "- step, you might want to use the standalone routing commands instead of automatic routing"}
{"instruction": "How do I - global routing - defining minimum wire spacing rules - generating a congestion map generating a congestion map to display the global route congestion map, choose view > map > global route congestion in the gui?", "response": "- Global Routing - Defining Minimum Wire Spacing Rules - Generating a Congestion Map Generating a Congestion Map To display the global route congestion map, choose View > Map > Global Route Congestion in the GUI"}
{"instruction": "How do I note?", "response": "Note: The support for spacing constraints between standard cells and power or ground nets depends on how the net is represented in the block"}
{"instruction": "How do I 2023.12-sp3 329 chapter 4?", "response": "2023.12-SP3 329 Chapter 4: Clock Gating Self-Gating Optimization Feedback Figure 67 Self-Gating Tree CLK D0 Q0 D2 Q2 D1 Q1 D Q EN The tool does not support the following types of sequential cells for self-gate insertion: - Level-sensitive sequential cells - Level-sensitive scan design registers - Master-slave flip-flops - Retention registers - Single-bit and multibit registers that belong to shift registers - Multibit registers with multiple clock paths For more information, see the following topics: - Self-Gating Flow - Library Requirements for Self-Gating - Setting Up for Self-Gating - Reporting and Querying Self-Gating Cells Self-Gating Flow Figure 68 illustrates the Fusion Compiler flow for inserting self-gates by using the compile_fusion command"}
{"instruction": "How do I note?", "response": "Note: You can insert interior tap walls only for designs with a single site definition"}
{"instruction": "How do I - if you set only the route.common.redundant_via_include_weight_group_by_layer_name application option, zroute selects redundant vias only from the specified weight groups?", "response": "- If you set only the route.common.redundant_via_include_weight_group_by_layer_name application option, Zroute selects redundant vias only from the specified weight groups"}
{"instruction": "How do I note?", "response": "Note: As the redundant via rate increases, it becomes more difficult to converge on the routing design rules and you might see a reduction in signal integrity; therefore, you should use near 100 percent redundant via insertion only for those blocks that truly require such a high redundant via rate"}
{"instruction": "How do I - fixes hard drc violations on the entire block by rerouting any wires, whether modified or not \u25e6 to fix drc violations only in the neighborhood of the open nets, set the -open_net_driven option to true?", "response": "- Fixes hard DRC violations on the entire block by rerouting any wires, whether modified or not \u25e6 To fix DRC violations only in the neighborhood of the open nets, set the -open_net_driven option to true"}
{"instruction": "How do I - route-layer-based (grlb) rc estimation?", "response": "- route-layer-based (GRLB) RC estimation"}
{"instruction": "How do I - processes the ic validator runset to get the list of available rules and caches the runset - processes the gdsii or oasis files specified in the signoff.physical.merge_stream_files application option unless the layers, rules, or stream files change, subsequent runs do not perform this caching and therefore are much quicker?", "response": "- Processes the IC Validator runset to get the list of available rules and caches the runset - Processes the GDSII or OASIS files specified in the signoff.physical.merge_stream_files application option Unless the layers, rules, or stream files change, subsequent runs do not perform this caching and therefore are much quicker"}
{"instruction": "How do I - pg electromigration analysis to perform pg electromigration analysis, use the analyze_rail -electromigration command?", "response": "- PG electromigration analysis To perform PG electromigration analysis, use the analyze_rail -electromigration command"}
{"instruction": "How do I 2023.12-sp3 350 chapter 5?", "response": "2023.12-SP3 350 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback Deriving Clock Tree Exceptions From Ideal Clock Latencies If you have set ideal clock latencies for specific sinks in your design, you can use the derive_clock_balance_points command to convert these ideal latency settings to clock tree exceptions"}
{"instruction": "How do I 2023.12-sp3 783 chapter 10?", "response": "2023.12-SP3 783 Chapter 10: Physical Datapath With Relative Placement Creating Relative Placement Groups Feedback For example, to create a relative placement group named RP1 that has six columns and six rows, use the following command: fc_shell> create_rp_group -name RP1 -columns 6 -rows 6 Figure 167 shows the relative placementpositions for datapositions of columns and rows in a relative placement group"}
{"instruction": "How do I 2023.12-sp3 970 chapter 13?", "response": "2023.12-SP3 970 Chapter 13: ECO Flow Optimizing the Fanout of a Net Feedback When you use this option, you must also use the -lib_cell option"}
{"instruction": "How do I 1.6}} set_clock_gate_latency -stage 1 \\ -fanout_latency {{1-20 0.6} {21-inf 0.8}} set_clock_gate_latency -stage 2 \\ -fanout_latency {{1-20 0.2} {21-inf 0.3}} set_clock_gate_latency -stage 3 \\ -fanout_latency {{1-30 0.1} {31-65 0.8} {66-inf 0.18}} set_clock_latency \"0.4\" {uicg_a/ck} note that for the clock gate uicg_a, the latency value of 0.4 is assigned using the set_clock_latency command, which cannot be overwritten?", "response": "1.6}} set_clock_gate_latency -stage 1 \\ -fanout_latency {{1-20 0.6} {21-inf 0.8}} set_clock_gate_latency -stage 2 \\ -fanout_latency {{1-20 0.2} {21-inf 0.3}} set_clock_gate_latency -stage 3 \\ -fanout_latency {{1-30 0.1} {31-65 0.8} {66-inf 0.18}} set_clock_latency \"0.4\" {uicg_a/CK} Note that for the clock gate uicg_a, the latency value of 0.4 is assigned using the set_clock_latency command, which cannot be overwritten"}
{"instruction": "How do I 2023.12-sp3 684 chapter 8?", "response": "2023.12-SP3 684 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback If you have already run the signoff_check_drc command, you can generate a configuration file by running the $ICV_HOME_DIR/contrib/generate_layer_rule_map.pl script"}
{"instruction": "How do I - latency to generate a latency report, use the -type latency option?", "response": "- Latency To generate a latency report, use the -type latency option"}
{"instruction": "How do I 2023.12-sp3 491 chapter 6?", "response": "2023.12-SP3 491 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback - To create a path-based routing corridor, use the -path option to specify the path and the -width option to specify the width in microns"}
{"instruction": "How do I - to limit the analysis to a specific region of the core area, use the -region option?", "response": "- To limit the analysis to a specific region of the core area, use the -region option"}
{"instruction": "How do I - add cells within gas stations of specified supply nets, use the -respect_gas_station option and specify the supply net?", "response": "- Add cells within gas stations of specified supply nets, use the -respect_gas_station option and specify the supply net"}
{"instruction": "How do I - -max_cores?", "response": "- -max_cores: Use this option to specify the maximum number of cores"}
{"instruction": "How do I 2023.12-sp3 181 chapter 2?", "response": "2023.12-SP3 181 Chapter 2: Preparing the Design Specifying Settings for Preroute Optimization Feedback fc_shell> set_via_ladder_candidate [get_lib_pins lib1/AND2/A1] \\ -ladder_name \"VP2\" The order in which you specify multiple via ladders for the same library pin indicates the priority to use when selecting a via ladder to insert for that pin"}
{"instruction": "How do I note?", "response": "Note: RedHawk Fusion in the Fusion Compiler tool does not support RedHawk signoff analysis features, such as hierarchical analysis or dynamic analysis with lumped or SPICE packages"}
{"instruction": "How do I 2023.12-sp3 718 chapter 8?", "response": "2023.12-SP3 718 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback You can specify either on (in which case the tool uses \u201ctrack_fill\u201d as the prefix) or the prefix string"}
{"instruction": "How do I 2023.12-sp3 842 chapter 11?", "response": "2023.12-SP3 842 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback - Apply the top-level UPF constraints, which you can create from the full-chip UPF constraints by using the split_constraints command"}
{"instruction": "How do I - -weight by default, all mappings have the same priority, and zroute selects the redundant vias to use based on routability?", "response": "- -weight By default, all mappings have the same priority, and Zroute selects the redundant vias to use based on routability"}
{"instruction": "How do I 2023.12-sp3 698 chapter 8?", "response": "2023.12-SP3 698 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback Improving Instance Voltage Drop by Augmenting the Power Grid Power grid augmentation is a technique used to improve the instance voltage drop"}
{"instruction": "How do I - -top_left_outside_corner_cell, -top_right_outside_corner_cell, -bottom_left_outside_corner_cell, and -bottom_right_outside_corner_cell these options specify a single library cell that is used for each outside corner location?", "response": "- -top_left_outside_corner_cell, -top_right_outside_corner_cell, -bottom_left_outside_corner_cell, and -bottom_right_outside_corner_cell These options specify a single library cell that is used for each outside corner location"}
{"instruction": "How do I 2023.12-sp3 58 chapter 1?", "response": "2023.12-SP3 58 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback To enable your placer_high_effort_cong action to run instead of the code block enwrapped by the incr_placement checkpoint, use the following command: associate_checkpoint_action -enable placer_high_effort_cong \\ -replace incr_placement The following is a portion of your checkpointed script showing what happens when the script runs"}
{"instruction": "How do I 2.3} {v1 v2 3.2}} specifying nondefault vias by default, when routing nets with nondefault routing rules, zroute selects vias based on the design rules?", "response": "2.3} {V1 V2 3.2}} Specifying Nondefault Vias By default, when routing nets with nondefault routing rules, Zroute selects vias based on the design rules"}
{"instruction": "How do I - delay-based automatic ungrouping the command ungroups hierarchies along the critical path and is used essentially for timing optimization?", "response": "- Delay-based automatic ungrouping The command ungroups hierarchies along the critical path and is used essentially for timing optimization"}
{"instruction": "How do I 2023.12-sp3 918 chapter 12?", "response": "2023.12-SP3 918 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Driven Power Switch Cell Sizing Feedback Note: If the tool does not find any suitable power cell that matches the targeted voltage drop and RON value, it skips cell resizing"}
{"instruction": "How do I 0.0 2.0] current 0.11 inst2 [1.0 2.5] current 0.22 inst3 [2.0 3.0] current 0.33 see also - generating hotspots - removing hotspots - voltage hotspot analysis examples removing hotspots the tool saves the generated hotspot data in memory?", "response": "0.0 2.0] current 0.11 inst2 [1.0 2.5] current 0.22 inst3 [2.0 3.0] current 0.33 See Also - Generating Hotspots - Removing Hotspots - Voltage Hotspot Analysis Examples Removing Hotspots The tool saves the generated hotspot data in memory"}
{"instruction": "How do I 2023.12-sp3 864 chapter 11?", "response": "2023.12-SP3 864 Chapter 11: Hierarchical Implementation Transparent Hierarchy Optimization Feedback Performing THO During compile_fusion final_opto Stage The Fusion Compiler tool performs transparent hierarchical optimization during the final_opto stage, which ensures that all interblock and block-top paths are optimized as if the design were flat"}
{"instruction": "How do I 36389.15 2020-03-23_17?", "response": "36389.15 2020-03-23_17:21:56 .."}
{"instruction": "How do I 924480.9 total m2 wire length?", "response": "924480.9 Total M2 wire length: 4147032.0 .."}
{"instruction": "How do I 1.08); voltage_map(\"vdd\", 1.08); ..?", "response": "1.08); voltage_map(\"VDD\", 1.08); .."}
{"instruction": "How do I - uses the same tapering distance for all pins?", "response": "- Uses the same tapering distance for all pins"}
{"instruction": "How do I 2023.12-sp3 988 chapter 13?", "response": "2023.12-SP3 988 Chapter 13: ECO Flow Querying Group Repeater Feedback Unplacing the Repeaters To unplace the previous placement of repeaters, use the unplace_group_repeaters command"}
{"instruction": "How do I note?", "response": "Note: The compile.clockgate.substring_list_for_dft_wrapper_dont_rename_icgs application option does not have any effect on the -gating_wrapper_cells_only querying option"}
{"instruction": "How do I - effective placement area of a voltage area to display the effective placement area of a voltage area, query the effective_shapes attribute of the voltage area?", "response": "- Effective placement area of a voltage area To display the effective placement area of a voltage area, query the effective_shapes attribute of the voltage area"}
{"instruction": "How do I 013) adding a group of repeaters to add a group of repeaters, use the add_group_repeaters command as described in the following sections?", "response": "013) Adding a Group of Repeaters To add a group of repeaters, use the add_group_repeaters command as described in the following sections: - Defining a group of repeaters - Grouping a list of repeaters - Setting Constraints for a Group of Repeaters - Adding Voltage Area Aware Group Repeaters Fusion Compiler\u2122 User Guide V-2023.12-SP3 981 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback - Reporting the Constraints Assigned to a Group of a Repeaters - Removing Constraints for a Group of Repeaters - Placing Group Repeaters Before Routing - Performing On Route Placement of Repeaters - Placing Group Repeaters For Multibit Registers - Specifying Locations for Repeater Groups - Allowing Repeater Groups Over Macros - Specifying Cut Space and Cut Distance for Repeater Groups - Specifying Horizontal and Vertical Spacing for Repeater Groups - Specifying Library Cells as Repeaters - Avoiding Overlapping Repeaters With Existing Tap Cells - Avoiding Crosstalk During Group Repeater Insertion - Previewing Repeater Groups - Unplacing the Repeaters - Removing Repeater Groups Defining a group of repeaters To define a group of repeaters for cutline support, use the set_repeater_group or create_repeater_groups command"}
{"instruction": "How do I - to pass variables from a child process to the parent process, you must write the contents of the variables to a file during the child process, and then read that file in the parent process?", "response": "- To pass variables from a child process to the parent process, you must write the contents of the variables to a file during the child process, and then read that file in the parent process"}
{"instruction": "How do I - to remove the existing shielding and reshield the modified nets, set the route.common.reshield_modified_nets option to reshield?", "response": "- To remove the existing shielding and reshield the modified nets, set the route.common.reshield_modified_nets option to reshield"}
{"instruction": "How do I - patterning technology, 1?", "response": "- patterning technology, 1"}
{"instruction": "How do I - top_right the anchor point of the relative placement group is set to its top-right corner?", "response": "- top_right The anchor point of the relative placement group is set to its top-right corner"}
{"instruction": "How do I - allow the tool to decide the number of rows and columns based on the distribution of the cells by using the -auto_shape option?", "response": "- Allow the tool to decide the number of rows and columns based on the distribution of the cells by using the -auto_shape option"}
{"instruction": "How do I 0.7 0.0 150 800} as shown in table 37, for diode modes 7 and 8, the maximum antenna ratio is computed as (metal_area - equi_gate_area) / gate_area where the equivalent gate area, equi_gate_area, is computed by using the diode ratio vector?", "response": "0.7 0.0 150 800} As shown in Table 37, for diode modes 7 and 8, the maximum antenna ratio is computed as (metal_area - equi_gate_area) / gate_area where the equivalent gate area, equi_gate_area, is computed by using the diode ratio vector: (diode_protection + v1) * (v2 + v3)"}
{"instruction": "How do I * report ?", "response": "* Report : Ignored Layers Design : my_design Version: J-2014.12 Date : Wed Oct 22 15:58:23 2014 **************************************** Layer Attribute Value ----------------------------------------------------------------------- Min Routing Layer M2 Max Routing Layer M7 RC Estimation Ignored Layers PO M1 M2 M8 M9 MRDL 1 Fusion Compiler\u2122 User Guide V-2023.12-SP3 200 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback Removing Global Layer Constraints To remove the global layer constraints, use the remove_ignored_layers command"}
{"instruction": "How do I - insertion of tap walls a tap wall is a row or column of tap cells placed linearly without any gaps between cells?", "response": "- Insertion of tap walls A tap wall is a row or column of tap cells placed linearly without any gaps between cells"}
{"instruction": "How do I - for the standard_cells argument, \u25e6 you must specify a list of one or more standard cells \u25e6 you can use wildcards to specify the cell names \u25e6 if you specify multiple rules for the same standard cell, the command uses only the last rule specified for that cell?", "response": "- For the standard_cells argument, \u25e6 You must specify a list of one or more standard cells \u25e6 You can use wildcards to specify the cell names \u25e6 If you specify multiple rules for the same standard cell, the command uses only the last rule specified for that cell"}
{"instruction": "How do I - -submit_command or -host_names?", "response": "- -submit_command or -host_names: Use either of these options to specify the configuration of host machines"}
{"instruction": "How do I 2023.12-sp3 92 chapter 2?", "response": "2023.12-SP3 92 Chapter 2: Preparing the Design Analyzing Libraries Feedback 9"}
{"instruction": "How do I 2023.12-sp3 857 chapter 11?", "response": "2023.12-SP3 857 Chapter 11: Hierarchical Implementation Creating ETMs and ETM Cell Libraries Feedback Creating ETM Cell Libraries in the Library Manager Tool After you create an ETM for each mode and corner combination, use the Library Manager tool to combine the ETMs with the corresponding physical information and create a cell library"}
{"instruction": "How do I 2023.12-sp3 731 chapter 8?", "response": "2023.12-SP3 731 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback You can use the all_runset_layers option with the signoff_create_metal_fill command"}
{"instruction": "How do I 2023.12-sp3 158 chapter 2?", "response": "2023.12-SP3 158 Chapter 2: Preparing the Design Specifying Placement Settings Feedback Considering DFT Connections During Placement To improve the DFT logic placement by enhancing the tool's awareness of DFT connectivity, while still optimizing for functional placement, set the place.coarse.enable_dft_modeling application option to auto"}
{"instruction": "How do I - block.layout_errors, which contains details about the detected errors - block.results, which contains a summary of the run results - signoff_create_metal_fill.log, which contains a summary of the run environment - icv_config_out, which contains the paths to the top-level block and the cell libraries - layer.map, which contains the generated layer mapping file - metal_fill_params.rh, which contains the metal fill parameters and options that you specified - metal_fill_compress_params.rh, which contains the storage commands and indicates whether the compression mode was flat (none) or hierarchical (auto) - ./run_details directory, which contains all the data generated by the ic validator tool for the metal fill insertion run querying metal fill metal fill shapes are stored in fill cells, which use the following naming convention?", "response": "- block.LAYOUT_ERRORS, which contains details about the detected errors - block.RESULTS, which contains a summary of the run results - signoff_create_metal_fill.log, which contains a summary of the run environment - icv_config_out, which contains the paths to the top-level block and the cell libraries - layer.map, which contains the generated layer mapping file - metal_fill_params.rh, which contains the metal fill parameters and options that you specified - metal_fill_compress_params.rh, which contains the storage commands and indicates whether the compression mode was flat (NONE) or hierarchical (AUTO) - ./run_details directory, which contains all the data generated by the IC Validator tool for the metal fill insertion run Querying Metal Fill Metal fill shapes are stored in fill cells, which use the following naming convention: FILL_INST_#"}
{"instruction": "How do I 2023.12-sp3 728 chapter 8?", "response": "2023.12-SP3 728 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Incremental Metal Fill Insertion If you have already used the signoff_create_metal_fill command to performed metal fill insertion on a block, you can use incremental metal fill insertion to perform the following tasks: - Insert additional metal and via fill to specific layers or regions, as described in Adding to Existing Metal and Via Fill"}
{"instruction": "How do I - preserves the existing floorplan information in incremental mode, \u25e6 the placement area is imported based on the current core area and site rows in the def files \u25e6 physical constraints that can have only one value are overwritten by the value from the latest def file; for example, port location and macro location are overwritten?", "response": "- Preserves the existing floorplan information In incremental mode, \u25e6 The placement area is imported based on the current core area and site rows in the DEF files \u25e6 Physical constraints that can have only one value are overwritten by the value from the latest DEF file; for example, port location and macro location are overwritten"}
{"instruction": "How do I 2023.12-sp3 780 feedback 10 physical datapath with relative placement the physical datapath with relative placement capability provides a way for you to create structures in which you specify the relative column and row positions of instances?", "response": "2023.12-SP3 780 Feedback 10 Physical Datapath With Relative Placement The physical datapath with relative placement capability provides a way for you to create structures in which you specify the relative column and row positions of instances"}
{"instruction": "How do I 2023.12-sp3 941 chapter 12?", "response": "2023.12-SP3 941 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback - Compare slew and load capacitance among all cells in the region to determine if high peak current is caused by sharp slew or large load capacitance"}
{"instruction": "How do I - current implementation ?", "response": "- Current Implementation : str(area,speed) Contained Operations : add_30(test.v:30) add_30_2(test.v:30) mult_36(test.v:36) Multiplier Arch : benc_radix4 Data Var Type Class Width Expression ------------------------------------------------------------------------- PI_0 PI Unsigned 6 PI_1 PI Unsigned 1 PI_2 PI Unsigned 24 T16 IFO Unsigned 7 PI_0 + PI_1 (test.v:30) PO_0 PO Unsigned 30 PI_2 * T16 (test.v:36) Fusion Compiler\u2122 User Guide V-2023.12-SP3 225 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback To report the resources and datapath blocks used in the design, use the report_resources command"}
{"instruction": "How do I - to define a hard group bound, use the following syntax?", "response": "- To define a hard group bound, use the following syntax: create_bound -name name -type hard -dimensions {width height} \\ [bound_objects] For example, to define a hard group bound for the INST_1 and INST_2 cell instances with a width of 100 and a height of 100, use the following command: fc_shell> create_bound -name b5 -type hard -dimensions {100 100} \\ {INST_1 INST_2} - To define a dimensionless group bound, use the following syntax: create_bound -name name [-effort effort_level] \\ [bound_objects] The default effort is medium; you can also specify low, high, or ultra"}
{"instruction": "How do I - define the detail routing application options for information about the detail routing application options, see the route.detail_options man page?", "response": "- Define the detail routing application options For information about the detail routing application options, see the route.detail_options man page"}
{"instruction": "How do I - to set the maximum track utilization for layers with a vertical preferred direction, use the -vertical_track_utilization option with the create_routing_guide command?", "response": "- To set the maximum track utilization for layers with a vertical preferred direction, use the -vertical_track_utilization option with the create_routing_guide command"}
{"instruction": "How do I - how to perform antenna ratio calculation with diode protection (the diode ratio vector) to specify the diode ratio vector, use the -diode_ratio option with the define_antenna_layer_rule command, as described in specifying the diode ratio vector?", "response": "- How to perform antenna ratio calculation with diode protection (the diode ratio vector) To specify the diode ratio vector, use the -diode_ratio option with the define_antenna_layer_rule command, as described in Specifying the Diode Ratio Vector"}
{"instruction": "How do I 2023.12-sp3 710 chapter 8?", "response": "2023.12-SP3 710 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Performing Metal Fill Insertion You can use the signoff_create_metal_fill command to perform the following tasks: - Pattern-Based Metal Fill Insertion - Track-Based Metal Fill Insertion - Using an IC Validator Parameter File - Typical Critical Dimension Metal Fill Insertion - Timing-Driven Metal Fill Insertion - Incremental Metal Fill Insertion - Foundry Fill and Track Fill Combined for Different Flows of Foundry Pattern-Based Metal Fill Insertion Pattern-based metal fill insertion is the default mode for the signoff_create_metal_fill command"}
{"instruction": "How do I - limit it to specific scenario, scenarios of modes, or scenarios of corners by using the -scenarios, -modes, or -corners option?", "response": "- Limit it to specific scenario, scenarios of modes, or scenarios of corners by using the -scenarios, -modes, or -corners option"}
{"instruction": "How do I - manually instantiate spare cells, as described in manually instantiating spare cells?", "response": "- Manually instantiate spare cells, as described in Manually Instantiating Spare Cells"}
{"instruction": "How do I 0.1, meaning 10% of the ideal supply voltage?", "response": "0.1, meaning 10% of the ideal supply voltage"}
{"instruction": "How do I 2023.12-sp3 598 chapter 7?", "response": "2023.12-SP3 598 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback Removing Boundary Cell Insertion Requirements To remove one or more of the boundary cell insertion requirements specified by the set_boundary_cell_rules command, use the remove_boundary_cell_rules command"}
{"instruction": "How do I note?", "response": "Note: When you create a routing blockage to prevent via insertion, you must use the -zero_spacing option; otherwise, frame view extraction does not use the route guide to trim the via region"}
{"instruction": "How do I 32.00 ----------------------------------------------- cell count ----------------------------------------------- fusion compiler\u2122 user guide v-2023.12-sp3 264 chapter 3?", "response": "32.00 ----------------------------------------------- Cell Count ----------------------------------------------- Fusion Compiler\u2122 User Guide V-2023.12-SP3 264 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Hierarchical Cell Count: 2 Hierarchical Port Count: 24 Leaf Cell Count: 287 Buf/Inv Cell Count: 45 Buf Cell Count: 4 Inv Cell Count: 41 CT Buf/Inv Cell Count: 0 Combinational Cell Count: 208 Sequential Cell Count: 79 Macro Count: 1 ----------------------------------------------- Area ----------------------------------------------- Combinational Area: 419.34 Noncombinational Area: 736.26 Buf/Inv Area: 67.60 Total Buffer Area: 9.66 Total Inverter Area: 57.94 Macro/Black Box Area: 2337.90 Net Area: 0 Net XLength: 0 Net YLength: 0 ----------------------------------------------- Cell Area (netlist): 3493.49 Cell Area (netlist and physical only): 3493.49 Net Length: 0 Design Rules ----------------------------------------------- Total Number of Nets: 363 Nets With Violations: 0 Max Trans Violations: 0 Max Cap Violations: 0 ----------------------------------------------- report_transformed_registers Example The report_transformed_registers command reports the following information about registers that are modified or removed during compile: - Sequential output ports inversion - Constant registers that are removed and the constant values - Constant registers that are preserved by users - Unloaded registers that are removed - Unloaded registers that are preserved by users - Register merging Fusion Compiler\u2122 User Guide V-2023.12-SP3 265 Chapter 3: Physical Synthesis Performing Design Analysis Feedback - Register replication - Shift registers - Multibit registers - Summary of register optimizations Use the report_transformed_registers command only on a mapped design generated by compile or incremental compile"}
{"instruction": "How do I - the -max_tool_inserted_levels option specifies the maximum number of levels for tool-inserted clock gates?", "response": "- The -max_tool_inserted_levels option specifies the maximum number of levels for tool-inserted clock gates"}
{"instruction": "How do I note?", "response": "Note: When you use the -point option with the -of_objects option, the location is relative to the origin of the specified object"}
{"instruction": "How do I 2023.12-sp3 799 chapter 10?", "response": "2023.12-SP3 799 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 179 Right-Aligned Relative Placement Group With One Cell That is Left Aligned U3 U2 U1 U0 row 3 row 2 row 1 row 0 col 0 Controlling the Tiling Within Relative Placement Groups To control the tiling of objects within a relative placement group, use the set_rp_group_options -tiling_type command with the settings shown in the following table"}
{"instruction": "How do I - specifying the net names, buffers types, and their locations - controlling how buffers are added - specifying settings for multivoltage designs - specifying settings for the freeze silicon eco flow specifying the net names, buffers types, and their locations when you use the add_buffer_on_route command, you must specify the following?", "response": "- Specifying the Net Names, Buffers Types, and Their Locations - Controlling How Buffers are Added - Specifying Settings for Multivoltage Designs - Specifying Settings for the Freeze Silicon ECO Flow Specifying the Net Names, Buffers Types, and Their Locations When you use the add_buffer_on_route command, you must specify the following: - The net on which to add buffers - The type of buffers to add and where to add them on the net by using one of the following methods: \u25e6 Adding Buffers in a Specified Configuration \u25e6 Adding Buffers at Specified Locations \u25e6 Adding Buffers at a Specified Interval \u25e6 Adding Buffers at an Interval That is a Ratio of the Net Length \u25e6 Adding Buffers on a Bus in a Specified Pattern Fusion Compiler\u2122 User Guide V-2023.12-SP3 964 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback Adding Buffers in a Specified Configuration To add buffers in an exact configuration, specify the configuration of cells and their locations by using the -user_specified_buffers option"}
{"instruction": "How do I note?", "response": "Note: If a path group you specify with this application option is also specified as a path group to skip by using the ccd.skip_path_groups application option, the path group is skipped during targeted concurrent clock and data optimization"}
{"instruction": "How do I - inbound the top or bottom boundary of an inbound standard cell is at the half-height location of the cell rows?", "response": "- Inbound The top or bottom boundary of an inbound standard cell is at the half-height location of the cell rows"}
{"instruction": "How do I 2023.12-sp3 174 chapter 2?", "response": "2023.12-SP3 174 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback To restrict sizing to pin-name equivalent cells, use the following command: fc_shell> set_app_options \\ -name opt.common.preserve_pin_names -value always To restore the default behavior, use the following command: fc_shell> set_app_options \\ -name opt.common.preserve_pin_names -value never Preserving Ports of Existing Hierarchies During optimization and clock tree synthesis, the tool can create new ports on existing hierarchical blocks"}
{"instruction": "How do I - avoid placement blockages and macro cells when placing buffers by using the -respect_blockages option - specify a name prefix for the new cells and nets by using -cell_prefix and -net_prefix options by default, the tool uses eco_cell and eco_net as the name prefix for the new cells and nets?", "response": "- Avoid placement blockages and macro cells when placing buffers by using the -respect_blockages option - Specify a name prefix for the new cells and nets by using -cell_prefix and -net_prefix options By default, the tool uses eco_cell and eco_net as the name prefix for the new cells and nets"}
{"instruction": "How do I 2023.12-sp3 608 chapter 7?", "response": "2023.12-SP3 608 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback The maximum antenna ratio for the net is computed by using the formula for the diode mode from Table 36: - For diode mode 2, the maximum antenna ratio for the net is the largest of the maximum antenna ratio values for the diodes, 2300"}
{"instruction": "How do I 2023.12-sp3 449 chapter 6?", "response": "2023.12-SP3 449 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback The configuration file has the following syntax: <EmRule> <!-- template definition --> <Template name=\"rule_name\"> <Layer name=\"layer_name\" row_number=\"cuts_per_row\" [max_stagger_tracks=\"count\"] [upper_cut_x_min_spacing=\"x_spacing\"] [upper_cut_y_min_spacing=\"y_spacing\"] /> .."}
{"instruction": "How do I 2023.12-sp3 996 chapter 13?", "response": "2023.12-SP3 996 Chapter 13: ECO Flow Swapping Variant Cell Feedback Figure 225 2-Variants and N-Variants Sub Flows in siteId_based Mode Each variant reference has both legal mapping id and flipped mapping id"}
{"instruction": "How do I - deriving the clock trees - defining clock tree exceptions - restricting optimization on the clock network - copying clock tree exceptions across modes fusion compiler\u2122 user guide v-2023.12-sp3 339 chapter 5?", "response": "- Deriving the Clock Trees - Defining Clock Tree Exceptions - Restricting Optimization on the Clock Network - Copying Clock Tree Exceptions Across Modes Fusion Compiler\u2122 User Guide V-2023.12-SP3 339 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback - Deriving Clock Tree Exceptions From Ideal Clock Latencies - Handling Endpoints With Balancing Conflicts Deriving the Clock Trees The Fusion Compiler tool derives the clock trees by tracing through the transitive fanout from the clock roots to the clock endpoints"}
{"instruction": "How do I - the default during clock-gating optimization, the tool uses the following setup defaults?", "response": "- The default During clock-gating optimization, the tool uses the following setup defaults: Setup Default Maximum fanout Infinite Minimum bit-width Three Clock-gating cell Latch-based cells for both positive-edge and negative-edge triggered flip-flops"}
{"instruction": "How do I - to create a rectilinear routing corridor, use the -boundary option to specify the coordinates of the polygon using the following syntax?", "response": "- To create a rectilinear routing corridor, use the -boundary option to specify the coordinates of the polygon using the following syntax: { {x1 y1} {x2 y2} .."}
{"instruction": "How do I - the metal shapes are inserted only in the top-level block to insert metal shapes in all soft macros in a hierarchical block, use the -hierarchical option?", "response": "- The metal shapes are inserted only in the top-level block To insert metal shapes in all soft macros in a hierarchical block, use the -hierarchical option"}
{"instruction": "How do I - wire delay fraction histogram to report the ratio between the wire delay and the total delay for each logic stage of the clock tree in a histogram format, use the -histogram_type wire_delay_fraction option?", "response": "- Wire delay fraction histogram To report the ratio between the wire delay and the total delay for each logic stage of the clock tree in a histogram format, use the -histogram_type wire_delay_fraction option"}
{"instruction": "How do I - for single-voltage designs, you must run the resolve_pg_netx command to resolve the conflicts?", "response": "- For single-voltage designs, you must run the resolve_pg_netx command to resolve the conflicts"}
{"instruction": "How do I - to control the routing direction in a specific region, use either a preferred-direction-only routing guide or a switch-preferred-direction routing guide?", "response": "- To control the routing direction in a specific region, use either a preferred-direction-only routing guide or a switch-preferred-direction routing guide"}
{"instruction": "How do I - set_clock_routing_rules this command assigns nondefault routing rules to clock nets before clock tree synthesis?", "response": "- set_clock_routing_rules This command assigns nondefault routing rules to clock nets before clock tree synthesis"}
{"instruction": "How do I - -rerun_global_router use this option to rerun the global routing even if the block already has a congestion map?", "response": "- -rerun_global_router Use this option to rerun the global routing even if the block already has a congestion map"}
{"instruction": "How do I note?", "response": "Note: To use the multi-rail-scenario rail analysis capability for IR-driven placement or IR-driven concurrent clock and data optimization, you must set the following application option before the clock_opt -from final_opto or route_opt command: fc_shell> set_app_options \\ -name opt.common.power_integrity -value true For more information about power integrity analysis, see the Enabling the Power Integrity Features section"}
{"instruction": "How do I 2023.12-sp3 803 chapter 10?", "response": "2023.12-SP3 803 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Note: When the orientation of a relative placement group is changed, the constraints on the relative placement group, such as alignment and utilization, are preserved according to the specifications that you provide"}
{"instruction": "How do I - set_implementation this command specifies the implementation to use for dividers and synthetic library cell instances with a specified name?", "response": "- set_implementation This command specifies the implementation to use for dividers and synthetic library cell instances with a specified name"}
{"instruction": "How do I - a signoff methodology with a scaled library setup the voltage optimization flow consists of the following high-level steps?", "response": "- A signoff methodology with a scaled library setup The voltage optimization flow consists of the following high-level steps: 1"}
{"instruction": "How do I 2023.12-sp3 931 chapter 12?", "response": "2023.12-SP3 931 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback { { 1616.475 1967.000 } { 1617.525 1969.800 } } metal5 0.00448 { { 1608.810 1946.000 } { 1611.190 1974.000 } } metal7 0.00446 { { 1608.000 1946.000 } { 1612.000 1974.000 } } metal9 0.00446 See Also - Voltage Hotspot Analysis Displaying Maps in the GUI When analysis is complete, the tool saves the design data and analysis results (*.result) in the in-design.redhawk/design_name.result directory under the RedHawk working directory"}
{"instruction": "How do I 38.0 fc_shell> create_length_limit -for [get_pins -physical_context r2/a] \\ -min_value 40.0 fc_shell> create_length_limit -for [get_pins -physical_context r3/a] \\ -min_value 45.0 fc_shell> create_length_limit -for [get_pins -physical_context r4/a] \\ -min_value 42.0 fc_shell> create_length_limit -for [get_pins -physical_context r5/a] \\ -min_value 41.0 in example 32, the command creates a constraint group named abc for the nets and bundles that match the pattern pr*?", "response": "38.0 fc_shell> create_length_limit -for [get_pins -physical_context R2/a] \\ -min_value 40.0 fc_shell> create_length_limit -for [get_pins -physical_context R3/a] \\ -min_value 45.0 fc_shell> create_length_limit -for [get_pins -physical_context R4/a] \\ -min_value 42.0 fc_shell> create_length_limit -for [get_pins -physical_context R5/a] \\ -min_value 41.0 In Example 32, the command creates a constraint group named abc for the nets and bundles that match the pattern pr*"}
{"instruction": "How do I 2023.12-sp3 284 feedback 4 clock gating rtl clock gating is a power optimization feature provided by the fusion compiler tool?", "response": "2023.12-SP3 284 Feedback 4 Clock Gating RTL clock gating is a power optimization feature provided by the Fusion Compiler tool"}
{"instruction": "How do I - the routing blockages are inserted on all routing layers to insert the routing blockages only on specific routing layers, use the -layers option?", "response": "- The routing blockages are inserted on all routing layers To insert the routing blockages only on specific routing layers, use the -layers option"}
{"instruction": "How do I 2023.12-sp3 761 chapter 9?", "response": "2023.12-SP3 761 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Example 37 Wire Matching Constraints for pr* Nets With Percent Tolerance fc_shell> create_wire_matching def \\ -for [get_nets -physical_context pr*] \\ -tolerance 0.10 -relative {def} In Example 38, the command creates a wire matching constraint named clk_match for the clk net"}
{"instruction": "How do I - the library cells to use for the boundary cells, as described in specifying the library cells for boundary cell insertion - the rules used to place the boundary cells, as described in specifying boundary cell placement rules - the naming convention used for the inserted cells, as described in specifying the naming convention for boundary cells - the creation of routing guides to honor the metal cut allowed and forbidden preferred grid extension rules, as described in creating routing guides during boundary cell insertion fusion compiler\u2122 user guide v-2023.12-sp3 593 chapter 7?", "response": "- The library cells to use for the boundary cells, as described in Specifying the Library Cells for Boundary Cell Insertion - The rules used to place the boundary cells, as described in Specifying Boundary Cell Placement Rules - The naming convention used for the inserted cells, as described in Specifying the Naming Convention for Boundary Cells - The creation of routing guides to honor the metal cut allowed and forbidden preferred grid extension rules, as described in Creating Routing Guides During Boundary Cell Insertion Fusion Compiler\u2122 User Guide V-2023.12-SP3 593 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback Note: This feature is supported only by the compile_boundary_cells command; it is not supported by the compile_targeted_boundary_cells command"}
{"instruction": "How do I - for information about must-join pins, see routing must-join pins?", "response": "- For information about must-join pins, see Routing Must-Join Pins"}
{"instruction": "How do I - if the clock root is an input port without an i/o pad cell, you must accurately specify the driving cell of the input port?", "response": "- If the clock root is an input port without an I/O pad cell, you must accurately specify the driving cell of the input port"}
{"instruction": "How do I - don\u2019t touch settings these settings identify parts of the clock tree on which clock tree synthesis and optimization is not performed?", "response": "- Don\u2019t touch settings These settings identify parts of the clock tree on which clock tree synthesis and optimization is not performed"}
{"instruction": "How do I note?", "response": "Note: If you are performing pattern-based metal fill insertion and the blockage layer numbers differ between the technology file and the foundry runset file, you must provide a layer mapping file, as described in Defining the Layer Mapping for IC Validator In-Design Commands"}
{"instruction": "How do I - removing perimeter constraint objects inserting metal shapes in the preferred direction to insert rectangular metal shapes along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects metal_preferred option?", "response": "- Removing Perimeter Constraint Objects Inserting Metal Shapes in the Preferred Direction To insert rectangular metal shapes along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects metal_preferred option"}
{"instruction": "How do I * tech_lib/clk_inv*} fc_shell> source cts_leq_cells.tcl fc_shell> synthesize_clock_trees restricting the target libraries used you can restrict the libraries used during clock tree synthesis for the top level or a lower level of the logical hierarchy of a design by using the set_target_library_subset -clock command?", "response": "* tech_lib/clk_inv*} fc_shell> source cts_leq_cells.tcl fc_shell> synthesize_clock_trees Restricting the Target Libraries Used You can restrict the libraries used during clock tree synthesis for the top level or a lower level of the logical hierarchy of a design by using the set_target_library_subset -clock command"}
{"instruction": "How do I 13010) 'redirect -bg -file {background_1.log} source bg_script_1.tcl -max_cores 3 ' is running to omit the completed jobs, use the -reset option with the report_background_jobs command?", "response": "13010) 'redirect -bg -file {background_1.log} source bg_script_1.tcl -max_cores 3 ' is running To omit the completed jobs, use the -reset option with the report_background_jobs command"}
{"instruction": "How do I 2023.12-sp3 826 chapter 11?", "response": "2023.12-SP3 826 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using ETMs Feedback Running the Hierarchical Synthesis Flow Using ETMs To run hierarchical synthesis flow, follow the steps described in Figure 190"}
{"instruction": "How do I - using an ic validator parameter file viewing density heat maps in the gui after running the signoff_report_metal_density command, you can view heat maps in the gui for both the minimum density and gradient density reports?", "response": "- Using an IC Validator Parameter File Viewing Density Heat Maps in the GUI After running the signoff_report_metal_density command, you can view heat maps in the GUI for both the minimum density and gradient density reports"}
{"instruction": "How do I - specifying parasitic estimation settings for the preroute optimization - specifying automatic via ladder insertion settings for preroute optimization - assigning nondefault routing rules to critical nets fusion compiler\u2122 user guide v-2023.12-sp3 179 chapter 2?", "response": "- Specifying Parasitic Estimation Settings for the Preroute Optimization - Specifying Automatic Via Ladder Insertion Settings for Preroute Optimization - Assigning Nondefault Routing Rules to Critical Nets Fusion Compiler\u2122 User Guide V-2023.12-SP3 179 Chapter 2: Preparing the Design Specifying Settings for Preroute Optimization Feedback - Enabling Area Recovery in Regions of High Utilization - Enabling Advanced Logic Restructuring Specifying Parasitic Estimation Settings for the Preroute Optimization The following topics describe how you can control parasitic estimation during the preroute stage of the design flow: - Enabling Global-Route-Layer-Based (GRLB) Preroute Optimization - Enabling Route-Driven Estimation (RDE) for Preroute Optimization Enabling Global-Route-Layer-Based (GRLB) Preroute Optimization To improve correlation with the postroute stage of the design flow, you can enable global-route-layer-based RC estimation during the compile_fusion and clock_opt commands"}
{"instruction": "How do I - route.detail.default_gate_size specifies the gate size used for standard cell input pins during antenna analysis if the gate size is not specified in the e view of the cell?", "response": "- route.detail.default_gate_size Specifies the gate size used for standard cell input pins during antenna analysis if the gate size is not specified in the e view of the cell"}
{"instruction": "How do I 2023.12-sp3 953 chapter 13?", "response": "2023.12-SP3 953 Chapter 13: ECO Flow ECO Fusion Flow Feedback 4"}
{"instruction": "How do I - transition histogram fusion compiler\u2122 user guide v-2023.12-sp3 433 chapter 5?", "response": "- Transition histogram Fusion Compiler\u2122 User Guide V-2023.12-SP3 433 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback To report the transition time of each sink in a histogram format, use the -histogram_type transition option"}
{"instruction": "How do I 2023.12-sp3 792 chapter 10?", "response": "2023.12-SP3 792 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Table 57 Specifying Relative Placement Group Properties (Continued) To do this Use this option Specify how to treat fixed cells in the floorplan during legalization"}
{"instruction": "How do I 2023.12-sp3 602 chapter 7?", "response": "2023.12-SP3 602 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Table 35 Diode Protection Mode Settings (Continued) Diode protection mode Definition 6 Diode protection is limited; the sum of the diode-protection values for all diodes is used to calculate the equivalent gate area"}
{"instruction": "How do I - to flatten the physical hierarchy and retain only the relevant logic of the lower-level blocks, use the -preserve_block_instances false option?", "response": "- To flatten the physical hierarchy and retain only the relevant logic of the lower-level blocks, use the -preserve_block_instances false option"}
{"instruction": "How do I - -boundary coordinates use this option to restrict the reporting to a specific region of the block?", "response": "- -boundary coordinates Use this option to restrict the reporting to a specific region of the block"}
{"instruction": "How do I - whether to check for power net violations by default, the command does not check for power net violations, as this check increases runtime and is required only for metal filler cell insertion?", "response": "- Whether to check for power net violations By default, the command does not check for power net violations, as this check increases runtime and is required only for metal filler cell insertion"}
{"instruction": "How do I 2023.12-sp3 203 chapter 2?", "response": "2023.12-SP3 203 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback For example, to use layers M4 through M7 when routing the root nets of the CLK1 clock, use the following command: fc_shell> set_clock_routing_rules -clocks CLK1 -net_type root \\ -min_routing_layer M4 -max_routing_layer M7 To specify a transitive fanout limit to use when identifying root nets, use the set_clock_tree_options -root_ndr_fanout_limit command"}
{"instruction": "How do I - display the hierarchy settings panel by clicking the hierarchy settings icon ( ) in the view settings panel or the menu bar?", "response": "- Display the Hierarchy Settings panel by clicking the Hierarchy Settings icon ( ) in the View Settings panel or the menu bar"}
{"instruction": "How do I 2023.12-sp3 405 chapter 5?", "response": "2023.12-SP3 405 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback 6"}
{"instruction": "How do I 2023.12-sp3 694 chapter 8?", "response": "2023.12-SP3 694 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback \u25e6 Specify the number of view levels in the \u201cView level\u201d field"}
{"instruction": "How do I - for information about specifying the preferred routing direction for specific layers, see setting the preferred routing direction for layers?", "response": "- For information about specifying the preferred routing direction for specific layers, see Setting the Preferred Routing Direction for Layers"}
{"instruction": "How do I - all outputs are unconnected if you instantiate the spare cells before you perform physical synthesis on a block, the tool places and legalizes the spare cells during the subsequent physical synthesis steps?", "response": "- All outputs are unconnected If you instantiate the spare cells before you perform physical synthesis on a block, the tool places and legalizes the spare cells during the subsequent physical synthesis steps"}
{"instruction": "How do I 1.0 specifies the global relaxation factor for the rms limit specified in the constraints file?", "response": "1.0 Specifies the global relaxation factor for the RMS limit specified in the constraints file"}
{"instruction": "How do I - the side along which to insert the tap wall (the -side option) you can specify only a single side, top, bottom, right, or left?", "response": "- The side along which to insert the tap wall (the -side option) You can specify only a single side, top, bottom, right, or left"}
{"instruction": "How do I note?", "response": "Note: Wires that are less than the minimum length are not considered when computing the shielding ratio"}
{"instruction": "How do I note that the highlighted code is not actually in your script, but shows the checkpoint behaviors that are executed when the tool encounters the checkpoints in the run?", "response": "Note that the highlighted code is not actually in your script, but shows the checkpoint behaviors that are executed when the tool encounters the checkpoints in the run"}
{"instruction": "How do I - a script file that defines the via ladder rules the script file contains a create_via_rule command for each template defined in the xml file, as well as set_attribute commands to set the appropriate via rule attributes?", "response": "- A script file that defines the via ladder rules The script file contains a create_via_rule command for each template defined in the XML file, as well as set_attribute commands to set the appropriate via rule attributes"}
{"instruction": "How do I * -hierarchical] ..?", "response": "* -hierarchical] .."}
{"instruction": "How do I - change the voltage area name to change the name of the voltage area, use the -name option with the set_voltage_area command?", "response": "- Change the voltage area name To change the name of the voltage area, use the -name option with the set_voltage_area command"}
{"instruction": "How do I 2023.12-sp3 765 chapter 9?", "response": "2023.12-SP3 765 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback Table 56 Application Options for Running Custom Routing (Continued) Application option Description custom.route.single_loop_match custom.route.single_loop_match_max_spacing custom.route.single_loop_match_min_spacing custom.route.single_loop_match_offset_layer Specifies how to extend the wire"}
{"instruction": "How do I - layer basis by using the -coaxial_skip_tracks_on_layers option to disable shielding on a specific layer, set the value to -1; otherwise, specify an integer between 0 and 7 to specify the number of tracks to skip?", "response": "- layer basis by using the -coaxial_skip_tracks_on_layers option To disable shielding on a specific layer, set the value to -1; otherwise, specify an integer between 0 and 7 to specify the number of tracks to skip"}
{"instruction": "How do I - if you set only the route.common.redundant_via_exclude_weight_group_by_layer_name application option, zroute selects redundant vias from all weight groups in the original via mapping table, except the specified weight groups?", "response": "- If you set only the route.common.redundant_via_exclude_weight_group_by_layer_name application option, Zroute selects redundant vias from all weight groups in the original via mapping table, except the specified weight groups"}
{"instruction": "How do I - insert_via_ladders - route_auto, route_global, route_track, route_detail, and route_eco note?", "response": "- insert_via_ladders - route_auto, route_global, route_track, route_detail, and route_eco Note: When you run routing with a single thread, the result is deterministic; if you start with the same block, you always get the same result"}
{"instruction": "How do I - to move a voltage area shape directly above another shape, use the -above option?", "response": "- To move a voltage area shape directly above another shape, use the -above option"}
{"instruction": "How do I - the selection of filler cells based on lowest leakage current by default, the command does not consider leakage current when inserting filler cells?", "response": "- The selection of filler cells based on lowest leakage current By default, the command does not consider leakage current when inserting filler cells"}
{"instruction": "How do I - -all_clock_outputs set this option to true to apply the mapping to all clock output pins?", "response": "- -all_clock_outputs Set this option to true to apply the mapping to all clock output pins"}
{"instruction": "How do I - set the switching activity by using the set_switching_activity command?", "response": "- Set the switching activity by using the set_switching_activity command"}
{"instruction": "How do I 518.668 inv61/vdd 158.268 arcr0_1/vbp 145.582 feed0_5/vdd 156.228 inv11/vbp 518.669 the output minres.rpt report includes the entire resistance information?", "response": "518.668 INV61/vdd 158.268 ARCR0_1/vbp 145.582 FEED0_5/vdd 156.228 INV11/vbp 518.669 The output minres.rpt report includes the entire resistance information"}
{"instruction": "How do I - these cell libraries are the same as when the cell libraries are created during library preparation in the library manager tool?", "response": "- These cell libraries are the same as when the cell libraries are created during library preparation in the Library Manager tool"}
{"instruction": "How do I - automatically fixing signoff drc violations running the signoff_check_drc command to perform signoff design rule checking by running the signoff_check_drc command, 1?", "response": "- Automatically Fixing Signoff DRC Violations Running the signoff_check_drc Command To perform signoff design rule checking by running the signoff_check_drc command, 1"}
{"instruction": "How do I - the naming convention used to identify the inserted tap cell instances by default, the tool uses the following naming convention for inserted tap cells?", "response": "- The naming convention used to identify the inserted tap cell instances By default, the tool uses the following naming convention for inserted tap cells: headerfooter__library_cell_name_R#_C#_number To identify the tap cells inserted in a specific run, use the -prefix option to specify a prefix string"}
{"instruction": "How do I 2023.12-sp3 277 chapter 3?", "response": "2023.12-SP3 277 Chapter 3: Physical Synthesis Performing Design Analysis Feedback You could then restrict your analysis to your M9 runs by turning off the visibility of your M7 runs, as shown in the following figure: Now that you have your best TNS runs, you could compare their congestion by sorting the GRCOverflow column to show the worst overflow at the top, as shown in the following figure: Notice that your higher-utilization runs have more congestion than your lower-utilization runs"}
{"instruction": "How do I 2023.12-sp3 34 chapter 1?", "response": "2023.12-SP3 34 Chapter 1: Working With the Fusion Compiler Tool Place and Route Design Flow Overview Feedback following figure shows an overview of the design flow from the Fusion Compiler tool to the Formality tool: Synthesis RTL/ netlist Ref"}
{"instruction": "How do I - to create a comb routing topology, use the -topology comb option?", "response": "- To create a comb routing topology, use the -topology comb option"}
{"instruction": "How do I 2023.12-sp3 901 chapter 12?", "response": "2023.12-SP3 901 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Voltage Drop Analysis Feedback analyze_rail -voltage_drop static -redhawk_script_file myscript.tcl command, the tool ignores the -voltage_drop option setting"}
{"instruction": "How do I 2023.12-sp3 669 chapter 8?", "response": "2023.12-SP3 669 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Otherwise, it reads the frame view"}
{"instruction": "How do I - gating cells?", "response": "- gating cells"}
{"instruction": "How do I - allows sizing of relative placement cells while maintaining relative placement?", "response": "- Allows sizing of relative placement cells while maintaining relative placement"}
{"instruction": "How do I 1.0} if the -clock option is not specified, the setting applies to all clocks in the design?", "response": "1.0} If the -clock option is not specified, the setting applies to all clocks in the design"}
{"instruction": "How do I - swapping of the top and bottom inside corner cells on flipped rows use the -do_not_swap_top_and_bottom_inside_corner_cell option with the set_boundary_cell_rules command to prevent the command from using the bottom inside corner cell on the top inside corner of flipped rows and the top inside corner cell on the bottom inside corner of flipped rows?", "response": "- Swapping of the top and bottom inside corner cells on flipped rows Use the -do_not_swap_top_and_bottom_inside_corner_cell option with the set_boundary_cell_rules command to prevent the command from using the bottom inside corner cell on the top inside corner of flipped rows and the top inside corner cell on the bottom inside corner of flipped rows"}
{"instruction": "How do I - the metal shapes have the default metal width specified for the routing layer in the technology file for information about specifying the default metal width for a layer, see the \u201cdefault width rule\u201d topic in the synopsys technology file and routing rules reference manual?", "response": "- The metal shapes have the default metal width specified for the routing layer in the technology file For information about specifying the default metal width for a layer, see the \u201cDefault Width Rule\u201d topic in the Synopsys Technology File and Routing Rules Reference Manual"}
{"instruction": "How do I - you use the precolored flow if the cells in your standard cell library have assigned masks on the metal shapes inside the cells?", "response": "- You use the precolored flow if the cells in your standard cell library have assigned masks on the metal shapes inside the cells"}
{"instruction": "How do I 2023.12-sp3 972 chapter 13?", "response": "2023.12-SP3 972 Chapter 13: ECO Flow Placing ECO Cells Feedback You can revert the nonoptimal ECO changes made by the size_cell, add_buffer, and add_buffer_on_route commands by using the revert_eco_changes command"}
{"instruction": "How do I 2023.12-sp3 55 chapter 1?", "response": "2023.12-SP3 55 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback The following example defines a checkpoint action named gropto, which enables global- route based buffering: create_checkpoint_action gropto { set_app_options -name place_opt.initial_drc.global_route_based \\ -value true } The next example defines a checkpoint action named placer_high_effort_cong, which runs high-effort congestion reduction: create_checkpoint_action placer_high_effort_cong { set placer_command [get_current_checkpoint -script] set cong_option \"-congestion_effort high\" eval $placer_command $cong_option } Notice the use of the get_current_checkpoint -script command and option, which retrieves the command originally enwrapped by the checkpoint and sets its congestion effort to high (-congestion_effort high)"}
{"instruction": "How do I 0.09 0.15 0.2} m2 {0.09 0.15 0.2} m3 {0.09 0.15 0.2} } \\ -spacing_weight_levels { m1 {hard medium low} m2 {hard medium low} m3 {hard medium low} } \\ -spacing_length_thresholds { m1 {0.01 0 0} m2 {0.01 0 0} m3 {0.01 0 0} } specifying the routing effort for soft spacing violations by default, zroute does not fix soft spacing violations?", "response": "0.09 0.15 0.2} M2 {0.09 0.15 0.2} M3 {0.09 0.15 0.2} } \\ -spacing_weight_levels { M1 {hard medium low} M2 {hard medium low} M3 {hard medium low} } \\ -spacing_length_thresholds { M1 {0.01 0 0} M2 {0.01 0 0} M3 {0.01 0 0} } Specifying the Routing Effort for Soft Spacing Violations By default, Zroute does not fix soft spacing violations"}
{"instruction": "How do I - the routing guides are inserted on all routing layers to insert the routing guides only on specific routing layers, use the -layers option?", "response": "- The routing guides are inserted on all routing layers To insert the routing guides only on specific routing layers, use the -layers option"}
{"instruction": "How do I note?", "response": "Note: Partial placement blockages are honored during placement, but not during legalization, optimization, or clock tree synthesis"}
{"instruction": "How do I - sorting the data - filtering metrics - filtering runs - example analysis see also - exploring the detailed comparison data fusion compiler\u2122 user guide v-2023.12-sp3 274 chapter 3?", "response": "- Sorting the Data - Filtering Metrics - Filtering Runs - Example Analysis See Also - Exploring the Detailed Comparison Data Fusion Compiler\u2122 User Guide V-2023.12-SP3 274 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Sorting the Data Click any column header to sort the data using that metric"}
{"instruction": "How do I 2023.12-sp3 139 chapter 2?", "response": "2023.12-SP3 139 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback - Hard macro A hard macro blockage prevents the placement of hard macros within the specified area during coarse placement, optimization, and legalization"}
{"instruction": "How do I 2023.12-sp3 167 chapter 2?", "response": "2023.12-SP3 167 Chapter 2: Preparing the Design Specifying Legalization Settings Feedback can be placed, relative to the total number of sites analyzed, is less than the specified threshold"}
{"instruction": "How do I - to limit the analysis to a specific region or a specific number of random sites of the core area, use the -region or -trials option, respectively?", "response": "- To limit the analysis to a specific region or a specific number of random sites of the core area, use the -region or -trials option, respectively"}
{"instruction": "How do I note the following when relinking a block?", "response": "Note the following when relinking a block: - If none of the labels in the switch list are available in a subblock, or if you specify an empty switch list, the tool links the subblock to the label it was previously linked to - If you have removed all the labels for a subblock, the tool links the subblock to the label of its parent block Specifying the Editability of Blocks From the Top-Level For designs with physical hierarchy, you can specify if changes can be made to lower-level blocks by using the set_editability command at the top level"}
{"instruction": "How do I 1) grcs = 2756 (0.10%) phase3?", "response": "1) GRCs = 2756 (0.10%) phase3"}
{"instruction": "How do I - to specify the maximum length of the orthogonal stripes, when creating a clock spine structure, use the -length option?", "response": "- To specify the maximum length of the orthogonal stripes, when creating a clock spine structure, use the -length option"}
{"instruction": "How do I 2023.12-sp3 421 chapter 5?", "response": "2023.12-SP3 421 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Figure 94 Comb Topology Load pins Driver pins Clock mesh strap (shape_use = stripe) Clock mesh strap (shape_use = user_route) Comb route Pin that is further than the comb distance Comb routing is suitable when there are a large number of driver and load pins directly under the clock-mesh stripes"}
{"instruction": "How do I - the report_fanin_sequential_clock_gating_options command this command lists the settings for design objects?", "response": "- The report_fanin_sequential_clock_gating_options command This command lists the settings for design objects"}
{"instruction": "How do I - the width of a column is the width of the widest cell in that column?", "response": "- The width of a column is the width of the widest cell in that column"}
{"instruction": "How do I - considering only the clock paths that go from, through, and to specific pins by using the -from, -through, and -to options?", "response": "- Considering only the clock paths that go from, through, and to specific pins by using the -from, -through, and -to options"}
{"instruction": "How do I 2023.12-sp3 497 chapter 6?", "response": "2023.12-SP3 497 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback layer2 {weight21 weight22 .."}
{"instruction": "How do I - -top_tap_cell and -bottom_tap_cell fusion compiler\u2122 user guide v-2023.12-sp3 594 chapter 7?", "response": "- -top_tap_cell and -bottom_tap_cell Fusion Compiler\u2122 User Guide V-2023.12-SP3 594 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback These options specify a single library cell that is used for the tap cells on the top and bottom boundary rows, respectively"}
{"instruction": "How do I 2023.12-sp3 641 chapter 7?", "response": "2023.12-SP3 641 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Note: The advanced legalizer automatically prevents gaps; therefore, this option is ignored when place.legalize.enable_advanced_legalizer application option is set to true"}
{"instruction": "How do I 5.0} {net2 3.0}}} route_custom -nets {net1 net2} route_eco -nets {net1 net2} remove_redundant_shapes -nets {net1 net2} route_detail -incremental true using a ddr routing flow this topic describes how to use custom router to perform routing on a double data rate (ddr) design?", "response": "5.0} {net2 3.0}}} route_custom -nets {net1 net2} route_eco -nets {net1 net2} remove_redundant_shapes -nets {net1 net2} route_detail -incremental true Using a DDR Routing Flow This topic describes how to use Custom Router to perform routing on a double data rate (DDR) design"}
{"instruction": "How do I note that the availability of attribute values depends on the error type and the verification method used?", "response": "Note that the availability of attribute values depends on the error type and the verification method used"}
{"instruction": "How do I - the supply net is connected to a pg pin of an instance?", "response": "- The supply net is connected to a PG pin of an instance"}
{"instruction": "How do I - redhawk and redhawk-sc fusion fusion compiler\u2122 user guide v-2023.12-sp3 699 chapter 8?", "response": "- RedHawk and RedHawk-SC Fusion Fusion Compiler\u2122 User Guide V-2023.12-SP3 699 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback Standard Power Grid Augmentation Standard power grid augmentation inserts as many PG augmentation shapes as possible to lower the instance voltage drop"}
{"instruction": "How do I - -master_pin_map or -master_pin_map_file these options specify the mappings for specific library pins using the following format?", "response": "- -master_pin_map or -master_pin_map_file These options specify the mappings for specific library pins using the following format: { {lib_cell/pin {via_ladder_list}} ...} Fusion Compiler\u2122 User Guide V-2023.12-SP3 455 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback To specify the mapping on the command line, use the -master_pin_map option"}
{"instruction": "How do I 159) that must comply with the constraint?", "response": "159) that must comply with the constraint"}
{"instruction": "How do I - specifying the tapering method - controlling the tapering width fusion compiler\u2122 user guide v-2023.12-sp3 516 chapter 6?", "response": "- Specifying the Tapering Method - Controlling the Tapering Width Fusion Compiler\u2122 User Guide V-2023.12-SP3 516 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Specifying the Tapering Method You specify the tapering method for a nondefault routing rule when you define the rule with the create_routing_rule command"}
{"instruction": "How do I - to include specific nets, ports, hierarchical pins, or leaf pins in a placement or timing abstract, use the -include_objects option?", "response": "- To include specific nets, ports, hierarchical pins, or leaf pins in a placement or timing abstract, use the -include_objects option"}
{"instruction": "How do I - generating hotspots - reporting hotspots - removing hotspots - voltage hotspot analysis examples to write rail results only for the cell instances or geometries that reside in the hotspot area, use the get_instance_result and get_geometry_result commands?", "response": "- Generating Hotspots - Reporting Hotspots - Removing Hotspots - Voltage Hotspot Analysis Examples To write rail results only for the cell instances or geometries that reside in the hotspot area, use the get_instance_result and get_geometry_result commands"}
{"instruction": "How do I - ungrouping or preserving hierarchies during optimization - controlling boundary optimization - controlling datapath optimization - controlling mux optimization - controlling sequential mapping - controlling register replication - controlling register merging fusion compiler\u2122 user guide v-2023.12-sp3 217 chapter 3?", "response": "- Ungrouping or Preserving Hierarchies During Optimization - Controlling Boundary Optimization - Controlling Datapath Optimization - Controlling MUX Optimization - Controlling Sequential Mapping - Controlling Register Replication - Controlling Register Merging Fusion Compiler\u2122 User Guide V-2023.12-SP3 217 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback - Selectively Removing or Preserving Constant and Unloaded Registers - Reporting Cross-Probing Information for Optimized Registers - Controlling High-Fanout-Net Synthesis Ungrouping or Preserving Hierarchies During Optimization Ungrouping merges subdesigns of a given level of the hierarchy into the parent cell or design"}
{"instruction": "How do I 2023.12-sp3 163 chapter 2?", "response": "2023.12-SP3 163 Chapter 2: Preparing the Design Specifying Legalization Settings Feedback Enabling Advanced Legalization Algorithms To enable advanced legalization algorithms for 2D rule checking and cell interaction, which can reduce legalization runtime, set the place.legalize.enable_advanced_legalizer application option to true"}
{"instruction": "How do I 19.0.2p2/bin you must ensure that the specified executable is compatible with the fusion compiler version that you are using?", "response": "19.0.2p2/bin You must ensure that the specified executable is compatible with the Fusion Compiler version that you are using"}
{"instruction": "How do I 2023.12-sp3 584 chapter 7?", "response": "2023.12-SP3 584 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback For example, the following command shifts tap cells whose computed tap location is occupied by a fixed instance of the mylib/cell1 library cell: fc_shell> create_tap_cells -lib_cell mylib/tap -distance 30 \\ -skip_fixed_cells -preserve_distance_continuity mylib/cell1 When you use the -skip_fixed_cells option, you can also specify the minimum horizontal spacing between the boundary and a corner tap cell that is above or below a blocked area by using the -min_horizontal_periphery_spacing option"}
{"instruction": "How do I - extraction of mixed signed and unsigned operators is allowed only for adder trees - instantiated designware components cannot be extracted datapath implementation all the extracted datapath elements and the synthetic operators are implemented by the designware datapath generator in fusion compiler?", "response": "- Extraction of mixed signed and unsigned operators is allowed only for adder trees - Instantiated DesignWare components cannot be extracted Datapath Implementation All the extracted datapath elements and the synthetic operators are implemented by the DesignWare datapath generator in Fusion Compiler"}
{"instruction": "How do I - when you use the create_voltage_area -merge_regions command, the merges the shapes specified with the -region option?", "response": "- When you use the create_voltage_area -merge_regions command, the merges the shapes specified with the -region option"}
{"instruction": "How do I - -merge_equivalents setting this option to true allows a clock gate to be merged with an equivalent clock gate?", "response": "- -merge_equivalents Setting this option to true allows a clock gate to be merged with an equivalent clock gate"}
{"instruction": "How do I - block requirements before you perform routing, your block must meet the following conditions?", "response": "- Block requirements Before you perform routing, your block must meet the following conditions: \u25e6 Power and ground nets have been routed after design planning and before placement"}
{"instruction": "How do I - the register under analysis is multibit and its slices do not share the same enable signal?", "response": "- The register under analysis is multibit and its slices do not share the same enable signal"}
{"instruction": "How do I - to enable the fixing of soft drc violations after the final detail routing iteration, set the route.common.post_detail_route_fix_soft_violations application option to true?", "response": "- To enable the fixing of soft DRC violations after the final detail routing iteration, set the route.common.post_detail_route_fix_soft_violations application option to true"}
{"instruction": "How do I 2023.12-sp3 877 chapter 12?", "response": "2023.12-SP3 877 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback Table 66 Application Options for Specifying Design and Input Data (Continued) Application Option Description Specifies user-defined Instance Power File (IPF) for providing power to pins"}
{"instruction": "How do I - specifying the layers for metal fill insertion - specifying the regions for metal fill insertion fusion compiler\u2122 user guide v-2023.12-sp3 740 chapter 8?", "response": "- Specifying the Layers for Metal Fill Insertion - Specifying the Regions for Metal Fill Insertion Fusion Compiler\u2122 User Guide V-2023.12-SP3 740 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback ECO-Aware Removal of Track Based Metal Fill Shapes To automatically remove track based metal fill shapes that are causing DRC violations after ECO, use the -remove_by_rule drc_auto option with the signoff_create_metal_fill command"}
{"instruction": "How do I - blocked ports on frozen nets to enable this check, use the -check_frozen_net_blocked_ports true option?", "response": "- Blocked ports on frozen nets To enable this check, use the -check_frozen_net_blocked_ports true option"}
{"instruction": "How do I 2023.12-sp3 169 chapter 2?", "response": "2023.12-SP3 169 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback This example creates unique reference copies for the filtered cells A and B"}
{"instruction": "How do I 2023.12-sp3 633 chapter 7?", "response": "2023.12-SP3 633 Chapter 7: Chip Finishing and Design for Manufacturing Reducing Critical Areas Feedback In the following example, the minimum jog length is set to three times the layer pitch, the minimum jog spacing for the M1 layer is set to 0.07 microns, and the minimum jog spacing for the M2 layer is 0.08 microns"}
{"instruction": "How do I 2023.12-sp3 890 chapter 12?", "response": "2023.12-SP3 890 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback structure and before running the place_opt command"}
{"instruction": "How do I - the pattern used to insert the tap cells use the -pattern option to specify one of the following tap cell insertion patterns?", "response": "- The pattern used to insert the tap cells Use the -pattern option to specify one of the following tap cell insertion patterns: \u25e6 every_row (the default) This pattern inserts tap cells in every row"}
{"instruction": "How do I - save_lib when you create or change a library, the changes are stored in memory only?", "response": "- save_lib When you create or change a library, the changes are stored in memory only"}
{"instruction": "How do I 2023.12-sp3 317 chapter 4?", "response": "2023.12-SP3 317 Chapter 4: Clock Gating Fanin-Based Sequential Clock Gating Feedback of register bank R0"}
{"instruction": "How do I - using setup files using variables in general, the fusion compiler tool modifies default behavior by using application options rather than application variables; however it does support user-defined tcl variables, as well as a minimal number of application variables, such as the search_path variable?", "response": "- Using Setup Files Using Variables In general, the Fusion Compiler tool modifies default behavior by using application options rather than application variables; however it does support user-defined Tcl variables, as well as a minimal number of application variables, such as the search_path variable"}
{"instruction": "How do I - metal cut allowed routing guides, which cover the area taken up by all the placeable site rows reduced by the vertical shrink factor, which is 50 percent of the smallest site row height - forbidden preferred grid extension routing guides, which cover the remaining area up to the block boundary note?", "response": "- Metal cut allowed routing guides, which cover the area taken up by all the placeable site rows reduced by the vertical shrink factor, which is 50 percent of the smallest site row height - Forbidden preferred grid extension routing guides, which cover the remaining area up to the block boundary Note: This feature is supported only by the compile_boundary_cells command; it is not supported by the compile_targeted_boundary_cells command"}
{"instruction": "How do I - when the insertion operation modifies the enable signal of a clock gate, the gate retains its original designation of being either preexisting or tool-inserted?", "response": "- When the insertion operation modifies the enable signal of a clock gate, the gate retains its original designation of being either preexisting or tool-inserted"}
{"instruction": "How do I 2023.12-sp3 404 chapter 5?", "response": "2023.12-SP3 404 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback This requires at least one of the dynamic power scenarios to be defined and active during H-tree Synthesis"}
{"instruction": "How do I 089) warning?", "response": "089) Warning: Placement continues with over utilized regions in the design"}
{"instruction": "How do I 2023.12-sp3 760 chapter 9?", "response": "2023.12-SP3 760 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback Figure 161 Net-Based Length Matching Report In Example 34, the commands create wire matching constraints for the scenario shown in Figure 157"}
{"instruction": "How do I note that the router reserves space only for same-layer shielding and not for coaxial shielding; therefore, postroute coaxial shielding can produce a very low shielding rate?", "response": "Note that the router reserves space only for same-layer shielding and not for coaxial shielding; therefore, postroute coaxial shielding can produce a very low shielding rate"}
{"instruction": "How do I * *** report ?", "response": "* *** Report : Relative Placement Summary Total number of specified top level relative placement groups: 1 Total number of relative placement groups which may not honor its constraints: 1 ************************************************************************* RP Group: rp_volt1 ------------------------------------------------------------------------- Warning: The height of relative placement group 'rp_volt1' is more than the height of voltage area or exclusive move bound"}
{"instruction": "How do I - ignores any objects in the def file that do not exist in the block, except for pg objects to allow new non-pg objects to be created from the def file, use the -add_def_only_objects option to specify the types of objects to create?", "response": "- Ignores any objects in the DEF file that do not exist in the block, except for PG objects To allow new non-PG objects to be created from the DEF file, use the -add_def_only_objects option to specify the types of objects to create"}
{"instruction": "How do I 2023.12-sp3 232 chapter 3?", "response": "2023.12-SP3 232 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback D si D Clk se 1 0 Q/so When you run the compile_fusioncommand, - The tool maps all sequential cells directly to scan registers in your library - The scan pins, such as scan enable and scan out, are unconnected - The scan output pin of a scan register is used for scan connections Use the seqmap.bind_scan_pins application option to hold the scan enable pin inactive If the library contains no scan registers, the tool uses nonscan cells for mapping and issues a warning"}
{"instruction": "How do I 2023.12-sp3 363 chapter 5?", "response": "2023.12-SP3 363 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback - Y-direction, set the -y_spacing option to a nonzero value This value is usually less than half a row height"}
{"instruction": "How do I - if a pin has an antenna violation, the diode cells are inserted at the same level of logic hierarchy as the violating pin?", "response": "- If a pin has an antenna violation, the diode cells are inserted at the same level of logic hierarchy as the violating pin"}
{"instruction": "How do I 2023.12-sp3 423 chapter 5?", "response": "2023.12-SP3 423 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback For the analyze_subcircuit command, you must specify - The clock mesh net you want to simulate by using the -net option"}
{"instruction": "How do I 2023.12-sp3 268 chapter 3?", "response": "2023.12-SP3 268 Chapter 3: Physical Synthesis Performing Design Analysis Feedback command"}
{"instruction": "How do I 2023.12-sp3 589 chapter 7?", "response": "2023.12-SP3 589 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback By default, the tap cells are placed along all edges on the specified side of the standard cell placement area with no gaps between the tap cells"}
{"instruction": "How do I 2023.12-sp3 1007 chapter 13?", "response": "2023.12-SP3 1007 Chapter 13: ECO Flow Fixing Multivoltage Violations Feedback the command only uses supplies that are available in the voltage area or voltage area region"}
{"instruction": "How do I - the metal shapes are offset from the preferred-direction edge by the value specified in the offset_value argument the offset value is measured from the block edge to the center of the metal shape?", "response": "- The metal shapes are offset from the preferred-direction edge by the value specified in the offset_value argument The offset value is measured from the block edge to the center of the metal shape"}
{"instruction": "How do I - incorrect boundary or corner cells this check verifies that the library cells used for the boundary and corner cells match the cells specified by the set_boundary_cell_rules command?", "response": "- Incorrect boundary or corner cells This check verifies that the library cells used for the boundary and corner cells match the cells specified by the set_boundary_cell_rules command"}
{"instruction": "How do I - to freeze the net and prevent rerouting, set the attribute to locked?", "response": "- To freeze the net and prevent rerouting, set the attribute to locked"}
{"instruction": "How do I - an enclosure of the via ladder base touches a different pin, unless the pins are must- join pins that belong to the same must-join set - an enclosure of the via ladder base does not touch any pin - an enclosure of the via ladder touches a pin that is not of the same net as the via ladder by default, the verify_via_ladders command reports the via ladder insertion status for each target pin, which can result in a very large report?", "response": "- An enclosure of the via ladder base touches a different pin, unless the pins are must- join pins that belong to the same must-join set - An enclosure of the via ladder base does not touch any pin - An enclosure of the via ladder touches a pin that is not of the same net as the via ladder By default, the verify_via_ladders command reports the via ladder insertion status for each target pin, which can result in a very large report"}
{"instruction": "How do I - enable all four types, the tool sets the boundary_optimization read-only attribute to true - disable at least one type, the tool sets the boundary_optimization read-only attribute to false to report boundary optimization settings, use the report_boundary_optimization command?", "response": "- Enable all four types, the tool sets the boundary_optimization read-only attribute to true - Disable at least one type, the tool sets the boundary_optimization read-only attribute to false To report boundary optimization settings, use the report_boundary_optimization command"}
{"instruction": "How do I note?", "response": "Note: If you use the -fill_all_tracks true option, the default changes to 0"}
{"instruction": "How do I 2023.12-sp3 559 chapter 6?", "response": "2023.12-SP3 559 Chapter 6: Routing and Postroute Optimization Routing Nets in the GUI Feedback information about the DRC violations reported by Zroute, see Performing Design Rule Checking Using Zroute"}
{"instruction": "How do I 0.037 -0.010} {-0.017 0.01} mask_two} {m1 {0.017 -0.010} {0.037 0.01} mask_one} {via1 {-0.037 -0.01} {0.037 0.01} mask_two} {m2 {-0.044 -0.010} {0.044 0.010} mask_one} } fc_shell> create_via -net n1 -via_def via12 \\ -origin {100.100 200.320} - to assign mask constraints to the enclosure layers, use the -lower_mask_pattern and -upper_mask_pattern options?", "response": "0.037 -0.010} {-0.017 0.01} mask_two} {M1 {0.017 -0.010} {0.037 0.01} mask_one} {VIA1 {-0.037 -0.01} {0.037 0.01} mask_two} {M2 {-0.044 -0.010} {0.044 0.010} mask_one} } fc_shell> create_via -net n1 -via_def VIA12 \\ -origin {100.100 200.320} - To assign mask constraints to the enclosure layers, use the -lower_mask_pattern and -upper_mask_pattern options"}
{"instruction": "How do I - unconnected pin shapes?", "response": "- Unconnected pin shapes: Pin shapes that are not contiguously and physically connected to an ideal voltage source"}
{"instruction": "How do I - voltage and multivoltage designs?", "response": "- voltage and multivoltage designs"}
{"instruction": "How do I 2023.12-sp3 382 chapter 5?", "response": "2023.12-SP3 382 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback #Specify the optimization type and effort set_app_options \\ -name ccd.targeted_ccd_select_optimization_moves -value size_only set_app_options -name ccd.targeted_ccd_wns_optimization_effort \\ -value medium # Perform the targeted CCD optimization route_opt Enabling Buffer Removal at the Postroute Stage To improve QoR by removing buffers or pairs of inverters when concurrent clock and data optimization is performed during route_opt command, set the ccd.post_route_buffer_removal application option to true, as shown in the following example: fc_shell> set_app_options -name route_opt.flow.enable_ccd \\ -value true fc_shell> set_app_options -name ccd.post_route_buffer_removal \\ -value true fc_shell> route_opt Reporting Concurrent Clock and Data Timing You analyze the timing effects of concurrent clock and data optimization by using the report_ccd_timing command"}
{"instruction": "How do I - automatic creation during boundary cell insertion, as described in creating routing guides during boundary cell insertion - manual creations by using the derive_metal_cut_route_guides command, as described in controlling the pin connections you can control both the allowed types of pin connections and the pin tapering?", "response": "- Automatic creation during boundary cell insertion, as described in Creating Routing Guides During Boundary Cell Insertion - Manual creations by using the derive_metal_cut_route_guides command, as described in Controlling the pin connections You can control both the allowed types of pin connections and the pin tapering"}
{"instruction": "How do I - floating net shapes a floating net shape occurs when a net shape is not physically connecting to a pin of its net?", "response": "- Floating net shapes A floating net shape occurs when a net shape is not physically connecting to a pin of its net"}
{"instruction": "How do I - for diode mode 3, the maximum antenna ratio for the net is the sum of the maximum antenna ratios for the diodes, 400 + 2200 + 2300 = 4900?", "response": "- For diode mode 3, the maximum antenna ratio for the net is the sum of the maximum antenna ratios for the diodes, 400 + 2200 + 2300 = 4900"}
{"instruction": "How do I note?", "response": "Note: For hierarchical relative placement groups, the bottom-right alignment does not propagate through the hierarchy"}
{"instruction": "How do I - create_lib -ref_libs you can specify a relationship between a new design library and its lower-level reference libraries by using the create_lib command?", "response": "- create_lib -ref_libs You can specify a relationship between a new design library and its lower-level reference libraries by using the create_lib command"}
{"instruction": "How do I 2023.12-sp3 785 chapter 10?", "response": "2023.12-SP3 785 Chapter 10: Physical Datapath With Relative Placement Adding Objects to a Group Feedback Specifying Orientations for Leaf Cells You can specify orientations for leaf cells when you add them to a relative placement group"}
{"instruction": "How do I - rail window that opens, click mpr mouse tool?", "response": "- Rail window that opens, click MPR Mouse Tool"}
{"instruction": "How do I - configuring checkpoints - querying checkpoints and checkpoint behaviors configuring checkpoints for a checkpoint to affect your flow, you must associate it with a flow change or report that you want to run before, after, or in place of the code the checkpoint enwraps?", "response": "- Configuring Checkpoints - Querying Checkpoints and Checkpoint Behaviors Configuring Checkpoints For a checkpoint to affect your flow, you must associate it with a flow change or report that you want to run before, after, or in place of the code the checkpoint enwraps"}
{"instruction": "How do I 30.4 16.3} relative to the origin of the cell instance?", "response": "30.4 16.3} relative to the origin of the cell instance"}
{"instruction": "How do I - -number_of_repeater_groups specifies the total number of repeater groups to be inserted evenly along the route?", "response": "- -number_of_repeater_groups specifies the total number of repeater groups to be inserted evenly along the route"}
{"instruction": "How do I - hard a hard blockage prevents the placement of standard cells and hard macros within the specified area during coarse placement, optimization, and legalization?", "response": "- Hard A hard blockage prevents the placement of standard cells and hard macros within the specified area during coarse placement, optimization, and legalization"}
{"instruction": "How do I - to specify the affected layers, use the -layers option?", "response": "- To specify the affected layers, use the -layers option"}
{"instruction": "How do I - pin access edges during frame view extraction, the tool annotates the frame views with information about the pin access edges?", "response": "- Pin access edges During frame view extraction, the tool annotates the frame views with information about the pin access edges"}
{"instruction": "How do I 2023.12-sp3 190 chapter 2?", "response": "2023.12-SP3 190 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback Enabling Power Optimization for the clock_opt Command The Fusion Compiler tool can optimize both dynamic and static (leakage) power"}
{"instruction": "How do I - a clock spine, which can be either a one- or two-dimensional structures?", "response": "- A clock spine, which can be either a one- or two-dimensional structures"}
{"instruction": "How do I - -cutlines specifies the location pairs that define the cutlines?", "response": "- -cutlines specifies the location pairs that define the cutlines"}
{"instruction": "How do I 2023.12-sp3 271 chapter 3?", "response": "2023.12-SP3 271 Chapter 3: Physical Synthesis Performing Design Analysis Feedback The shading of non-baseline cells indicates the direction and degree by which the data differs from the baseline: - Red indicates a degradation compared to the baseline; green indicates an improvement compared to the baseline - Lighter shading represents a smaller difference compared to the baseline; darker shading represents a larger difference compared to the baseline To view the delta thresholds corresponding to each shade, hover the cursor over the column headers: To change your baseline run, click the Runs button and select a new run as the baseline from the Baseline Run column, as shown in the following figure: Fusion Compiler\u2122 User Guide V-2023.12-SP3 272 Chapter 3: Physical Synthesis Performing Design Analysis Feedback See Also - Changing the QoR Display Style - Sorting and Filtering the Data - Exploring the Detailed Comparison Data Changing the QoR Display Style By default, the comparison tables show the QoR values for all runs"}
{"instruction": "How do I - implement datapath blocks using context-driven optimizations - revisit high-level optimization decisions for a given timing context - consider logic library characteristics use these commands and application option for datapath implementation?", "response": "- Implement datapath blocks using context-driven optimizations - Revisit high-level optimization decisions for a given timing context - Consider logic library characteristics Use these commands and application option for datapath implementation: - set_datapath_architecture_options This command controls the strategies used to generate the datapath cells for arithmetic and shift operators"}
{"instruction": "How do I - you must insert the via ladders before you perform global routing the fusion compiler tool provides the following methods for inserting via ladders?", "response": "- You must insert the via ladders before you perform global routing The Fusion Compiler tool provides the following methods for inserting via ladders: \u25e6 Automatic insertion during preroute optimization, as described in Specifying Automatic Via Ladder Insertion Settings for Preroute Optimization \u25e6 Constraint-based insertion by using the insert_via_ladders command, as described in Constraint-Based Via Ladder Insertion \u25e6 Manual insertion by using the create_via_ladder command, as described in Manual Via Ladder Insertion See Also - Querying Via Ladders - Removing Via Ladders - Controlling Via Ladder Connections Defining Via Ladder Rules A via ladder rule defines the number of rows and the number of cuts in each row for each layer in a via ladder"}
{"instruction": "How do I 2023.12-sp3 508 chapter 6?", "response": "2023.12-SP3 508 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback 3"}
{"instruction": "How do I - level netlist that contains only the required interface logic of the block?", "response": "- level netlist that contains only the required interface logic of the block"}
{"instruction": "How do I 2023.12-sp3 293 chapter 4?", "response": "2023.12-SP3 293 Chapter 4: Clock Gating Setting Up Clock Gating Feedback Clock-gating optimization uses the following defaults: - The maximum fanout is infinite"}
{"instruction": "How do I - to remove the via mappings for specific replacement vias, use the -to option?", "response": "- To remove the via mappings for specific replacement vias, use the -to option"}
{"instruction": "How do I 2023.12-sp3 345 chapter 5?", "response": "2023.12-SP3 345 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback insertion delay requirements"}
{"instruction": "How do I 2023.12-sp3 410 chapter 5?", "response": "2023.12-SP3 410 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback The following example creates a grid of five by five tap drivers that are placed within the rectangle bounded at the lower-left by (200, 200) and upper right by (1000, 1000)"}
{"instruction": "How do I - begin compile flow ----------------------- (flw-3001) ->compile in progress?", "response": "- Begin compile flow ----------------------- (FLW-3001) ->Compile in progress: 1.0% (FLW-3778) Error: Layer M1 does not have a preferred direction (OPT-1008) .."}
{"instruction": "How do I 0.075 microns controls staggering for fill patterns?", "response": "0.075 microns Controls staggering for fill patterns"}
{"instruction": "How do I - signoff.fix_drc.target_clock_nets this application option controls whether drc fixing targets data nets or clock nets?", "response": "- signoff.fix_drc.target_clock_nets This application option controls whether DRC fixing targets data nets or clock nets"}
{"instruction": "How do I - the cells considered for the check and the filler cells that can be used to replace the violating filler cells the filler cells considered for the check are called constrained cells?", "response": "- The cells considered for the check and the filler cells that can be used to replace the violating filler cells The filler cells considered for the check are called constrained cells"}
{"instruction": "How do I 2023.12-sp3 430 chapter 5?", "response": "2023.12-SP3 430 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback fc_shell> set_app_options \\ -name cts.multisource.subtree_routing_mode -value fishbone 8"}
{"instruction": "How do I * and2 fusion compiler\u2122 user guide v-2023.12-sp3 90 chapter 2?", "response": "* AND2 Fusion Compiler\u2122 User Guide V-2023.12-SP3 90 Chapter 2: Preparing the Design Analyzing Libraries Feedback Column Lexical Attribute Allowed Pattern Values for Example Cell 2 lexical_drive1_name D[0-9]* D4 3 lexical_well_substrate_bias_arch itecure WS WS 4 lexical_device_threshold_voltage ULVT | SVT | LVT | MVT ULVT You can specify the naming convention for this library by using the set_lib_cell_naming_convention command, as shown in the following example: fc_shell> set_lib_cell_naming_convention -library $lib \\ -column 1 -pattern {[a-zA-Z0-9]*} -attribute \"lexical_cell_prefix_name\" fc_shell> set_lib_cell_naming_convention -library $lib \\ -column 2 -pattern {D[0-9]*} -attribute \"lexical_drive1_name\" fc_shell> set_lib_cell_naming_convention -library $lib \\ -column 3 -pattern {WS} -attribute \"lexical_well_substrate_bias_architecure\" fc_shell> set_lib_cell_naming_convention -library $lib \\ -column 4 -pattern {ULVT|SVT|LVT|MVT} -attribute \"lexical_device_threshold_voltage\" Note: For a list of all the predefined lexical attributes, see the man page for the set_lib_cell_naming_convention command"}
{"instruction": "How do I 2023.12-sp3 131 chapter 2?", "response": "2023.12-SP3 131 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback Associating Power Strategies With Existing Multivoltage Cells The Fusion Compiler tool automatically associates power strategies with existing multivoltage cells when you run the associate_mv_cells or commit_upf command"}
{"instruction": "How do I - early_design, which is suitable for the early stages of the design flow, when the emphasis is on short turnaround time for prototyping purposes?", "response": "- early_design, which is suitable for the early stages of the design flow, when the emphasis is on short turnaround time for prototyping purposes"}
{"instruction": "How do I 2023.12-sp3 995 chapter 13?", "response": "2023.12-SP3 995 Chapter 13: ECO Flow Swapping Variant Cell Feedback Figure 224 Cell Group Definition for Mapping id and Flipped Mapping id There are two sub flows for siteId_based mode: 2-Variants and N-Variant"}
{"instruction": "How do I - complete global routing to perform standalone track assignment, run the route_track command?", "response": "- Complete global routing To perform standalone track assignment, run the route_track command"}
{"instruction": "How do I - lenient?", "response": "- Lenient: When you apply this policy, depending on the policy supported by the check, the tool applies the policies in this order \u2013 repair, tolerate, error"}
{"instruction": "How do I 2023.12-sp3 900 chapter 12?", "response": "2023.12-SP3 900 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Voltage Drop Analysis Feedback Note: If you are using the dynamic vector-free mode, you do not need to provide switching activity information"}
{"instruction": "How do I 2023.12-sp3 617 chapter 7?", "response": "2023.12-SP3 617 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback - Performs layer hopping to fix antenna violations Layer hopping decreases the antenna ratio by splitting a large metal polygon into several upper-level polygons"}
{"instruction": "How do I - applies the derived clock balance point constraints to the design?", "response": "- Applies the derived clock balance point constraints to the design"}
{"instruction": "How do I - a script file that defines the via ladder constraints, which is called the association script file this script file contains set_via_ladder_candidate commands for the pins specified in the configuration file, as well as set_attribute commands to set the is_em_via_ladder_required attribute for the pins to true?", "response": "- A script file that defines the via ladder constraints, which is called the association script file This script file contains set_via_ladder_candidate commands for the pins specified in the configuration file, as well as set_attribute commands to set the is_em_via_ladder_required attribute for the pins to true"}
{"instruction": "How do I - -clear object_list removes all inclusion, exclusion, and forced criteria on the listed objects?", "response": "- -clear object_list Removes all inclusion, exclusion, and forced criteria on the listed objects"}
{"instruction": "How do I - dw_mult_uns pparch 3 48.28 17.2% ---------------------------------------------------- total?", "response": "- DW_mult_uns pparch 3 48.28 17.2% ---------------------------------------------------- Total: 3 48.28 17.2% Total synthetic cell area: 60.69 21.6% (estimated) ____________________________________________________________ Core Area: 1767 Aspect Ratio: 1.0902 Utilization Ratio: 0.1593 The above information was from the logic library"}
{"instruction": "How do I 2023.12-sp3 304 chapter 4?", "response": "2023.12-SP3 304 Chapter 4: Clock Gating Controlling Clock-Gate Latencies Feedback For best results, do not use the following features with integrated clock-gate latency estimation: - Trial clock tree synthesis To disable this feature, set the compile.flow.trial_clock_tree application option to false"}
{"instruction": "How do I - reduced runtime unified physical synthesis streamlines the iterations of placement and optimization, and utilizes the initial placement and buffer trees built during synthesis to achieve the best runtime?", "response": "- Reduced runtime Unified physical synthesis streamlines the iterations of placement and optimization, and utilizes the initial placement and buffer trees built during synthesis to achieve the best runtime"}
{"instruction": "How do I 0.5, 6-15 with a latency value of 0.8, and 16 to infinity with a latency value of 0.6?", "response": "0.5, 6-15 with a latency value of 0.8, and 16 to infinity with a latency value of 0.6"}
{"instruction": "How do I 2023.12-sp3 349 chapter 5?", "response": "2023.12-SP3 349 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback To remove the don't touch setting from a clock tree, use the -clear option with the set_dont_touch_network command"}
{"instruction": "How do I - placement of cells - number of accessible tracks for each library cell\u2019s pins - legalization check after placement - design rule check after routing - all the earlier listed checks with pg routes you can use the create_pin_check_lib command to create or open a new library based on the input technology and reference libraries?", "response": "- Placement of cells - Number of accessible tracks for each library cell\u2019s pins - Legalization check after placement - Design rule check after routing - All the earlier listed checks with PG routes You can use the create_pin_check_lib command to create or open a new library based on the input technology and reference libraries"}
{"instruction": "How do I - to report the clock cell spacing rules, use -type spacing_rules?", "response": "- To report the clock cell spacing rules, use -type spacing_rules"}
{"instruction": "How do I - a subset specified at a lower level supersedes any subset specified at a higher level?", "response": "- A subset specified at a lower level supersedes any subset specified at a higher level"}
{"instruction": "How do I - off (the default) zroute does not fix the soft spacing rule violations?", "response": "- off (the default) Zroute does not fix the soft spacing rule violations"}
{"instruction": "How do I - setting your baseline run - changing the qor display style - sorting and filtering the data - exploring the detailed comparison data setting your baseline run by default, the first row of data is your baseline run against which all other runs are compared?", "response": "- Setting Your Baseline Run - Changing the QoR Display Style - Sorting and Filtering the Data - Exploring the Detailed Comparison Data Setting Your Baseline Run By default, the first row of data is your baseline run against which all other runs are compared"}
{"instruction": "How do I 2023.12-sp3 275 chapter 3?", "response": "2023.12-SP3 275 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Filtering Metrics To control which metrics are displayed in the table, click the Metrics button and select or deselect the metrics from the Metrics dialog box accordingly"}
{"instruction": "How do I - the code that is commented out identifies the original script body - the blue code identifies the checkpointed tcl commands in your golden flow - the green code identifies the gropto action, configured to run before the place_opt_to_initial_drc checkpoint - the purple code identifies the placer_high_effort_cong action, configured to run in place of the code block enwrapped by the incr_placement checkpoint fusion compiler\u2122 user guide v-2023.12-sp3 59 chapter 1?", "response": "- The code that is commented out identifies the original script body - The blue code identifies the checkpointed Tcl commands in your golden flow - The green code identifies the gropto action, configured to run before the place_opt_to_initial_drc checkpoint - The purple code identifies the placer_high_effort_cong action, configured to run in place of the code block enwrapped by the incr_placement checkpoint Fusion Compiler\u2122 User Guide V-2023.12-SP3 59 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback Associating a Checkpoint With Multiple Behaviors When you associate a checkpoint with multiple behaviors, the tool executes those behaviors in the following order: - Any reports configured to run before the checkpoint - Any actions configured to run before the checkpoint - The checkpointed code block, or any actions configured to replace it - Any actions configured to run after the checkpoint - Any reports configured to run after the checkpoint If multiple reports or multiple actions are configured to run at the same position (-before, -after, or -replace) in the same checkpoint, the tool executes them in the order in which they were associated with the checkpoint with the associate_checkpoint_* commands"}
{"instruction": "How do I note?", "response": "Note: All of the application options that control the RTL reading behavior have the hdlin prefix"}
{"instruction": "How do I - specify a list of cells that can be used as clock drivers by using the -lib_cells option?", "response": "- Specify a list of cells that can be used as clock drivers by using the -lib_cells option"}
{"instruction": "How do I - missing vias?", "response": "- Missing vias: If two overlapping metal shapes do not contain a via within their overlapping area, it is considered a potential missing via error"}
{"instruction": "How do I 2023.12-sp3 219 chapter 3?", "response": "2023.12-SP3 219 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback 0 Constant propagation 0 Phase inversion Unloaded propagation Equal-opposite logic propagation Disabled Enabled Disabled Disabled Disabled Enabled Enabled Enabled Disabled: without boundary optimization Enabled: with boundary optimization Global Control By default, all types of boundary optimization are enabled during compile"}
{"instruction": "How do I - to raise a voltage area shape one position, use the -raise option?", "response": "- To raise a voltage area shape one position, use the -raise option"}
{"instruction": "How do I - to report the clock tree references, use -type references?", "response": "- To report the clock tree references, use -type references"}
{"instruction": "How do I 2023.12-sp3 723 chapter 8?", "response": "2023.12-SP3 723 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 50 IC Validator Metal Fill Insertion Parameters (Continued) Parameter Default Description mx_window_step_size Half the window size Specifies the step size in the x- and y-directions used for density checking"}
{"instruction": "How do I - signoff.create_metal_fill.space_to_nets_on_adjacent_layer this application option defines the adjacent-layer minimum spacing requirements between metal fill and a net shape of a timing-critical net?", "response": "- signoff.create_metal_fill.space_to_nets_on_adjacent_layer This application option defines the adjacent-layer minimum spacing requirements between metal fill and a net shape of a timing-critical net"}
{"instruction": "How do I - detailed information about the voltage areas fusion compiler\u2122 user guide v-2023.12-sp3 126 chapter 2?", "response": "- Detailed information about the voltage areas Fusion Compiler\u2122 User Guide V-2023.12-SP3 126 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback To display detailed information about voltage areas, including the default voltage area, use the report_voltage_areas command"}
{"instruction": "How do I - enable the hold scenario even during compile to reduce hold violations that are caused by clock latency insertions during concurrent clock and data optimization?", "response": "- Enable the hold scenario even during compile to reduce hold violations that are caused by clock latency insertions during concurrent clock and data optimization"}
{"instruction": "How do I 150) and (300,200), use the following command?", "response": "150) and (300,200), use the following command: fc_shell> signoff_create_metal_fill \\ -excluded_coordinates {{100 150} {300 200}} Fusion Compiler\u2122 User Guide V-2023.12-SP3 715 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Track-Based Metal Fill Insertion Track-based metal fill insertion inserts metal and via fill by using a runset derived from the attributes and rules in the technology file to create fill shapes aligned to tracks"}
{"instruction": "How do I 1.db read_db -mode_label m1 ams_blk_m1_c2.db read_db -mode_label m1 ams_blk_m1_c3.db read_db -mode_label m2 ams_blk_m2_c1.db read_db -mode_label m2 ams_blk_m2_c2.db read_db -mode_label m2 ams_blk_m2_c3.db # check the compatibility of the libraries you read in check_workspace # generate cell library commit_workspace -output ams_blk_etm.ndm when you create a cell library for an etm, you can use one of the following methods to obtain the physical data?", "response": "1.db read_db -mode_label m1 AMS_BLK_m1_c2.db read_db -mode_label m1 AMS_BLK_m1_c3.db read_db -mode_label m2 AMS_BLK_m2_c1.db read_db -mode_label m2 AMS_BLK_m2_c2.db read_db -mode_label m2 AMS_BLK_m2_c3.db # Check the compatibility of the libraries you read in check_workspace # Generate cell library commit_workspace -output AMS_BLK_ETM.ndm When you create a cell library for an ETM, you can use one of the following methods to obtain the physical data: - Read the frame view of the corresponding block by using the read_ndm -views frame command"}
{"instruction": "How do I 40) and (45, 45) is ignored, because routing is required in the via access-preference area with coordinates at (0, 0) and (5, 5), which has a strength of 1?", "response": "40) and (45, 45) is ignored, because routing is required in the via access-preference area with coordinates at (0, 0) and (5, 5), which has a strength of 1"}
{"instruction": "How do I 0.5} {6-15 0.8} {16-inf 0.6}} to specify a clock latency value for clock-gated registers, use the -stage option with a value of 0?", "response": "0.5} {6-15 0.8} {16-inf 0.6}} To specify a clock latency value for clock-gated registers, use the -stage option with a value of 0"}
{"instruction": "How do I 5.6 soft placement blockage information blockages 50 ; ..?", "response": "5.6 Soft Placement Blockage Information BLOCKAGES 50 ; .."}
{"instruction": "How do I - the voltage areas in the current block to create a collection of voltage areas in the current block, including the default voltage area, use the get_voltage_areas command?", "response": "- The voltage areas in the current block To create a collection of voltage areas in the current block, including the default voltage area, use the get_voltage_areas command"}
{"instruction": "How do I 2023.12-sp3 69 chapter 1?", "response": "2023.12-SP3 69 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback only supported commands"}
{"instruction": "How do I note?", "response": "Note: If host options are not specified, the tool runs the operations for the subblocks serially in the main process"}
{"instruction": "How do I - quick connect tool to activate the quick connect tool, click the button or choose edit > route utilities > quick connect?", "response": "- Quick Connect tool To activate the Quick Connect tool, click the button or choose Edit > Route Utilities > Quick Connect"}
{"instruction": "How do I 2023.12-sp3 538 chapter 6?", "response": "2023.12-SP3 538 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback - To enable crosstalk-driven mode, set the route.global.crosstalk_driven, route.track.crosstalk_driven, and time.si_enable_analysis application options to true"}
{"instruction": "How do I - to move a voltage area shape to the top, use the -top option?", "response": "- To move a voltage area shape to the top, use the -top option"}
{"instruction": "How do I - if necessary to resolve a naming conflict between clock gates, the tool adds an underscore separator character and an integer index number beginning with 0?", "response": "- If necessary to resolve a naming conflict between clock gates, the tool adds an underscore separator character and an integer index number beginning with 0"}
{"instruction": "How do I - or geometry-based rail results only for the specific analysis type by using the get_instance_result and get_geometry_result commands?", "response": "- or geometry-based rail results only for the specific analysis type by using the get_instance_result and get_geometry_result commands"}
{"instruction": "How do I - sets keepout margins on these cells on the side of the cell where the error occurs by default, the command uses the site width as the keepout width?", "response": "- Sets keepout margins on these cells on the side of the cell where the error occurs By default, the command uses the site width as the keepout width"}
{"instruction": "How do I 2023.12-sp3 77 chapter 2?", "response": "2023.12-SP3 77 Chapter 2: Preparing the Design Setting Up Libraries Feedback Note: If a library cell has a dont_use attribute, it is excluded from all uses, which is the same as if you specified set_lib_cell_purpose -include none for that cell"}
{"instruction": "How do I note?", "response": "Note: The target and replacement tap cells must all have the same size"}
{"instruction": "How do I - nets connected to pure sink carry sink nondefault routing rule - nets connected to both sink and intermediate cells (repeaters or clock gates) must receive internal nondefault routing rule - nets at root level until the branching point downstream must get root nondefault routing rule figure 29 level-based clock nondefault routing rule fusion compiler\u2122 user guide v-2023.12-sp3 205 chapter 2?", "response": "- Nets connected to pure sink carry sink nondefault routing rule - Nets connected to both sink and intermediate cells (repeaters or clock gates) must receive internal nondefault routing rule - Nets at root level until the branching point downstream must get root nondefault routing rule Figure 29 Level-Based Clock Nondefault Routing Rule Fusion Compiler\u2122 User Guide V-2023.12-SP3 205 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback As shown in the figure, after clock tree synthesis: - Without the level-based clock nondefault routing rule: The n1 and n3 nets must get sink nondefault routing rule after compiling the clock tree because they are connected to at least one sink"}
{"instruction": "How do I 5) that contains the hierarchical group rp4 and the leaf cell u7?", "response": "5) that contains the hierarchical group rp4 and the leaf cell U7"}
{"instruction": "How do I 2023.12-sp3 525 chapter 6?", "response": "2023.12-SP3 525 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback Global Routing Before you run global routing, - Define the common routing application options For information about the common routing application options, see the route.common_options man page"}
{"instruction": "How do I 084) when you enable this feature, the tool prints a warning message if the utilization of a region is more that 90 percent?", "response": "084) When you enable this feature, the tool prints a warning message if the utilization of a region is more that 90 percent"}
{"instruction": "How do I 0.8 - report_auto_floorplan_constraints the command reports the constraints set by the set_auto_floorplan_constraints command?", "response": "0.8 - report_auto_floorplan_constraints The command reports the constraints set by the set_auto_floorplan_constraints command"}
{"instruction": "How do I note?", "response": "Note: Using concurrent soft-rule-based redundant via insertion during ECO routing can impact timing and design rule convergence"}
{"instruction": "How do I - the active scenarios are defined?", "response": "- The active scenarios are defined"}
{"instruction": "How do I 2023.12-sp3 286 chapter 4?", "response": "2023.12-SP3 286 Chapter 4: Clock Gating Introduction to Clock Gating Feedback These feedback loops can unnecessarily use power"}
{"instruction": "How do I - high zroute treats soft spacing rule violations the same as regular design rule violations during rip up and reroute?", "response": "- high Zroute treats soft spacing rule violations the same as regular design rule violations during rip up and reroute"}
{"instruction": "How do I 2023.12-sp3 316 chapter 4?", "response": "2023.12-SP3 316 Chapter 4: Clock Gating Fanin-Based Sequential Clock Gating Feedback Figure 61 Placement-Aware Clock Gating Clock gate cells are shown in red Gated clock nets are shown in blue Placement-Aware Clock Gating Disabled Placement-Aware Clock Gating Enabled Fanin-Based Sequential Clock Gating Sequential clock gating is the process of extracting and propagating enable conditions from upstream or downstream sequential elements in the data path for the purpose of enabling clock gate insertion for additional registers"}
{"instruction": "How do I - performing unified physical synthesis - controlling mapping and optimization - performing multibit optimization - running concurrent clock and data optimization - performing test insertion and scan synthesis - specifying settings for performance, power, and area improvement - performing design analysis performing unified physical synthesis the fusion compiler tool performs unified physical synthesis?", "response": "- Performing Unified Physical Synthesis - Controlling Mapping and Optimization - Performing Multibit Optimization - Running Concurrent Clock and Data Optimization - Performing Test Insertion and Scan Synthesis - Specifying Settings for Performance, Power, and Area Improvement - Performing Design Analysis Performing Unified Physical Synthesis The Fusion Compiler tool performs unified physical synthesis"}
{"instruction": "How do I - the worst 300 timing paths by setting the ccd.enable_top_wns_optimization application option to true transferring to back end to transfer the clock latencies and balance points from the front-end tool to the back-end tool, use the write_ascii_files command?", "response": "- The worst 300 timing paths by setting the ccd.enable_top_wns_optimization application option to true Transferring to Back End To transfer the clock latencies and balance points from the front-end tool to the back-end tool, use the write_ascii_files command"}
{"instruction": "How do I - is_secondary_pg this attribute must have a setting of true?", "response": "- is_secondary_pg This attribute must have a setting of true"}
{"instruction": "How do I note?", "response": "Note: For details about each of the design planning operation, see the Design Planning User Guide"}
{"instruction": "How do I - -snap?", "response": "- -snap: Puts the new buffer cells next to the target cell, then snaps the buffer cells to the closest site, and flips the buffer cells when needed"}
{"instruction": "How do I - -zero_spacing fusion compiler\u2122 user guide v-2023.12-sp3 471 chapter 6?", "response": "- -zero_spacing Fusion Compiler\u2122 User Guide V-2023.12-SP3 471 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Disables the minimum spacing rule between the routing blockage boundary and the net shapes (zero minimum spacing)"}
{"instruction": "How do I - -select_layers, which restricts the layers on which to perform metal fill insertion for example, to remove all metal fill on the m1 and m3 layers and refill those two layers without affecting the metal fill on other layers, use the following command?", "response": "- -select_layers, which restricts the layers on which to perform metal fill insertion For example, to remove all metal fill on the M1 and M3 layers and refill those two layers without affecting the metal fill on other layers, use the following command: fc_shell> signoff_create_metal_fill -mode replace \\ -select_layers {M1 M3} For more information about this option, see Specifying the Layers for Metal Fill Insertion"}
{"instruction": "How do I 30.4 16.3} the following example creates taps on all power and ground pins of all cell instances that match the *power_pad_cell* pattern?", "response": "30.4 16.3} The following example creates taps on all power and ground pins of all cell instances that match the *power_pad_cell* pattern"}
{"instruction": "How do I - gating cell, thereby reducing the dynamic power consumption?", "response": "- gating cell, thereby reducing the dynamic power consumption"}
{"instruction": "How do I 2023.12-sp3 245 chapter 3?", "response": "2023.12-SP3 245 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback 3"}
{"instruction": "How do I 2023.12-sp3 946 chapter 12?", "response": "2023.12-SP3 946 Chapter 12: RedHawk and RedHawk-SC Fusion Querying Attributes Feedback Table 71 Rail Result Object Attributes (Continued) Object Attributes Pin static_current peak_current static_power switching_power leakage_power internal_power min_path_resistance voltage_drop average_effective_voltage_drop_in_tw max_effective_voltage_drop (=effective_voltage_drop) max_effective_voltage_drop_in_tw min_effective_voltage_drop_in_tw effective_resistance The following example retrieves the effective_voltage_drop attribute for the cellA/VDD pin"}
{"instruction": "How do I - defining nondefault routing rules - reporting nondefault routing rule definitions - removing nondefault routing rules - modifying nondefault routing rules fusion compiler\u2122 user guide v-2023.12-sp3 494 chapter 6?", "response": "- Defining Nondefault Routing Rules - Reporting Nondefault Routing Rule Definitions - Removing Nondefault Routing Rules - Modifying Nondefault Routing Rules Fusion Compiler\u2122 User Guide V-2023.12-SP3 494 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback - Assigning Nondefault Routing Rules to Nets - Reporting Nondefault Routing Rule Assignments Defining Nondefault Routing Rules To define a nondefault routing rule, use the create_routing_rule command"}
{"instruction": "How do I 1.saif # perform signal electromigration analysis report_signal_em -violated -verbose > block1.signal_em.rpt # fix signal electromigration violations fix_signal_em fusion compiler\u2122 user guide v-2023.12-sp3 554 chapter 6?", "response": "1.saif # Perform signal electromigration analysis report_signal_em -violated -verbose > block1.signal_em.rpt # Fix signal electromigration violations fix_signal_em Fusion Compiler\u2122 User Guide V-2023.12-SP3 554 Chapter 6: Routing and Postroute Optimization Analyzing and Fixing Signal Electromigration Violations Feedback Loading the Signal Electromigration Constraints The Fusion Compiler tool supports the following formats for specifying electromigration constraints: - Interconnect Technology File (ITF) An ITF file can contain the following types of electromigration constraints: delta temperature, duration and duty ratio, via size, via direction, metal length, and via-to-via spacing relaxation"}
{"instruction": "How do I - missing boundary or corner cells this check verifies that there are boundary and corner cells around the entire boundary, with no gaps?", "response": "- Missing boundary or corner cells This check verifies that there are boundary and corner cells around the entire boundary, with no gaps"}
{"instruction": "How do I 2023.12-sp3 178 chapter 2?", "response": "2023.12-SP3 178 Chapter 2: Preparing the Design Specifying Settings for Preroute Optimization Feedback The following example prevents new cells from being added to the U22 hierarchical cell: fc_shell> set_allow_new_cells [get_cells U22] false The following example prevents new cells from being added to the VA1 voltage area: fc_shell> create_voltage_area_rule -name VA1_rule \\ -allow_new_cells false -voltage_areas VA1 Specifying a Cell Name Prefix for Optimization You can specify a name prefix for the cells added on the data nets during optimization by using the opt.common.user_instance_name_prefix application option"}
{"instruction": "How do I 2023.12-sp3 732 chapter 8?", "response": "2023.12-SP3 732 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Viewing Metal Fill in the GUI To view the metal fill shapes in the layout view of the GUI, 1"}
{"instruction": "How do I 2023.12-sp3 922 chapter 12?", "response": "2023.12-SP3 922 Chapter 12: RedHawk and RedHawk-SC Fusion Working With Macro Models Feedback Figure 211 Fixing Violations in Block Contexts Content of Block Contexts The create_context_for_sub_block command models the full-chip context of a block, including physical models and electrical models"}
{"instruction": "How do I - specify where to add the clock drivers as exact locations by using the -location option?", "response": "- Specify where to add the clock drivers as exact locations by using the -location option"}
{"instruction": "How do I 45655.59 2020-03-23_23?", "response": "45655.59 2020-03-23_23:44:36 .."}
{"instruction": "How do I 2023.12-sp3 88 chapter 2?", "response": "2023.12-SP3 88 Chapter 2: Preparing the Design Analyzing Libraries Feedback A gap is when there is a large difference between two successive drive strengths, as shown in the following plot of cell area versus timing for a family of cells with the same function"}
{"instruction": "How do I 2023.12-sp3 908 chapter 12?", "response": "2023.12-SP3 908 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback To perform minimum path resistance analysis, run the analyze_rail -min_path_resistance command"}
{"instruction": "How do I 2023.12-sp3 769 chapter 9?", "response": "2023.12-SP3 769 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback Differential-Pair Options The following Custom Router application options allow you to control differential-pair routing: Application Option Description custom.route.diffpair_twist_jumper_enable Twists the nets in the group"}
{"instruction": "How do I - for metal fill on the same layer as the net shape, the default minimum spacing is two times the minimum spacing value specified for the layer in the technology file?", "response": "- For metal fill on the same layer as the net shape, the default minimum spacing is two times the minimum spacing value specified for the layer in the technology file"}
{"instruction": "How do I 2023.12-sp3 539 chapter 6?", "response": "2023.12-SP3 539 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback Figure 117 shows the Zroute shielding flow, which is described in the topics that follow"}
{"instruction": "How do I note?", "response": "Note: After successfully running the commit_upf command, the tool issues an error message if you try to use additional UPF commands, except for the set_related_supply_net, connect_supply_net, set_design_attributes, set_port_attributes, find_objects, and set_scope commands"}
{"instruction": "How do I - define the global routing application options for information about the track assignment application options, see the route.track_options man page?", "response": "- Define the global routing application options For information about the track assignment application options, see the route.track_options man page"}
{"instruction": "How do I - the orientation of the filler cells by default, the command uses the allowable orientations of the row to place the filler cells?", "response": "- The orientation of the filler cells By default, the command uses the allowable orientations of the row to place the filler cells"}
{"instruction": "How do I 2023.12-sp3 411 chapter 5?", "response": "2023.12-SP3 411 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback fixed"}
{"instruction": "How do I 2023.12-sp3 470 chapter 6?", "response": "2023.12-SP3 470 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Defining Routing Blockages A routing blockage defines a region where routing is not allowed on specific layers"}
{"instruction": "How do I 2023.12-sp3 823 chapter 11?", "response": "2023.12-SP3 823 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using ETMs Feedback Performing Hierarchical Synthesis Using ETMs During the hierarchical flow, block designs are represented as a macro with a frame view, and the implemented blocks are modeled as extracted timing models (ETMs) for the top- level implementation of the design"}
{"instruction": "How do I - level setting when legalizing the cells in the rp1 group?", "response": "- level setting when legalizing the cells in the rp1 group"}
{"instruction": "How do I - clock and clock effects, see the \u201cdefining clocks\u201d topic in the fusion compiler timing analysis user guide?", "response": "- Clock and clock effects, see the \u201cDefining Clocks\u201d topic in the Fusion Compiler Timing Analysis User Guide"}
{"instruction": "How do I note?", "response": "Note: If your block uses double-patterning technology, using this option increases runtime if the block is not precolored"}
{"instruction": "How do I - the maximum horizontal length to specify the maximum length, use the -max_constraint_length option?", "response": "- The maximum horizontal length To specify the maximum length, use the -max_constraint_length option"}
{"instruction": "How do I 1.nlib block1 fc_shell> commit_block -library block2.nlib block2 fc_shell> save_lib -all 5?", "response": "1.nlib BLOCK1 fc_shell> commit_block -library BLOCK2.nlib BLOCK2 fc_shell> save_lib -all 5"}
{"instruction": "How do I - to route specific clock nets, use the -nets option?", "response": "- To route specific clock nets, use the -nets option"}
{"instruction": "How do I - the tap cell used in the tap wall (the -lib_cell option) you must specify the same tap cell as when you ran the create_tap_cells command?", "response": "- The tap cell used in the tap wall (the -lib_cell option) You must specify the same tap cell as when you ran the create_tap_cells command"}
{"instruction": "How do I 2023.12-sp3 724 chapter 8?", "response": "2023.12-SP3 724 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback for both pattern-based and track-based metal fill insertion"}
{"instruction": "How do I - the name of the constraint group if you do not specify a name, the command assigns a name?", "response": "- The name of the constraint group If you do not specify a name, the command assigns a name"}
{"instruction": "How do I - the circuit satisfies the setup condition?", "response": "- The circuit satisfies the setup condition"}
{"instruction": "How do I 2023.12-sp3 187 chapter 2?", "response": "2023.12-SP3 187 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback The following example reads in a SAIF file, enables scaling, scales the switching activity associated with clocks named CLK1 and CLK2 by a ratio of five, and scales the switching activity associated with clock named CLK3 by a ratio of two: fc_shell> read_saif top.saif fc_shell> set_app_options -list \\ {power.use_generated_clock_scaling_factor true} fc_shell> set_power_clock_scaling -ratio 5 {CLK1 CLK2} fc_shell> set_power_clock_scaling -ratio 2 {CLK3} If you run the set_power_clock_scaling command again for the same clock, the tool scales the already scaled switching activity"}
{"instruction": "How do I - blocked power or ground ports to enable this check, use the -check_pg_blocked_ports true option?", "response": "- Blocked power or ground ports To enable this check, use the -check_pg_blocked_ports true option"}
{"instruction": "How do I - the host names if you do not specify a host name or submit protocol, the ic validator tool runs on the host on which the fusion compiler tool is currently running?", "response": "- The host names If you do not specify a host name or submit protocol, the IC Validator tool runs on the host on which the Fusion Compiler tool is currently running"}
{"instruction": "How do I 129) grcs = 139 (0.03%) phase3?", "response": "129) GRCs = 139 (0.03%) phase3"}
{"instruction": "How do I - -timing_preserve_setup_slack_threshold - -timing_preserve_hold_slack_threshold - -timing_preserve_nets you should timing-preservation mode only at the end of the flow, after using the normal redundant via insertion flows, which converge both the redundant via rate and the timing qor?", "response": "- -timing_preserve_setup_slack_threshold - -timing_preserve_hold_slack_threshold - -timing_preserve_nets You should timing-preservation mode only at the end of the flow, after using the normal redundant via insertion flows, which converge both the redundant via rate and the timing QoR"}
{"instruction": "How do I 2023.12-sp3 713 chapter 8?", "response": "2023.12-SP3 713 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback 3"}
{"instruction": "How do I - the list of host machines (the host_names argument) - the maximum number of processes (the -num_processes option) by default, the tool assigns a name to each configuration you define with the set_host_options command?", "response": "- The list of host machines (the host_names argument) - The maximum number of processes (the -num_processes option) By default, the tool assigns a name to each configuration you define with the set_host_options command"}
{"instruction": "How do I - the command prevents the ungrouping of hierarchy?", "response": "- The command prevents the ungrouping of hierarchy"}
{"instruction": "How do I - signoff design rule checking (the signoff_check_drc command) - fixing the violations detected during signoff design rule checking (the signoff_fix_drc command) - augmenting the power grid based on voltage drop information (the signoff_create_pg_augmentation command) - inserting metal fill (the signoff_create_metal_fill command) - fixing isolated vias (the signoff_fix_isolated_via command) note?", "response": "- Signoff design rule checking (the signoff_check_drc command) - Fixing the violations detected during signoff design rule checking (the signoff_fix_drc command) - Augmenting the power grid based on voltage drop information (the signoff_create_pg_augmentation command) - Inserting metal fill (the signoff_create_metal_fill command) - Fixing isolated vias (the signoff_fix_isolated_via command) Note: An IC Validator license is required to run the IC Validator In-Design functions"}
{"instruction": "How do I - certain path groups by specifying them by using the ccd.targeted_ccd_path_groups application option, as shown in the following example?", "response": "- Certain path groups by specifying them by using the ccd.targeted_ccd_path_groups application option, as shown in the following example: fc_shell> set_app_options -name ccd.targeted_ccd_path_groups \\ -value {PG1 PG2} Fusion Compiler\u2122 User Guide V-2023.12-SP3 380 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback If a path group you specify with this application option is also specified as a path group to skip with the ccd.skip_path_groups application option, the path group is skipped during concurrent clock and data optimization"}
{"instruction": "How do I - local skew histogram to report the local skew in a histogram, use the -histogram_type local_skew option?", "response": "- Local skew histogram To report the local skew in a histogram, use the -histogram_type local_skew option"}
{"instruction": "How do I - place the eco cells by the target spare cells, but not map them to the spare cells, by using the -no_spare_cell_swapping option this feature allows you to place the eco cells and analyze the qor before you map them?", "response": "- Place the ECO cells by the target spare cells, but not map them to the spare cells, by using the -no_spare_cell_swapping option This feature allows you to place the ECO cells and analyze the QoR before you map them"}
{"instruction": "How do I 2023.12-sp3 335 chapter 4?", "response": "2023.12-SP3 335 Chapter 4: Clock Gating Special Naming and Querying for DFT Wrapper Clock Gates Feedback The following figures show how a clock gate can be split so that different clock gates can gate internal cells and wrapper cells separately: Figure 69 Splitting a Clock Gate to Internal Cells and Wrapper Cells Figure 70 Gating Internal Cells and Wrapper Cells Separately Fusion Compiler\u2122 User Guide V-2023.12-SP3 336 Chapter 4: Clock Gating Special Naming and Querying for DFT Wrapper Clock Gates Feedback Note: The clock gates cloned to gate wrapper cells alone, inherit their names from parent clock gates and have dft_wrapper_ appended to their names"}
{"instruction": "How do I 2023.12-sp3 42 chapter 1?", "response": "2023.12-SP3 42 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback Multiple-patterning considerations affect all parts of the place and route flow"}
{"instruction": "How do I - macro placement constraints set_macro_constraints, create_macro_array, create_keepout_margin - pin placement constraints set_block_pin_constraints, set_individual_pin_constraints - voltage area shaping constraints set_shaping_options application options use these application options to set up auto floorplanning?", "response": "- Macro placement constraints set_macro_constraints, create_macro_array, create_keepout_margin - Pin placement constraints set_block_pin_constraints, set_individual_pin_constraints - Voltage area shaping constraints set_shaping_options Application Options Use these application options to set up auto floorplanning"}
{"instruction": "How do I note that because this calculation considers the underflow, it produces a more optimistic congestion result in regions that contain both overflow and underflow?", "response": "Note that because this calculation considers the underflow, it produces a more optimistic congestion result in regions that contain both overflow and underflow"}
{"instruction": "How do I - the create_placement command, except when you use the -timing_driven option - the initial_place stage of the compile_fusion command you can control the congestion-driven restructuring as follows?", "response": "- The create_placement command, except when you use the -timing_driven option - The initial_place stage of the compile_fusion command You can control the congestion-driven restructuring as follows: - Specify an effort level by setting the place.coarse.cong_restruct_effort application option to low, medium (default), high, or ultra"}
{"instruction": "How do I 2023.12-sp3 391 chapter 5?", "response": "2023.12-SP3 391 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Marking Clocks as Propagated After Clock Tree Synthesis If you run the synthesize_clock_trees or clock_opt command, after clock tree synthesis, the tool removes the ideal setting from all the synthesized clocks of all active scenarios and sets all the corresponding register clock pins as propagated"}
{"instruction": "How do I - gating logic, follow these steps?", "response": "- gating logic, follow these steps: 1"}
{"instruction": "How do I - place.legalize.enable_prerouted_net_check - place.legalize.enable_pin_color_alignment_check in addition, you must specify the layers to be aligned by using the place.legalize.pin_color_alignment_layers application option?", "response": "- place.legalize.enable_prerouted_net_check - place.legalize.enable_pin_color_alignment_check In addition, you must specify the layers to be aligned by using the place.legalize.pin_color_alignment_layers application option"}
{"instruction": "How do I note?", "response": "Note: If you use the -shift_vias_on_transition_layers true option when you insert the via ladders, you must also use this option when you verify the via ladders; otherwise, the command reports false violations"}
{"instruction": "How do I - inserting via ladders defining global via ladder constraints to define global via ladder constraints, which are referred to as via ladder rules, use the set_via_ladder_rules command to set via ladder constraints on library cell pins?", "response": "- Inserting Via Ladders Defining Global Via Ladder Constraints To define global via ladder constraints, which are referred to as via ladder rules, use the set_via_ladder_rules command to set via ladder constraints on library cell pins"}
{"instruction": "How do I - pg net shapes, which might be a pg strap or rail, but have a shape_use attribute of detail_route?", "response": "- PG net shapes, which might be a PG strap or rail, but have a shape_use attribute of detail_route"}
{"instruction": "How do I - to remove all metal fill from a block, specific layers of a block, or specific regions of a block, use the signoff_create_metal_fill command with the -mode remove option?", "response": "- To remove all metal fill from a block, specific layers of a block, or specific regions of a block, use the signoff_create_metal_fill command with the -mode remove option"}
{"instruction": "How do I - the routing blockages are offset from the boundary edges by the minimum spacing specified for the routing layer in the technology file to specify a different offset in microns tor preferred-direction routing blockages, use the -spacing_preferred option?", "response": "- The routing blockages are offset from the boundary edges by the minimum spacing specified for the routing layer in the technology file To specify a different offset in microns tor preferred-direction routing blockages, use the -spacing_preferred option"}
{"instruction": "How do I 2023.12-sp3 484 chapter 6?", "response": "2023.12-SP3 484 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback - The metal shapes have the length specified by the length_value argument The length value must be greater than 0 and less than or equal to the smaller of the width or height of the block boundary"}
{"instruction": "How do I - reference library?", "response": "- Reference library: Use the -ref_libs option to provide the reference library information"}
{"instruction": "How do I 0.12 0.24} m4 {0.14 0.28} } \\ -spacing_weight_levels { m1 {hard medium} m4 {hard medium} } - if you specify both with -multiplier_spacing option and the -spacings option, the tool uses the -spacings option to determine the base spacing, and then applies the multiplier to that value to determine the minimum wire spacing requirement?", "response": "0.12 0.24} M4 {0.14 0.28} } \\ -spacing_weight_levels { M1 {hard medium} M4 {hard medium} } - If you specify both with -multiplier_spacing option and the -spacings option, the tool uses the -spacings option to determine the base spacing, and then applies the multiplier to that value to determine the minimum wire spacing requirement"}
{"instruction": "How do I - clock tre synthesismaximum transition timeclock tre design rule constraintmaximum transition timemaximum transition time to specify maximum transition time constraints for clock tree synthesis, use the -clock_path option with the set_max_transition command?", "response": "- clock tre synthesismaximum transition timeclock tre design rule constraintmaximum transition timeMaximum transition time To specify maximum transition time constraints for clock tree synthesis, use the -clock_path option with the set_max_transition command"}
{"instruction": "How do I 2023.12-sp3 278 chapter 3?", "response": "2023.12-SP3 278 Chapter 3: Physical Synthesis Performing Design Analysis Feedback visibility of your higher-utilization runs as shown in Figure 42, leaving you with a manageable subset of exploration runs that better meet your timing and congestion goals"}
{"instruction": "How do I - the tap cell used in the tap wall (the -lib_cell option) by default, the command inserts the tap cells with r0 orientation?", "response": "- The tap cell used in the tap wall (the -lib_cell option) By default, the command inserts the tap cells with R0 orientation"}
{"instruction": "How do I * legend?", "response": "* Legend: C0p - constant 0 register preserved C1p - constant 1 register preserved C0r - constant 0 register removed C1r - constant 1 register removed ulp - preserved unloaded register ulr - removed unloaded register mrg - merged register srh - shift register head srf - shift register flop mb - multibit rep - replicated inv - inverted Register Optimization --------------------------------------------------------- ------------ I_RISC_CORE/I_DATA_PATH/PSWL_Carry_reg C0r I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][0] C0r I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][0] C0r To report the count of each type of register transformation, specify the -summary option as shown in the following example: fc_shell> report_transformed_registers -summary **************************************** Report: report_transformed_registers Version: .."}
{"instruction": "How do I note?", "response": "Note: You must create scan test and scan in and scan out ports before importing floorplan information"}
{"instruction": "How do I 2023.12-sp3 373 chapter 5?", "response": "2023.12-SP3 373 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback 4"}
{"instruction": "How do I 2023.12-sp3 457 chapter 6?", "response": "2023.12-SP3 457 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback - Honors nondefault width rules for the wires on all layers of the via ladder To use the default width for wires on lower layers of the via ladder and honor the nondefault width only for the top layer, use the -ndr_on_top_layer_only true option"}
{"instruction": "How do I - to remove the via mappings for specific source vias, use the -from option?", "response": "- To remove the via mappings for specific source vias, use the -from option"}
{"instruction": "How do I - to query the results stored in the current rail results cache, use the get_attribute commands?", "response": "- To query the results stored in the current rail results cache, use the get_attribute commands"}
{"instruction": "How do I - mask_type \u2013 multiple-patterning mask constraint of the geometries valid values for metal layers are mask_one, mask_two, mask_three, and mask_same?", "response": "- mask_type \u2013 Multiple-patterning mask constraint of the geometries Valid values for metal layers are mask_one, mask_two, mask_three, and mask_same"}
{"instruction": "How do I - stdcell custom router completes the pin connections for all pins in the block, except for standard cell pins?", "response": "- stdcell Custom Router completes the pin connections for all pins in the block, except for standard cell pins"}
{"instruction": "How do I 173.85 start_time 2.34 end_time 2.34 before_runtime 2.34 before_report_runtime 0.00 after_report_runtime 0.00 self_runtime fusion compiler\u2122 user guide v-2023.12-sp3 60 chapter 1?", "response": "173.85 start_time 2.34 end_time 2.34 before_runtime 2.34 before_report_runtime 0.00 after_report_runtime 0.00 self_runtime Fusion Compiler\u2122 User Guide V-2023.12-SP3 60 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback 0.00 before_reports {} after_reports {app_options timing} before_actions {gropto} after_actions {} replace_actions {} - To return a list of all the checkpoint behaviors defined in your configuration, specify the -list_reports or -list_actions option: fc_shell> get_checkpoint_data -list_reports timing app_options fc_shell> get_checkpoint_data -list_actions gropto placer_high_effort_congestion - To return the contents and associations of a checkpoint report or action, specify the report or action with the -report or -action option: fc_shell> get_checkpoint_data -report app_options contents { set name [get_current_checkpoint -name] set pos [get_current_checkpoint -position] report_app_options -non_default \\ > ./checkpoint/$name.$pos.app_options.rpt } before_patterns {*} after_patterns {} See Also - Viewing Your Checkpoint History Viewing Your Checkpoint History To view your checkpoint history, navigate to the checkpoint directory"}
{"instruction": "How do I - to change the boundary of a metal fill shape, use the set_attribute command to modify its bbox attribute?", "response": "- To change the boundary of a metal fill shape, use the set_attribute command to modify its bbox attribute"}
{"instruction": "How do I 2023.12-sp3 359 chapter 5?", "response": "2023.12-SP3 359 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback Setting Skew and Latency Targets By default, clock tree synthesis tries to achieve the best skew and latency for all clocks"}
{"instruction": "How do I 2023.12-sp3 977 chapter 13?", "response": "2023.12-SP3 977 Chapter 13: ECO Flow Placing and Mapping ECO Cells to Spare Cells Feedback - Map the spare cells that are already placed by the target spare cells by using the -map_spare_cells_only option"}
{"instruction": "How do I - stores the ic validator results in the signoff_fix_drc_run directory to use a different run directory, set the signoff.fix_drc.run_dir application option?", "response": "- Stores the IC Validator results in the signoff_fix_drc_run directory To use a different run directory, set the signoff.fix_drc.run_dir application option"}
{"instruction": "How do I 2023.12-sp3 942 chapter 12?", "response": "2023.12-SP3 942 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback Assume the design has three instances with current as follows: As shown in the following report, the accumulated current on point 2.0 is from inst2 and inst3, and does not include the current from inst1"}
{"instruction": "How do I - ignores routing blockages to force the tool to honor these blockages, change the setting in the mouse tool options panel?", "response": "- Ignores routing blockages To force the tool to honor these blockages, change the setting in the Mouse Tool Options panel"}
{"instruction": "How do I - track_pattern mode - siteid_based mode track_pattern mode to specify the first metal layer for track alignment checking in track_pattern mode, use the set_app_options -name eco.placement.first_track_alignment_layer -value name command?", "response": "- track_pattern mode - siteId_based mode track_pattern mode To specify the first metal layer for track alignment checking in track_pattern mode, use the set_app_options -name eco.placement.first_track_alignment_layer -value name command"}
{"instruction": "How do I - diagonal?", "response": "- diagonal: Applies 45-degree twists to the wires"}
{"instruction": "How do I 2023.12-sp3 994 chapter 13?", "response": "2023.12-SP3 994 Chapter 13: ECO Flow Swapping Variant Cell Feedback You can detect the variant type id for target cell current location"}
{"instruction": "How do I note that you cannot specify this effort level for the low weight level?", "response": "Note that you cannot specify this effort level for the low weight level"}
{"instruction": "How do I - for shielding, you can use nondefault routing rules to define the minimum width and spacing rules?", "response": "- For shielding, you can use nondefault routing rules to define the minimum width and spacing rules"}
{"instruction": "How do I 2023.12-sp3 610 chapter 7?", "response": "2023.12-SP3 610 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback rule"}
{"instruction": "How do I - performs a maximum of 40 detail routing iterations to change the maximum number of detail routing iterations, use the -max_detail_route_iterations option?", "response": "- Performs a maximum of 40 detail routing iterations To change the maximum number of detail routing iterations, use the -max_detail_route_iterations option"}
{"instruction": "How do I - an input port from its fanout networks - an output port from its driver when you specify the -force option with the set_isolate_ports command, the tool ensures that the library cells specified by the -driver option are not sized?", "response": "- An input port from its fanout networks - An output port from its driver When you specify the -force option with the set_isolate_ports command, the tool ensures that the library cells specified by the -driver option are not sized"}
{"instruction": "How do I - enabled multiplexer cells - bused output multiplexer - multiplexers larger than 32 ?", "response": "- Enabled multiplexer cells - Bused output multiplexer - Multiplexers larger than 32 : 1 For Fusion Compiler to make the best use of the multiplexer cells available in your logic library, recompile the library or obtain a library compiled with version V3.4a or later from your ASIC vendor"}
{"instruction": "How do I 2023.12-sp3 246 chapter 3?", "response": "2023.12-SP3 246 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback To do this Set this application option Consider the toggle rate when performing RTL-based multibit reordering at the logic_opto stage compile.flow.enable_toggle_aware_rtl_multibit_ reordering to true Enable site aware debanking, clock useful skew (CUS), driver sizing, and early debanking of bottleneck multibit registers Multibit debanking features impact the debanking in the initial_opto (compile_fusion), the final_place, and the final_opto (compile_fusion/place_opt)stages"}
{"instruction": "How do I - working with design libraries - setting up reference libraries - library configuration - restricting library cell usage - restricting the target libraries used - specifying library subset restrictions fusion compiler\u2122 user guide v-2023.12-sp3 73 chapter 2?", "response": "- Working With Design Libraries - Setting Up Reference Libraries - Library Configuration - Restricting Library Cell Usage - Restricting the Target Libraries Used - Specifying Library Subset Restrictions Fusion Compiler\u2122 User Guide V-2023.12-SP3 73 Chapter 2: Preparing the Design Setting Up Libraries Feedback Working With Design Libraries You can create, open, query, save, or close a design library, using an absolute path, a relative path, or no path, by using the following commands: - create_lib This command creates the library in memory and sets it as the current library"}
{"instruction": "How do I 2023.12-sp3 549 chapter 6?", "response": "2023.12-SP3 549 Chapter 6: Routing and Postroute Optimization Performing Postroute Optimization Feedback 2"}
{"instruction": "How do I - identify gaps in library cell families, which you can provide as feedback to your library vendor with the goal of improving the reference libraries?", "response": "- Identify gaps in library cell families, which you can provide as feedback to your library vendor with the goal of improving the reference libraries"}
{"instruction": "How do I - a clock or generated clock for which to create the skew group by using the -clock option?", "response": "- A clock or generated clock for which to create the skew group by using the -clock option"}
{"instruction": "How do I - specifies the ron value limit to be considered for cell sizing?", "response": "- specifies the RON value limit to be considered for cell sizing"}
{"instruction": "How do I 0.00,0.00,3180.00,1154.00) number of routing layers = 10 layer m1, dir hor, min width = 0.05, min space = 0.05 pitch = 0.15 layer m2, dir ver, min width = 0.06, min space = 0.06 pitch = 0.15 ..?", "response": "0.00,0.00,3180.00,1154.00) Number of routing layers = 10 layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15 layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15 .."}
{"instruction": "How do I - low zroute uses a small number of rip-up and reroute passes to resolve soft spacing rule violations?", "response": "- low Zroute uses a small number of rip-up and reroute passes to resolve soft spacing rule violations"}
{"instruction": "How do I - advanced library format (alf) an alf file can contain the following types of electromigration constraints?", "response": "- Advanced Library Format (ALF) An ALF file can contain the following types of electromigration constraints: temperature, metal width, and contact area"}
{"instruction": "How do I - the endpoints of the global clock structure by using the -leaves option?", "response": "- The endpoints of the global clock structure by using the -leaves option"}
{"instruction": "How do I - length?", "response": "- length: (Default) Compares the length of each object in the constraint group to make sure they have the same total length"}
{"instruction": "How do I - to report the clock routing rule assignments, use the report_clock_routing_rules command?", "response": "- To report the clock routing rule assignments, use the report_clock_routing_rules command"}
{"instruction": "How do I 2023.12-sp3 985 chapter 13?", "response": "2023.12-SP3 985 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback { {cell_collection, layer, location, potential routing direction, placing order} ...} or { {group_id, layer, location, potential routing direction, placing order} ...}"}
{"instruction": "How do I 2023.12-sp3 133 chapter 2?", "response": "2023.12-SP3 133 Chapter 2: Preparing the Design Specifying Logical Design Rule Constraints Feedback model and routing layers to use"}
{"instruction": "How do I - to limit the analysis to a specific number of sites, use the -trials option?", "response": "- To limit the analysis to a specific number of sites, use the -trials option"}
{"instruction": "How do I step 3?", "response": "step 3"}
{"instruction": "How do I - -policy?", "response": "- -policy: Reports configuration details for all checks"}
{"instruction": "How do I 1) 89.00% (total shield ratio/number of shielded nets) 2) 87.92% (total shield length/total shielded net length) performing shielding checks during routing, zroute can detect possible issues with shielding by checking for the following conditions?", "response": "1) 89.00% (total shield ratio/number of shielded nets) 2) 87.92% (total shield length/total shielded net length) Performing Shielding Checks During routing, Zroute can detect possible issues with shielding by checking for the following conditions: - Signal net shapes with a shape_use attribute of shield_route"}
{"instruction": "How do I - only placement information is stored in the database after mitigation; routing information is not saved?", "response": "- Only placement information is stored in the database after mitigation; routing information is not saved"}
{"instruction": "How do I - datapath implementation uses a datapath generator to generate the best implementations for the extracted components?", "response": "- Datapath Implementation Uses a datapath generator to generate the best implementations for the extracted components"}
{"instruction": "How do I - the worst 300 timing paths by setting the ccd.enable_top_wns_optimization application option to true specifying optimization targets at the postroute stage at the final stages of your design flow, you can use the route_opt command to perform concurrent clock and data optimization on specific critical path groups or endpoints by using the following steps?", "response": "- The worst 300 timing paths by setting the ccd.enable_top_wns_optimization application option to true Specifying Optimization Targets at the Postroute Stage At the final stages of your design flow, you can use the route_opt command to perform concurrent clock and data optimization on specific critical path groups or endpoints by using the following steps: 1"}
{"instruction": "How do I 1.tcl} {result2 rh2.tcl} \\ {result3 rh3.tcl}} the above example submits three redhawk scripts to the sge farm machines and waits for an available license during the analyze_rail run?", "response": "1.tcl} {result2 RH2.tcl} \\ {result3 RH3.tcl}} The above example submits three RedHawk scripts to the SGE farm machines and waits for an available license during the analyze_rail run"}
{"instruction": "How do I 2023.12-sp3 515 chapter 6?", "response": "2023.12-SP3 515 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback shown on the left side of Figure 115 are valid; however the connections on the right side of the figure cause DRC violations"}
{"instruction": "How do I 2023.12-sp3 924 chapter 12?", "response": "2023.12-SP3 924 Chapter 12: RedHawk and RedHawk-SC Fusion Writing Analysis and Checking Reports Feedback - Dynamic analysis with custom macro models - Dynamic analysis with package models - Analysis with RTL-level VCD files To perform RedHawk signoff analysis, 1"}
{"instruction": "How do I - create a collection of via rules by using the get_via_rules command - remove via rules by using the remove_via_rules command - display detailed information about the via rules by using the report_via_rules command - set or query via rule attributes to see the attributes supported on via rule objects, use the list_attributes -application -class via_rule command?", "response": "- Create a collection of via rules by using the get_via_rules command - Remove via rules by using the remove_via_rules command - Display detailed information about the via rules by using the report_via_rules command - Set or query via rule attributes To see the attributes supported on via rule objects, use the list_attributes -application -class via_rule command"}
{"instruction": "How do I 2023.12-sp3 197 chapter 2?", "response": "2023.12-SP3 197 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback You can further control the power analysis and optimization performed during dynamic power shaping by using application options such as ccd.dps.use_cases, ccd.dps.auto_targets, and ccd.dps.auto_target_constraint_parameters, which are more complex to use"}
{"instruction": "How do I - reduces long and short path violations?", "response": "- Reduces long and short path violations"}
{"instruction": "How do I - -verbose?", "response": "- -verbose: Reports a summary of all failed checks, policies, strategies applied, and checked objects with comments"}
{"instruction": "How do I - change the nets and supernets associated with the routing corridor?", "response": "- Change the nets and supernets associated with the routing corridor"}
{"instruction": "How do I 2023.12-sp3 150 chapter 2?", "response": "2023.12-SP3 150 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback fc_shell> set_cell_location -coordinates { 20 10 } out1_reg -fixed Defining Cell Spacing Constraints for Legalization Cell spacing constraints control the spacing between a standard cell and another standard cell or a boundary (the chip boundary, a hard macro, a hard macro keepout margin, a hard placement blockage, or a voltage area guard band)"}
{"instruction": "How do I 2023.12-sp3 858 chapter 11?", "response": "2023.12-SP3 858 Chapter 11: Hierarchical Implementation Linking to ETMs at the Top Level Feedback Linking to ETMs at the Top Level To link to ETMs at the top level, add the ETM libraries to the reference library list before you create the top-level design library, as shown in the following example: fc_shell> lappend nt_ref_lib \"AMS_BLK_ETM.ndm\" fc_shell> create_lib -technology tech.tf -ref_libs $nt_ref_lib TOP An ETM that contains multiple modes is called a moded ETM"}
{"instruction": "How do I 2023.12-sp3 213 chapter 3?", "response": "2023.12-SP3 213 Chapter 3: Physical Synthesis Performing Unified Physical Synthesis Feedback When you run the compile_fusion command, by default, the tool runs all stages"}
{"instruction": "How do I - placement rect ( 970460 7500 ) ( 3247660 129940 ) ; #snps_soft_blockage ..?", "response": "- PLACEMENT RECT ( 970460 7500 ) ( 3247660 129940 ) ; #SNPS_SOFT_BLOCKAGE .."}
{"instruction": "How do I 2023.12-sp3 152 chapter 2?", "response": "2023.12-SP3 152 Chapter 2: Preparing the Design Specifying Placement Settings Feedback Caution: The cell spacing constraints are not saved with the block; they apply only to the current session and must be redefined in each session"}
{"instruction": "How do I 2023.12-sp3 195 chapter 2?", "response": "2023.12-SP3 195 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback To set up for the recommended power integrity flow, perform the following steps: 1"}
{"instruction": "How do I - floorplanning information to generate the etm in step 3 - power intent and test model (ctl) information for top-level synthesis in step 5 fusion compiler\u2122 user guide v-2023.12-sp3 827 chapter 11?", "response": "- Floorplanning information to generate the ETM in step 3 - Power intent and test model (CTL) information for top-level synthesis in step 5 Fusion Compiler\u2122 User Guide V-2023.12-SP3 827 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using ETMs Feedback Figure 190 Hierarchical Synthesis Flow 1"}
{"instruction": "How do I - you can optionally use the verilog netlist to store all pg connectivity information, making connect_supply_net commands unnecessary in the upf files?", "response": "- You can optionally use the Verilog netlist to store all PG connectivity information, making connect_supply_net commands unnecessary in the UPF files"}
{"instruction": "How do I - to set variant mode for different customers and different design flows, use the set_app_options -name eco.placement.variant_cell_group_mode -value command?", "response": "- To set variant mode for different customers and different design flows, use the set_app_options -name eco.placement.variant_cell_group_mode -value command"}
{"instruction": "How do I 2023.12-sp3 204 chapter 2?", "response": "2023.12-SP3 204 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback Enabling Level-Based Clock Nondefault Routing Rule During clock tree synthesis, you can assign continuous nondefault routing rule to nets based on different levels of the clock tree"}
{"instruction": "How do I 2023.12-sp3 309 chapter 4?", "response": "2023.12-SP3 309 Chapter 4: Clock Gating Controlling the Number of Clock-Gate Levels Feedback You can modify the default clock-gate insertion operation by allowing additional levels of clock gating, by limiting the number of clock-gate levels, or both"}
{"instruction": "How do I 2023.12-sp3 485 chapter 6?", "response": "2023.12-SP3 485 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Inserting Short Metal Shapes Perpendicular to Nonpreferred-Direction Edges To insert additional short metal shapes in the preferred direction perpendicular to the nonpreferred-direction boundary edges, - Specify the length of the metal shapes by using the -short_metal_length option - Specify the distance between the metal shapes by using the -metal_spacing option For both of these options, you use the following format to specify the value for each layer: {{layer_name value} ...} Figure 103 shows the short metal shapes inserted for an L-shaped block on a layer whose preferred direction is horizontal"}
{"instruction": "How do I - use the -default_rule option to reset the nets to the default routing rule?", "response": "- Use the -default_rule option to reset the nets to the default routing rule"}
{"instruction": "How do I - insertion of tap meshes a tap mesh is a two-dimensional array of tap cells with a tap cell in each mesh window?", "response": "- Insertion of tap meshes A tap mesh is a two-dimensional array of tap cells with a tap cell in each mesh window"}
{"instruction": "How do I 2023.12-sp3 808 chapter 10?", "response": "2023.12-SP3 808 Chapter 10: Physical Datapath With Relative Placement Performing Placement and Legalization of Relative Placement Groups Feedback You can control the size and shape of the relative placement group by using one of the following methods: - Specify the maximum allowed Manhattan distance between the sinks in one relative placement group by using the -distance option"}
{"instruction": "How do I 2.0 data 0.2 combinational 0.15 \\ sequential 0.15} fusion compiler\u2122 user guide v-2023.12-sp3 869 chapter 12?", "response": "2.0 data 0.2 combinational 0.15 \\ sequential 0.15} Fusion Compiler\u2122 User Guide V-2023.12-SP3 869 Chapter 12: RedHawk and RedHawk-SC Fusion An Overview for RedHawk Fusion and RedHawk-SC Fusion Feedback rail.em_only_tech_file: Specify the electromigration rule file for performing PG electromigration analysis"}
{"instruction": "How do I 2023.12-sp3 595 chapter 7?", "response": "2023.12-SP3 595 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback Specifying Boundary Cell Placement Rules By default, - When you run the compile_boundary_cells command, the tool places the boundary cells in their default orientation around the core area, hard macros, and hard placement blockages"}
{"instruction": "How do I - -layers layers use this option to restrict the reporting to specific layers?", "response": "- -layers layers Use this option to restrict the reporting to specific layers"}
{"instruction": "How do I 2023.12-sp3 110 chapter 2?", "response": "2023.12-SP3 110 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback Creating Constraints for Auto Floorplanning Use the commands and application options described in this topic to create constraints for auto floorplanning"}
{"instruction": "How do I - user-defined via definitions you can define simple vias, simple via arrays, and custom vias?", "response": "- User-defined via definitions You can define simple vias, simple via arrays, and custom vias"}
{"instruction": "How do I note?", "response": "Note: Relative placement group blockages are honored during placement, but not during legalization, optimization, or clock tree synthesis"}
{"instruction": "How do I - a child cell must inherit the same dont_touch attribute from its parent module?", "response": "- A child cell must inherit the same dont_touch attribute from its parent module"}
{"instruction": "How do I note?", "response": "Note: User-defined routing guides are honored by Zroute; however, they are not honored by the Advanced Route tool"}
{"instruction": "How do I - if a script file is being processed and you interrupt one of its commands, the script processing is interrupted and no further script commands are processed?", "response": "- If a script file is being processed and you interrupt one of its commands, the script processing is interrupted and no further script commands are processed"}
{"instruction": "How do I procedures and scripts (see the using tcl with synopsys tools manual)?", "response": "procedures and scripts (see the Using Tcl With Synopsys Tools manual)"}
{"instruction": "How do I 2023.12-sp3 435 chapter 5?", "response": "2023.12-SP3 435 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback Creating Collections of Clock Network Pins You can create a collection of the pins on a clock network by using the get_clock_tree_pins command"}
{"instruction": "How do I 2.014179968645724e-05 fusion compiler\u2122 user guide v-2023.12-sp3 947 feedback 13 eco flow an engineering change order (eco) is an incremental change made to a complete or nearly complete design?", "response": "2.014179968645724e-05 Fusion Compiler\u2122 User Guide V-2023.12-SP3 947 Feedback 13 ECO Flow An engineering change order (ECO) is an incremental change made to a complete or nearly complete design"}
{"instruction": "How do I 2023.12-sp3 635 chapter 7?", "response": "2023.12-SP3 635 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback MiM capacitors are typically connected between power and ground to help maintain a constant supply voltage in the presence of electrical noise"}
{"instruction": "How do I 2023.12-sp3 480 chapter 6?", "response": "2023.12-SP3 480 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Figure 100 Pin Access Routing Guides and Blockages If a hard macro already has pin access routing guides and their associated blockages, the command removes these existing objects and creates new routing guides and blockages"}
{"instruction": "How do I - to enable the action to run after one or more checkpoints, specify the checkpoint names with the -after option?", "response": "- To enable the action to run after one or more checkpoints, specify the checkpoint names with the -after option"}
{"instruction": "How do I - data model, which enables sharing of libraries, design data, constraints, and design intent throughout the entire implementation flow and is architected to support ultra- large designs with a small memory footprint - graphical user interface (gui), which enables seamless visual analysis of timing paths, power intent, schematic, and layout, with full cross-probing between the rtl and netlist - design mismatch mitigation infrastructure, which provides user controls to mitigate incomplete or mismatched library and design data fusion compiler\u2122 user guide v-2023.12-sp3 32 chapter 1?", "response": "- Data model, which enables sharing of libraries, design data, constraints, and design intent throughout the entire implementation flow and is architected to support ultra- large designs with a small memory footprint - Graphical user interface (GUI), which enables seamless visual analysis of timing paths, power intent, schematic, and layout, with full cross-probing between the RTL and netlist - Design mismatch mitigation infrastructure, which provides user controls to mitigate incomplete or mismatched library and design data Fusion Compiler\u2122 User Guide V-2023.12-SP3 32 Chapter 1: Working With the Fusion Compiler Tool Physical Synthesis Design Flow Overview Feedback The following topics describe how to use the Fusion Compiler tool: - Physical Synthesis Design Flow Overview - Formal Verification - Place and Route Design Flow Overview - Fusion Compiler Concepts - Working With the 3DIC Compiler User Interfaces - Entering fc_shell Commands - Using Application Options - Using Variables - Viewing Man Pages - Using Tcl Scripts - Adding Changes to a Script With Checkpoints - Using Setup Files - Using the Command Log File - Enabling Multicore Processing For information about working with design data in the Fusion Compiler tool, see the Fusion Compiler Data Model User Guide"}
{"instruction": "How do I - to ignore physical design constraints, advanced design rules, or relative placement constraints during placement analysis, use the -no_pdc, -no_adv, or -no_rp_constraints option, respectively?", "response": "- To ignore physical design constraints, advanced design rules, or relative placement constraints during placement analysis, use the -no_pdc, -no_adv, or -no_rp_constraints option, respectively"}
{"instruction": "How do I - uses rule-based name matching for macros and ports fusion compiler\u2122 user guide v-2023.12-sp3 104 chapter 2?", "response": "- Uses rule-based name matching for macros and ports Fusion Compiler\u2122 User Guide V-2023.12-SP3 104 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback Rule-based name matching automatically resolves name differences by using the tool\u2019s intelligent name matching capability"}
{"instruction": "How do I - detail route the clock mesh net?", "response": "- Detail route the clock mesh net"}
{"instruction": "How do I - to honor the variant cell groups, which are not sharing timing view, use the set_app_options -name eco.placement.honor_cell_group_not_sharing_timing -value command?", "response": "- To honor the variant cell groups, which are not sharing timing view, use the set_app_options -name eco.placement.honor_cell_group_not_sharing_timing -value command"}
{"instruction": "How do I - generates balance point constraints for all ideal primary clocks of all active scenarios that are enabled for setup analysis, hold analysis, or both?", "response": "- Generates balance point constraints for all ideal primary clocks of all active scenarios that are enabled for setup analysis, hold analysis, or both"}
{"instruction": "How do I - distance between tap cells use the -tap_distance option with the set_boundary_cell_rules command to specify the distance in microns between the tap cells inserted on the top and bottom boundary rows?", "response": "- Distance between tap cells Use the -tap_distance option with the set_boundary_cell_rules command to specify the distance in microns between the tap cells inserted on the top and bottom boundary rows"}
{"instruction": "How do I 2023.12-sp3 477 chapter 6?", "response": "2023.12-SP3 477 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback area for the via surrounds on the specified metal layer for vias coming from both above and below that metal layer"}
{"instruction": "How do I - the nets, bundles, and topology edges to which the constraint group applies to specify the objects that constitute the constraint group, use the -for option?", "response": "- The nets, bundles, and topology edges to which the constraint group applies To specify the objects that constitute the constraint group, use the -for option"}
{"instruction": "How do I - routing direction for metal layers?", "response": "- Routing direction for metal layers: Use the set_attribute [get_layers Mx] routing_direction horizontal/vertical command to define routing direction in Tcl script"}
{"instruction": "How do I - to disable tapering for all pins, set the -taper_distance option to 0 when you create the nondefault routing rule with the create_routing_rule command?", "response": "- To disable tapering for all pins, set the -taper_distance option to 0 when you create the nondefault routing rule with the create_routing_rule command"}
{"instruction": "How do I 2023.12-sp3 96 chapter 2?", "response": "2023.12-SP3 96 Chapter 2: Preparing the Design Analyzing Libraries Feedback Lexical Attribute Reference Library Target Library lexical_device_threshold_voltage SVT - In this situation, you should ignore the lexical_device_threshold_voltage attribute when comparing the two libraries"}
{"instruction": "How do I - prevent the tool from increasing the path depth by more than three levels of logic by setting the place.coarse.cong_restruct_depth_aware application option to true?", "response": "- Prevent the tool from increasing the path depth by more than three levels of logic by setting the place.coarse.cong_restruct_depth_aware application option to true"}
{"instruction": "How do I 0.1 microns and width of 0.1 microns for metal1 through metal5 and spacing of 0.3 microns and width of 0.3 microns for metal6, use the following command?", "response": "0.1 microns and width of 0.1 microns for metal1 through metal5 and spacing of 0.3 microns and width of 0.3 microns for metal6, use the following command: fc_shell> create_routing_rule shield_rule \\ -shield_widths {M1 0.1 M2 0.1 M3 0.1 M4 0.1 M5 0.1 M6 0.3} \\ -shield_spacings {M1 0.1 M2 0.1 M3 0.1 M4 0.1 M5 0.1 M6 0.3} For more information about the create_routing_rule command, see Using Nondefault Routing Rules"}
{"instruction": "How do I - when routing clock mesh nets, by default, the route_group command uses steiner routing, which minimizes the total wire length?", "response": "- When routing clock mesh nets, by default, the route_group command uses Steiner routing, which minimizes the total wire length"}
{"instruction": "How do I 2023.12-sp3 465 chapter 6?", "response": "2023.12-SP3 465 Chapter 6: Routing and Postroute Optimization Checking Routability Feedback - Invalid real metal via cut blockages This check verifies that all real metal via cut blockages match a legal cut size, as defined by the cutWidthTbl, cutHeightTbl, and minWidth attributes in the technology file"}
{"instruction": "How do I 2023.12-sp3 975 chapter 13?", "response": "2023.12-SP3 975 Chapter 13: ECO Flow Placing ECO Cells Feedback If the displacement of an ECO cell exceeds this threshold, the tool does not legalize the cell"}
{"instruction": "How do I - to disable all updates during each of these routing commands, set the route.auto_via_ladder.update_pattern_must_join_during_route application option to false?", "response": "- To disable all updates during each of these routing commands, set the route.auto_via_ladder.update_pattern_must_join_during_route application option to false"}
{"instruction": "How do I - staggered power and ground vias that block the routing tracks to enable this check, use the -check_routing_track_space true option?", "response": "- Staggered power and ground vias that block the routing tracks To enable this check, use the -check_routing_track_space true option"}
{"instruction": "How do I 2023.12-sp3 733 chapter 8?", "response": "2023.12-SP3 733 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Figure 150 Settings Used to Display Fill Shapes in the GUI Reporting the Metal Density To report the metal density information, run the signoff_report_metal_density command"}
{"instruction": "How do I - -checks?", "response": "- -checks: Specifies a predefined list of data checks"}
{"instruction": "How do I - there is enough timing slack available in the register's data pin?", "response": "- There is enough timing slack available in the register's data pin"}
{"instruction": "How do I - specific cells, use the -cells option?", "response": "- Specific cells, use the -cells option"}
{"instruction": "How do I - to display the options supported by a fusion compiler command, enter the command name with the -help option on the command line?", "response": "- To display the options supported by a Fusion Compiler command, enter the command name with the -help option on the command line"}
{"instruction": "How do I - relative placement in a design containing obstructions - legalizing relative placement groups in a placed design - creating new relative placement groups in a placed design relative placement in a design containing obstructions during placement, relative placement groups avoid placement blockages (obstructions) that are defined in the def file or created by the create_placement_blockage command?", "response": "- Relative Placement in a Design Containing Obstructions - Legalizing Relative Placement Groups in a Placed Design - Creating New Relative Placement Groups in a Placed Design Relative Placement in a Design Containing Obstructions During placement, relative placement groups avoid placement blockages (obstructions) that are defined in the DEF file or created by the create_placement_blockage command"}
{"instruction": "How do I 2023.12-sp3 266 chapter 3?", "response": "2023.12-SP3 266 Chapter 3: Physical Synthesis Performing Design Analysis Feedback **************************************** Legend: C0p - constant 0 register preserved C1p - constant 1 register preserved C0r - constant 0 register removed C1r - constant 1 register removed ulp - preserved unloaded register ulr - removed unloaded register mrg - merged register srh - shift register head srf - shift register flop mb - multibit rep - replicated inv - inverted Register Count ---------------------------------------------------------------------- Constant Registers Deleted 12 Constant Registers Preserved 1 Unloaded Registers Deleted 101 Unloaded Registers Preserved 38 Shift Registers 170 Merged 12 Multibit 10 Inverted 15 Replicated 4 Measuring Quality of Results To measure the quality of results (QoR) of the design in the current state and store the quality information in a set of report files, use the create_qor_snapshot command"}
{"instruction": "How do I - to add a metal fill shape in the top-level fill cell, use the create_shape -shape_use area_fill command?", "response": "- To add a metal fill shape in the top-level fill cell, use the create_shape -shape_use area_fill command"}
{"instruction": "How do I - performs design rule checking for all rules specified in the foundry runset \u25e6 to check only specific rules, use the -select_rules option?", "response": "- Performs design rule checking for all rules specified in the foundry runset \u25e6 To check only specific rules, use the -select_rules option"}
{"instruction": "How do I - when inserting new diodes, zroute selects the diodes from the reference libraries and inserts them into existing open spaces?", "response": "- When inserting new diodes, Zroute selects the diodes from the reference libraries and inserts them into existing open spaces"}
{"instruction": "How do I - the routing blockages have the default metal width specified for the routing layer in the technology file to specify a different width in microns for preferred-direction routing blockages, use the -width_preferred option?", "response": "- The routing blockages have the default metal width specified for the routing layer in the technology file To specify a different width in microns for preferred-direction routing blockages, use the -width_preferred option"}
{"instruction": "How do I - orthogonal?", "response": "- orthogonal: Applies 90-degree twists to the wires"}
{"instruction": "How do I - save it as a different block by using the save_block -as command?", "response": "- Save it as a different block by using the save_block -as command"}
{"instruction": "How do I - to flip a row or column, use the -flip_row or -flip_column option respectively?", "response": "- To flip a row or column, use the -flip_row or -flip_column option respectively"}
{"instruction": "How do I - to create the routing guide in a different physical cell, use the -cell option?", "response": "- To create the routing guide in a different physical cell, use the -cell option"}
{"instruction": "How do I - set_routing_rule this command assigns nondefault routing rules to signal nets and to clock nets after clock tree synthesis?", "response": "- set_routing_rule This command assigns nondefault routing rules to signal nets and to clock nets after clock tree synthesis"}
{"instruction": "How do I 2023.12-sp3 476 chapter 6?", "response": "2023.12-SP3 476 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback If you do not specify a pattern threshold for a layer, the routing pattern has no limit for that layer"}
{"instruction": "How do I * application option to enable the following pin access checks?", "response": "* application option to enable the following pin access checks: - Legalization - Router - Automatic derivation of cell spacing rule Use the -mode option with the check_libcell_pin_access command to perform multiple checks by specifying different modes"}
{"instruction": "How do I - to remove the metal fill only from specific regions, use the -coordinates option, as described in specifying the regions for metal fill insertion?", "response": "- To remove the metal fill only from specific regions, use the -coordinates option, as described in Specifying the Regions for Metal Fill Insertion"}
{"instruction": "How do I - use the command on fully mapped logic only, including cells, modules, and designs, as well as nets with fully mapped surrounding logic?", "response": "- Use the command on fully mapped logic only, including cells, modules, and designs, as well as nets with fully mapped surrounding logic"}
{"instruction": "How do I 2023.12-sp3 569 chapter 6?", "response": "2023.12-SP3 569 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback To disable checks for routing DRC violations, set the -drc option to false"}
{"instruction": "How do I 0) and its upper-right corner at (100, 100), use the following command?", "response": "0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_guide -boundary {{0.0 0.0} {100.0 100.0}} \\ -horizontal_track_utilization 50 -vertical_track_utilization 30 Using Routing Guides to Prioritize Routing Regions You can use a routing guide to prioritize regions within the routing guide boundary for routing"}
{"instruction": "How do I 2023.12-sp3 991 chapter 13?", "response": "2023.12-SP3 991 Chapter 13: ECO Flow Swapping Variant Cell Feedback The following topics describe the steps in this flow - Setting Constraints of Variant Cell - Setting Application Option - Grouping Variant Cell - Running and Placing Group Repeaters - Troubleshooting Setting Constraints of Variant Cell To set the constraints of variant cell: 1"}
{"instruction": "How do I - analyzing the clock tree qor (as described in generating clock tree qor reports) - analyzing the clock tree timing (as described in analyzing clock timing) - verifying the placement of the clock instances, using the gui (as described in analyzing clock trees in the gui) generating clock tree qor reports to generate clock tree qor reports, use the report_clock_qor command?", "response": "- Analyzing the clock tree QoR (as described in Generating Clock Tree QoR Reports) - Analyzing the clock tree timing (as described in Analyzing Clock Timing) - Verifying the placement of the clock instances, using the GUI (as described in Analyzing Clock Trees in the GUI) Generating Clock Tree QoR Reports To generate clock tree QoR reports, use the report_clock_qor command"}
{"instruction": "How do I - gds ii files - top design name - layer mapping file - power and ground net names fusion compiler\u2122 user guide v-2023.12-sp3 920 chapter 12?", "response": "- GDS II files - Top design name - Layer mapping file - Power and ground net names Fusion Compiler\u2122 User Guide V-2023.12-SP3 920 Chapter 12: RedHawk and RedHawk-SC Fusion Working With Macro Models Feedback Specify one configuration file per memory"}
{"instruction": "How do I 2023.12-sp3 934 chapter 12?", "response": "2023.12-SP3 934 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback Figure 212 Displaying a Rail Instance Effective Voltage Drop Map Hover over the red spot to see the voltage drop number on the instance Select the instance to display Choose Rail Instance Effective Voltage Drop Click \u201cZoom to Critical\u201d to examine the critical area Histogram for the range of map values (in volts) Options for map display control Fusion Compiler\u2122 User Guide V-2023.12-SP3 935 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback Figure 213 Displaying Maps for Switch Cells Choose Rail Instance Switch Cell"}
{"instruction": "How do I - pattern-based metal fill insertion - track-based metal fill insertion - timing-driven metal fill insertion performing metal fill insertion only in modified regions if you have previously run the signoff_create_metal_fill command on a block, you can use the -auto_eco true option to restrict the metal fill insertion to those regions of the block that have been modified since the last run?", "response": "- Pattern-Based Metal Fill Insertion - Track-Based Metal Fill Insertion - Timing-Driven Metal Fill Insertion Performing Metal Fill Insertion Only in Modified Regions If you have previously run the signoff_create_metal_fill command on a block, you can use the -auto_eco true option to restrict the metal fill insertion to those regions of the block that have been modified since the last run"}
{"instruction": "How do I note?", "response": "Note: Distance-based tapering and layer-based tapering are mutually exclusive"}
{"instruction": "How do I 2023.12-sp3 566 chapter 6?", "response": "2023.12-SP3 566 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Figure 118 shows an example of a congestion map"}
{"instruction": "How do I 2023.12-sp3 959 chapter 13?", "response": "2023.12-SP3 959 Chapter 13: ECO Flow Adding Programmable Spare Cells Feedback Adding Programmable Spare Cells The Fusion Compiler tool supports programmable spare cells, also known as gate array filler cells, if they are provided by your vendor"}
{"instruction": "How do I 2023.12-sp3 160 chapter 2?", "response": "2023.12-SP3 160 Chapter 2: Preparing the Design Specifying Placement Settings Feedback You can change the percentage of cells in the upper and middle categories by using the place.coarse.ir_drop_default_target_high_percentage and place.coarse.ir_drop_default_target_low_percentage application options"}
{"instruction": "How do I 2023.12-sp3 62 chapter 1?", "response": "2023.12-SP3 62 Chapter 1: Working With the Fusion Compiler Tool Using the Command Log File Feedback The setup files can contain commands that perform basic tasks, such as initializing application options and setting GUI options"}
{"instruction": "How do I note?", "response": "Note: By default, the compile_boundary_cells command checks the specified rules, but does not create the placement blockages"}
{"instruction": "How do I 2023.12-sp3 464 chapter 6?", "response": "2023.12-SP3 464 Chapter 6: Routing and Postroute Optimization Checking Routability Feedback - Blocked top-level or macro cell ports A top-level or macro cell port is considered blocked if none of its physical pins is accessible"}
{"instruction": "How do I 2023.12-sp3 50 chapter 1?", "response": "2023.12-SP3 50 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback See Also - Starting the CLI - Adding Changes to a Script With Checkpoints Adding Changes to a Script With Checkpoints When running experiments on a block, you might might modify your golden flow scripts in two ways: - By making flow changes, such as setting application options, modifying constraints, or making other changes to improve the quality of results - By generating reports (either additional reports or reports at new places in the flow) to help debug an issue In most flows, you apply changes through a small number of static, modifiable files"}
{"instruction": "How do I 2023.12-sp3 875 chapter 12?", "response": "2023.12-SP3 875 Chapter 12: RedHawk and RedHawk-SC Fusion Specifying RedHawk and RedHawk-SC Working Directories Feedback the RedHawk or RedHakw-SC working directory is named RAIL_DATABASE"}
{"instruction": "How do I - disables all boundary optimization for the u1 cell instance - disables equal-opposite logic propagation and phase inversion for the u2 cell instance - disables constant propagation and phase inversion for the u3/in1 cell pin fc_shell> set_boundary_optimization [get_cells u1] none fc_shell> set_boundary_optimization [get_cells u2] auto fc_shell> set_boundary_optimization [get_pins u3/in1] \\ -constant_propagation false fusion compiler\u2122 user guide v-2023.12-sp3 221 chapter 3?", "response": "- Disables all boundary optimization for the U1 cell instance - Disables equal-opposite logic propagation and phase inversion for the U2 cell instance - Disables constant propagation and phase inversion for the U3/in1 cell pin fc_shell> set_boundary_optimization [get_cells U1] none fc_shell> set_boundary_optimization [get_cells U2] auto fc_shell> set_boundary_optimization [get_pins U3/in1] \\ -constant_propagation false Fusion Compiler\u2122 User Guide V-2023.12-SP3 221 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback fc_shell> set_boundary_optimization [get_pins U3/in1] \\ -phase_inversion false Controlling Phase Inversion To prevent boundary optimization from moving inverters across hierarchical boundaries, set the compile.optimization.enable_hierarchical_inverter application option to false"}
{"instruction": "How do I 2023.12-sp3 754 chapter 9?", "response": "2023.12-SP3 754 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback The following example creates a constraint group and specifies constraints for adding shields on the nets whose names start with pr"}
{"instruction": "How do I - gating cells?", "response": "- gating cells"}
{"instruction": "How do I - cutline command?", "response": "- cutline command"}
{"instruction": "How do I - to report information for all the previous, current, and next path stages of the most critical endpoints, use the -type chain option?", "response": "- To report information for all the previous, current, and next path stages of the most critical endpoints, use the -type chain option"}
{"instruction": "How do I 2023.12-sp3 170 chapter 2?", "response": "2023.12-SP3 170 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback To remove the dont_touch attribute, use the remove_attributes command or the set_dont_touch command set to false, as shown in the following two commands: fc_shell> remove_attributes [get_cells A] dont_touch fc_shell> set_dont_touch [get_cells A] false The following table summaries the commands that you can use to set, remove, or report the dont_touch attribute on design objects, including modules, cells, nets, and library cells"}
{"instruction": "How do I 1.0, 0.6, 125}} \u25e6 specify a predefined operating condition from the reference library by using the -op_conds option, as shown in the following example?", "response": "1.0, 0.6, 125}} \u25e6 Specify a predefined operating condition from the reference library by using the -op_conds option, as shown in the following example: fc_shell> create_environment -name env2 -libset myLibset \\ -op_conds SS1p6125 \u25e6 Specify corners from which to infer the process label, process number, voltage, and temperature values by using the -corners option, as shown in the following example: fc_shell> create_environment -name env3 -libset myLibset \\ -corners nworst \u25e6 Specify that the tool infers the process label, process number, voltage, and temperature values from the scenario and UPF associated with the current design by using the -auto_infer_design option, as shown in the following example: fc_shell> create_environment -name env4 -libset myLibset \\ -auto_infer_design 3"}
{"instruction": "How do I - out-of-boundary pins this check verifies that all pins are within the block boundary?", "response": "- Out-of-boundary pins This check verifies that all pins are within the block boundary"}
{"instruction": "How do I 2023.12-sp3 990 chapter 13?", "response": "2023.12-SP3 990 Chapter 13: ECO Flow Swapping Variant Cell Feedback 1"}
{"instruction": "How do I - sink pins that cannot be balanced simultaneously if a block contains two clocks that drive common sinks, one of which is a clock pin that is the parent of another sink, due to a generated clock, it is impossible to simultaneously balance the parent and child clock pins with another common sink?", "response": "- Sink pins that cannot be balanced simultaneously If a block contains two clocks that drive common sinks, one of which is a clock pin that is the parent of another sink, due to a generated clock, it is impossible to simultaneously balance the parent and child clock pins with another common sink"}
{"instruction": "How do I - use the -voltage_drop option to specify the analysis mode?", "response": "- Use the -voltage_drop option to specify the analysis mode"}
{"instruction": "How do I - importing a tap file if you are working with a block that does not yet have pins defined, or if the location or design of the pad cells is not finalized, you can define tap locations, layer numbers, and supply nets in an ascii file and then import it into the tool by using the create_taps -import command?", "response": "- Importing a tap file If you are working with a block that does not yet have pins defined, or if the location or design of the pad cells is not finalized, you can define tap locations, layer numbers, and supply nets in an ASCII file and then import it into the tool by using the create_taps -import command"}
{"instruction": "How do I 0.07} {m2 0.08}} after spreading, the spread_wires command performs detail routing iterations to fix any drc violations caused as a result of spreading?", "response": "0.07} {M2 0.08}} After spreading, the spread_wires command performs detail routing iterations to fix any DRC violations caused as a result of spreading"}
{"instruction": "How do I - the set_fanin_sequential_clock_gating_objects command this command allows you to specify registers, hierarchical cells, power domains, or modules to be included in or excluded from fanin-based sequential clock gate insertion?", "response": "- The set_fanin_sequential_clock_gating_objects command This command allows you to specify registers, hierarchical cells, power domains, or modules to be included in or excluded from fanin-based sequential clock gate insertion"}
{"instruction": "How do I 2023.12-sp3 790 chapter 10?", "response": "2023.12-SP3 790 Chapter 10: Physical Datapath With Relative Placement Adding Objects to a Group Feedback create_rp_group -name rp4 -columns 1 -rows 3 add_to_rp_group rp4 -rp_group rp1 -column 0 -row 0 add_to_rp_group rp4 -rp_group rp2 -column 0 -row 1 add_to_rp_group rp4 -rp_group rp3 -column 0 -row 2 Alternatively, you can apply compression in the horizontal direction by using the -tiling_type option with the set_rp_group_options command, as described in Controlling the Tiling Within Relative Placement Groups"}
{"instruction": "How do I 2023.12-sp3 600 chapter 7?", "response": "2023.12-SP3 600 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback To prevent antenna problems, the tool verifies that for each input pin the metal antenna area divided by the gate area is less than the maximum antenna ratio given by the foundry: (antenna-area)/(gate-area) < (max-antenna-ratio) This check is based on the global and layer-specific antenna rules defined for the block and the antenna properties of the cells in the block"}
{"instruction": "How do I 1) or dense mode (0) for the specified metal layer?", "response": "1) or dense mode (0) for the specified metal layer"}
{"instruction": "How do I - to write out the rail analysis results, use the report_rail_result command?", "response": "- To write out the rail analysis results, use the report_rail_result command"}
{"instruction": "How do I 2023.12-sp3 130 chapter 2?", "response": "2023.12-SP3 130 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback Inserting Multivoltage Cells A multivoltage design requires special multivoltage cells, such as level shifters and isolation cells, at the interface between power domains"}
{"instruction": "How do I 2023.12-sp3 409 chapter 5?", "response": "2023.12-SP3 409 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Inserting Clock Drivers Before you insert clock drivers, - Specify all clock tree synthesis settings, including clock routing rules - Specify that the inserted clock drivers should be aligned with the clock straps of the mesh structure by setting the cts.multisource.enable_clock_driver_snapping application option to true During multisource clock tree synthesis, you can use the create_clock_drivers command for the following: - Insert mesh drivers for both regular or structural multisource clock trees"}
{"instruction": "How do I - specific vias, see defining vias?", "response": "- specific vias, see Defining Vias"}
{"instruction": "How do I 0) and (2, 1) and two via access-preference areas, one with coordinates of (0, 0) and (5, 5) and one with coordinates of (40, 40) and (45, 45)?", "response": "0) and (2, 1) and two via access-preference areas, one with coordinates of (0, 0) and (5, 5) and one with coordinates of (40, 40) and (45, 45)"}
{"instruction": "How do I 2023.12-sp3 344 chapter 5?", "response": "2023.12-SP3 344 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback For information about defining insertion delay requirements, see Defining Insertion Delay Requirements"}
{"instruction": "How do I 2023.12-sp3 764 chapter 9?", "response": "2023.12-SP3 764 Chapter 9: Routing Using Custom Router Using Custom Routing Application Options Feedback Table 56 Application Options for Running Custom Routing Application option Description custom.route.bus_corner_type custom.route.bus_intra_shield_placement custom.route.bus_pin_trunk_offset custom.route.bus_split_even_bits custom.route.bus_split_ignore_width custom.route.bus_tap_off_enable custom.route.bus_tap_off_shielding Specifies constraints for bus routing"}
{"instruction": "How do I - existence of one-unit-tile gaps use the -no_1x option with the set_boundary_cell_rules command to prevent boundary cell insertion from creating one-unit-tile gaps?", "response": "- Existence of one-unit-tile gaps Use the -no_1x option with the set_boundary_cell_rules command to prevent boundary cell insertion from creating one-unit-tile gaps"}
{"instruction": "How do I 2023.12-sp3 413 chapter 5?", "response": "2023.12-SP3 413 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback When doing so, you must specify - The startpoint of the global clock structure, by using the -roots option"}
{"instruction": "How do I 2023.12-sp3 647 chapter 7?", "response": "2023.12-SP3 647 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Maximum Horizontal Edge Length Rule The maximum horizontal edge length rule restricts the horizontal length of a sequence of abutted objects on a specific layer"}
{"instruction": "How do I 2023.12-sp3 638 chapter 7?", "response": "2023.12-SP3 638 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback 7"}
{"instruction": "How do I 2023.12-sp3 108 chapter 2?", "response": "2023.12-SP3 108 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback Example 8 DEF Partial Placement Blockage Information BLOCKAGES 50 ; .."}
{"instruction": "How do I - size-only settings these settings identify clock tree cells for which the tool can perform only cell sizing?", "response": "- Size-only settings These settings identify clock tree cells for which the tool can perform only cell sizing"}
{"instruction": "How do I 2023.12-sp3 193 chapter 2?", "response": "2023.12-SP3 193 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback Figure 26 The PrimePower In-Design Flow Use the set_indesign_primepower_options command to set PrimePower analysis options for the In-Design flow"}
{"instruction": "How do I - for pattern-based metal fill insertion, you pass the parameter file to the ic validator tool by setting the signoff.create_metal_fill.user_defined_options application option?", "response": "- For pattern-based metal fill insertion, you pass the parameter file to the IC Validator tool by setting the signoff.create_metal_fill.user_defined_options application option"}
{"instruction": "How do I - have access to a spice simulator such, as nanosim, finesim, or hspice?", "response": "- Have access to a SPICE simulator such, as NanoSim, FineSim, or HSPICE"}
{"instruction": "How do I 2023.12-sp3 70 chapter 1?", "response": "2023.12-SP3 70 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback To list the supported commands, use the -list_allowed_commands option with the parallel_execute command"}
{"instruction": "How do I note?", "response": "Note: You must open the block before running the setup_performance_via_ladder command to ensure that the command has access to the technology data for the block"}
{"instruction": "How do I - via ladder rules must be defined in the technology data for the design for information about defining via ladder rules, see defining via ladder rules?", "response": "- Via ladder rules must be defined in the technology data for the design For information about defining via ladder rules, see Defining Via Ladder Rules"}
{"instruction": "How do I - the power.scale_leakage_power_at_power_off option controls whether leakage power is scaled?", "response": "- The power.scale_leakage_power_at_power_off option controls whether leakage power is scaled"}
{"instruction": "How do I 2023.12-sp3 114 chapter 2?", "response": "2023.12-SP3 114 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback power strategies with existing multivoltage cells, see Associating Power Strategies With Existing Multivoltage Cells"}
{"instruction": "How do I 2023.12-sp3 461 chapter 6?", "response": "2023.12-SP3 461 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback the pin shape and its extensions"}
{"instruction": "How do I - no split?", "response": "- No split: By default, long names are split in multiple lines for easier human reading"}
{"instruction": "How do I 2023.12-sp3 815 chapter 10?", "response": "2023.12-SP3 815 Chapter 10: Physical Datapath With Relative Placement Summary of Relative Placement Commands Feedback Table 63 Relative Placement Commands (Continued) Command Described in section set_rp_group_options and remove_rp_group_options Specifying Options for Relative Placement Groups modify_rp_groups Changing the Structures of Relative Placement Groups legalize_rp_groups Legalizing Relative Placement Groups in a Placed Design check_rp_constraints Checking Relative Placement Groups Before Placement report_rp_groups Reporting Relative Placement Constraint Violations get_rp_groups Querying Relative Placement Groups write_rp_groups Saving Relative Placement Information Fusion Compiler\u2122 User Guide V-2023.12-SP3 816 Feedback 11 Hierarchical Implementation The following topics describe how to perform synthesis, placement, optimization, clock tree synthesis, routing, and postroute optimization on hierarchical designs"}
{"instruction": "How do I - reporting the boundary cell insertion requirements specifying the library cells for boundary cell insertion boundary cells include both end-cap cells placed on the left, right, top, and bottom boundaries, and inside and outside corner cells?", "response": "- Reporting the Boundary Cell Insertion Requirements Specifying the Library Cells for Boundary Cell Insertion Boundary cells include both end-cap cells placed on the left, right, top, and bottom boundaries, and inside and outside corner cells"}
{"instruction": "How do I - to specify host options for distributed processing, use -host_options option and specify the appropriate settings?", "response": "- To specify host options for distributed processing, use -host_options option and specify the appropriate settings"}
{"instruction": "How do I 2023.12-sp3 830 chapter 11?", "response": "2023.12-SP3 830 Chapter 11: Hierarchical Implementation Overview of Abstract Views Feedback - U1 as an ETM in the PD_Top design - Top-Level power intent create_power_domain PD_TOP -include_scope create_supply_net VDD_AO .."}
{"instruction": "How do I 2023.12-sp3 852 chapter 11?", "response": "2023.12-SP3 852 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback the check name corresponding to the top-level errors seen on the design"}
{"instruction": "How do I - to allow the use of layers beyond the minimum or maximum routing layer only for pin connections, set the route.common.global_min_layer_mode and route.common.global_max_layer_mode application options to allow_pin_connection?", "response": "- To allow the use of layers beyond the minimum or maximum routing layer only for pin connections, set the route.common.global_min_layer_mode and route.common.global_max_layer_mode application options to allow_pin_connection"}
{"instruction": "How do I 2023.12-sp3 343 chapter 5?", "response": "2023.12-SP3 343 Chapter 5: Clock Tree Synthesis Defining the Clock Trees Feedback If necessary, you can override the default balancing and ignore pin settings by using the set_clock_balance_points command, as described in Defining Clock Tree Exceptions"}
{"instruction": "How do I 2023.12-sp3 794 chapter 10?", "response": "2023.12-SP3 794 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 173 Anchored Relative Placement Group I33 I32 I34 misc1 I30 I31 I35 I43 I42 I44 I40 I41 I45 I53 I52 I54 I50 I51 I55 (100,100) .."}
{"instruction": "How do I note that increasing the initial loop number might cause a greater disturbance to the block, which would require additional design rule checking and fixing by zroute?", "response": "Note that increasing the initial loop number might cause a greater disturbance to the block, which would require additional design rule checking and fixing by Zroute"}
{"instruction": "How do I 2023.12-sp3 406 chapter 5?", "response": "2023.12-SP3 406 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback To implement a structural multisource clock tree using the integrated subtree synthesis capabilities, perform the following steps: 1"}
{"instruction": "How do I - query the shield shapes associated with a shielded net by using the get_shapes -shield_only command, as described in querying shield shapes - report the shielding statistics by using the report_shields command, as described in reporting shielding statistics querying shield shapes to query the shield shapes associated with a shielded net, use the get_shapes command with the -shield_only option, as shown in the following example?", "response": "- Query the shield shapes associated with a shielded net by using the get_shapes -shield_only command, as described in Querying Shield Shapes - Report the shielding statistics by using the report_shields command, as described in Reporting Shielding Statistics Querying Shield Shapes To query the shield shapes associated with a shielded net, use the get_shapes command with the -shield_only option, as shown in the following example: fc_shell> get_shapes -shield_only -of_objects [get_nets myclk] {PATH_19_4317 PATH_19_4318 PATH_19_4319 PATH_19_4320 PATH_19_4322 Fusion Compiler\u2122 User Guide V-2023.12-SP3 546 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback PATH_17_11590 PATH_17_11591 PATH_17_11592 PATH_17_11593 PATH_17_11594 PATH_17_11595 PATH_17_11596 PATH_17_11597 PATH_17_11599 PATH_17_11600 PATH_17_11601 PATH_17_11602 PATH_17_11604 PATH_17_11605 PATH_17_11606 PATH_17_11607 PATH_17_11608 PATH_17_11609 PATH_17_11610 PATH_17_11611 PATH_17_11612 PATH_17_11613 PATH_17_11614 PATH_17_11615 PATH_17_11616 PATH_17_11617 PATH_17_11618 PATH_17_11619 PATH_17_11620 PATH_17_11621 PATH_17_11622 PATH_17_11623 PATH_17_11624 PATH_17_11625 PATH_17_11626} Reporting Shielding Statistics To report the shielding statistics, use the report_shields command"}
{"instruction": "How do I - reporting routing corridors fusion compiler\u2122 user guide v-2023.12-sp3 490 chapter 6?", "response": "- Reporting Routing Corridors Fusion Compiler\u2122 User Guide V-2023.12-SP3 490 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Defining Routing Corridors A routing corridor restricts Zroute global routing for specific nets to the region defined by a set of connected rectangles"}
{"instruction": "How do I - -interaction_with_clock_gating interaction_type registers gated by user-instantiated clock-gating cells are candidates for self-gating?", "response": "- -interaction_with_clock_gating interaction_type Registers gated by user-instantiated clock-gating cells are candidates for self-gating"}
{"instruction": "How do I - the via conversion rate for nondefault vias the via conversion rate for nondefault vias is listed at the top of the report as the total optimized via conversion rate?", "response": "- The via conversion rate for nondefault vias The via conversion rate for nondefault vias is listed at the top of the report as the total optimized via conversion rate"}
{"instruction": "How do I 2023.12-sp3 806 chapter 10?", "response": "2023.12-SP3 806 Chapter 10: Physical Datapath With Relative Placement Changing the Structures of Relative Placement Groups Feedback This helps in better placement and structures of relative placement groups in the design"}
{"instruction": "How do I - use the -no_rule option to remove all routing rules from the nets and allow the tool to automatically assign a routing rule to them?", "response": "- Use the -no_rule option to remove all routing rules from the nets and allow the tool to automatically assign a routing rule to them"}
{"instruction": "How do I - to specify the tap insertion region, use the -bbox option to specify the lower-left and upper-right corners of its bounding box?", "response": "- To specify the tap insertion region, use the -bbox option to specify the lower-left and upper-right corners of its bounding box: -bbox {{llx lly} {urx ury}} When you use this option, the command inserts a tap wall along the longest edge on the specified side of the placeable area encompassed by the bounding box"}
{"instruction": "How do I - -relative_distance specifies the distance between the driver and the first repeater group, the distance between the first and second repeater groups, the distance between the second and third repeater group, and so on?", "response": "- -relative_distance specifies the distance between the driver and the first repeater group, the distance between the first and second repeater groups, the distance between the second and third repeater group, and so on"}
{"instruction": "How do I 2023.12-sp3 305 chapter 4?", "response": "2023.12-SP3 305 Chapter 4: Clock Gating Controlling Clock-Gate Latencies Feedback Specify the clock network latency by using either the set_clock_latency or set_clock_gate_latency command"}
{"instruction": "How do I 2023.12-sp3 103 chapter 2?", "response": "2023.12-SP3 103 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback If you have a floorplan for your block, read in the floorplan as a DEF file, as described in Reading DEF Files"}
{"instruction": "How do I 2023.12-sp3 879 chapter 12?", "response": "2023.12-SP3 879 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback Table 66 Application Options for Specifying Design and Input Data (Continued) Application Option Description rail.scenario_name (Optional) Specifies the scenario for RedHawk or RedHawk-SC Fusion rail analysis"}
{"instruction": "How do I 2023.12-sp3 745 feedback 9 routing using custom router custom router is a shape-based router that supports gridded or gridless routing for custom digital, mixed signal, and analog routing needs?", "response": "2023.12-SP3 745 Feedback 9 Routing Using Custom Router Custom Router is a shape-based router that supports gridded or gridless routing for custom digital, mixed signal, and analog routing needs"}
{"instruction": "How do I - minimum width settings this check verifies that the nondefault minimum width and shield width settings are no larger than the maximum width defined in the technology file?", "response": "- Minimum width settings This check verifies that the nondefault minimum width and shield width settings are no larger than the maximum width defined in the technology file"}
{"instruction": "How do I - setup wns?", "response": "- Setup WNS: -0.34 0.44 1.02 1.10 -0.34 Setup TNS: -130.82 0.00 0.00 0.00 -130.82 Number of setup violations: 1152 0 0 0 1152 Hold WNS: -0.55 -0.78 -0.30 -1.28 -1.28 .."}
{"instruction": "How do I 2023.12-sp3 248 chapter 3?", "response": "2023.12-SP3 248 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Specifying a Name Separator When creating the name for a multibit register, the tool concatenates the names of the single-bit registers and uses the _ character as the name separator"}
{"instruction": "How do I - considers timing and crosstalk during routing, which means that the tool performs extraction and updates the timing before performing the routing?", "response": "- Considers timing and crosstalk during routing, which means that the tool performs extraction and updates the timing before performing the routing"}
{"instruction": "How do I - the library cells to use by using the -lib_cells option?", "response": "- The library cells to use by using the -lib_cells option"}
{"instruction": "How do I note that the the tool also checks clock-gating style and multivoltage constraints?", "response": "Note that the the tool also checks clock-gating style and multivoltage constraints"}
{"instruction": "How do I - -inverter_pair?", "response": "- -inverter_pair: Adds inverter pairs instead of buffer cells"}
{"instruction": "How do I 2023.12-sp3 597 chapter 7?", "response": "2023.12-SP3 597 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback Creating Placement Blockages During Boundary Cell Insertion If your technology has minimum jog or minimum separation requirements, you can create placement blockages for these requirements during boundary cell insertion with the compile_boundary_cells command by using the following options with the set_boundary_cell_rules command: - -min_horizontal_jog If a horizontal edge of a macro, including its hard keepout margin, hard placement blockage, or voltage area, including its guard band, is less than the specified value, the compile_boundary_cells -add_placement_blockage command creates a placement blockage to prevent a violation"}
{"instruction": "How do I 2.0 ns and -1.0 ns?", "response": "2.0 ns and -1.0 ns: fc_shell> create_qor_snapshot -name placeopt fc_shell> query_qor_snapshot -name placeopt -filters \"-wns -2.0,-1.0\" Reporting QoR Snapshots To display QoR information and statistics for the current design, use the report_qor command"}
{"instruction": "How do I - direction routing blockages, use the -spacing_nonpreferred option?", "response": "- direction routing blockages, use the -spacing_nonpreferred option"}
{"instruction": "How do I - performs detail routing on the whole block you can restrict the routing to a specific area of the block by using the -coordinates option (or by specifying or selecting the bounding box in the gui)?", "response": "- Performs detail routing on the whole block You can restrict the routing to a specific area of the block by using the -coordinates option (or by specifying or selecting the bounding box in the GUI)"}
{"instruction": "How do I - reads the design view for the top-level block and library cell instances, and the pin information from the frame view for the macro cell and i/o pad cell instances for information about changing the view used for specific cells, see reading blocks for signoff design rule checking?", "response": "- Reads the design view for the top-level block and library cell instances, and the pin information from the frame view for the macro cell and I/O pad cell instances For information about changing the view used for specific cells, see Reading Blocks for Signoff Design Rule Checking"}
{"instruction": "How do I - a script file that defines the via ladder rules, which is called the template script file this script file contains a create_via_rule command for each template defined in the configuration file, as well as set_attribute commands to set the appropriate via rule attributes?", "response": "- A script file that defines the via ladder rules, which is called the template script file This script file contains a create_via_rule command for each template defined in the configuration file, as well as set_attribute commands to set the appropriate via rule attributes"}
{"instruction": "How do I 2023.12-sp3 500 chapter 6?", "response": "2023.12-SP3 500 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback To assign a routing effort for each weight level, use the following syntax to set the route.common.soft_rule_weight_to_effort_level_map application option: set_app_options -name route.common.soft_rule_weight_to_effort_level_map -value { {weight effort} .."}
{"instruction": "How do I - reduces the placement search space in critical areas of the design, which improves the predictability of qor (wire length, timing, power, area) and congestion?", "response": "- Reduces the placement search space in critical areas of the design, which improves the predictability of QoR (wire length, timing, power, area) and congestion"}
{"instruction": "How do I - specific hierarchical or leaf cells, use the set_register_output_inversion command?", "response": "- Specific hierarchical or leaf cells, use the set_register_output_inversion command"}
{"instruction": "How do I 2023.12-sp3 704 chapter 8?", "response": "2023.12-SP3 704 Chapter 8: IC Validator In-Design Improving Instance Voltage Drop by Augmenting the Power Grid Feedback 5"}
{"instruction": "How do I - apply top-level placement constraints and settings such as hard keepout margins?", "response": "- Apply top-level placement constraints and settings such as hard keepout margins"}
{"instruction": "How do I - write_split_net_eco command to push up the branching of a physical multiple- fanout net to the top level - write_push_down_eco command to push down a tree of standard cells one level - write_spare_ports_eco command to create spare ports and nets on a child block for more information, see the generating eco scripts for netlist editing topic in the fusion compiler design planning user guide?", "response": "- write_split_net_eco command to push up the branching of a physical multiple- fanout net to the top level - write_push_down_eco command to push down a tree of standard cells one level - write_spare_ports_eco command to create spare ports and nets on a child block For more information, see the Generating ECO Scripts for Netlist Editing topic in the Fusion Compiler Design Planning User Guide"}
{"instruction": "How do I 518.668 inv61/vdd 158.268 arcr0_1/vbp 145.582 feed0_5/vdd 156.228 inv11/vbp 518.669 fusion compiler\u2122 user guide v-2023.12-sp3 909 chapter 12?", "response": "518.668 INV61/vdd 158.268 ARCR0_1/vbp 145.582 FEED0_5/vdd 156.228 INV11/vbp 518.669 Fusion Compiler\u2122 User Guide V-2023.12-SP3 909 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback To write out a detailed minimum resistance path report for a cell instance, run the report_rail_minimum_path command and specify the net and the cell to report"}
{"instruction": "How do I - patterning violation occurs if your layout contains a region with an odd number of neighboring shapes where the distance between each pair of shapes is smaller than the multiple-patterning minimum spacing?", "response": "- patterning violation occurs if your layout contains a region with an odd number of neighboring shapes where the distance between each pair of shapes is smaller than the multiple-patterning minimum spacing"}
{"instruction": "How do I - -select_layers metal_fill_layers this option restricts metal fill insertion to the specified set of metal and via layers?", "response": "- -select_layers metal_fill_layers This option restricts metal fill insertion to the specified set of metal and via layers"}
{"instruction": "How do I - report_power_switch_resistance - this command reports all power switch library cells with a set ron?", "response": "- report_power_switch_resistance - This command reports all power switch library cells with a set RON"}
{"instruction": "How do I 2023.12-sp3 623 chapter 7?", "response": "2023.12-SP3 623 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback Example 27 shows an example of a default via mapping table"}
{"instruction": "How do I - changes to the power intent are easily tracked in the supplemental upf file?", "response": "- Changes to the power intent are easily tracked in the supplemental UPF file"}
{"instruction": "How do I 2023.12-sp3 716 chapter 8?", "response": "2023.12-SP3 716 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback 3"}
{"instruction": "How do I 2023.12-sp3 137 chapter 2?", "response": "2023.12-SP3 137 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Figure 21 Placement Keepout Margins left bottom right top Outer keepout margin Fixed cell left bottom right top Inner keepout margin Fixed cell An outer keepout margin is a region outside the cell boundary, while an inner keepout margin is a region inside the cell boundary"}
{"instruction": "How do I 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 > 1.2 m1 86.6 10.5 0.37 1.46 0.02 0.44 0.18 0.14 0.07 0.03 0.10 0.00 0.00 0.02 m2 68.2 14.4 7.71 4.54 2.07 1.55 0.66 0.28 0.13 0.03 0.33 0.00 0.00 0.02 ..?", "response": "0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 > 1.2 M1 86.6 10.5 0.37 1.46 0.02 0.44 0.18 0.14 0.07 0.03 0.10 0.00 0.00 0.02 M2 68.2 14.4 7.71 4.54 2.07 1.55 0.66 0.28 0.13 0.03 0.33 0.00 0.00 0.02 .."}
{"instruction": "How do I - gating cell results in tighter constraints for the setup condition at the enable input of the clock-gating cell?", "response": "- gating cell results in tighter constraints for the setup condition at the enable input of the clock-gating cell"}
{"instruction": "How do I - the wire lengths between the \u03bcbumps and the c4 bump are equal?", "response": "- The wire lengths between the \u03bcbumps and the C4 bump are equal"}
{"instruction": "How do I 2023.12-sp3 47 chapter 1?", "response": "2023.12-SP3 47 Chapter 1: Working With the Fusion Compiler Tool Using Application Options Feedback Using Application Options The Fusion Compiler tool uses application options to control the tool behavior"}
{"instruction": "How do I 2023.12-sp3 574 chapter 6?", "response": "2023.12-SP3 574 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Figure 120 Layout With Power and Ground Terminals \u25e6 Reports open nets as the bounding box of the open net and does not report floating pins To report detailed open locations, use the -open_reporting detailed option"}
{"instruction": "How do I - the redhawk run script (analyze_rail.tcl) - the redhawk gsr configuration file (*.gsr) the analyze_rail command generates the following file to invoke the redhawk-sc tool for running rail analysis?", "response": "- The RedHawk run script (analyze_rail.tcl) - The RedHawk GSR configuration file (*.gsr) The analyze_rail command generates the following file to invoke the RedHawk-SC tool for running rail analysis: - The RedHawk-SC Python script (analyze_rail.py) The RedHawk or RedHawk-SC tool generates the following files in the in- design.redhawk/design_name.result (or in-design.redhawk_sc/design_name.result in RedHawk-SC flow) directory when rail analysis is complete: - The RedHawk analysis log (analyze_rail.log.*) - Timing window file (*.sta) - Signal SPEF files (*.spef) - DEF/LEF files (*.def, *.lef) for the full-chip analysis When voltage drop analysis is complete, the tool saves the analysis results (*.result) in the design_name directory under the working directory"}
{"instruction": "How do I 2023.12-sp3 992 chapter 13?", "response": "2023.12-SP3 992 Chapter 13: ECO Flow Swapping Variant Cell Feedback To use the variant cell features directly for other cells, use the eco_change_legal_reference command"}
{"instruction": "How do I 2023.12-sp3 161 chapter 2?", "response": "2023.12-SP3 161 Chapter 2: Preparing the Design Specifying Legalization Settings Feedback -value 2.0 fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_population \\ -value false fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_percentage \\ -value 4.0 You can set constraints for specific voltage areas by using the set_placement_ir_drop_target command"}
{"instruction": "How do I - differences in the physical-only cells to consider the differences in the physical-only cells, use the -compare_physical_only_cells option?", "response": "- Differences in the physical-only cells To consider the differences in the physical-only cells, use the -compare_physical_only_cells option"}
{"instruction": "How do I - redundant power or ground shapes to enable this check, use the -check_redundant_pg_shapes true option?", "response": "- Redundant power or ground shapes To enable this check, use the -check_redundant_pg_shapes true option"}
{"instruction": "How do I - coordinate and y-coordinate values are specified in microns?", "response": "- coordinate and y-coordinate values are specified in microns"}
{"instruction": "How do I - the column and row position within the relative placement group by using the -column and -row options?", "response": "- The column and row position within the relative placement group by using the -column and -row options"}
{"instruction": "How do I - to specify the layers on which create the straps, use the -layers option?", "response": "- To specify the layers on which create the straps, use the -layers option"}
{"instruction": "How do I 2023.12-sp3 378 chapter 5?", "response": "2023.12-SP3 378 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback ccd.respect_cts_fixed_balance_pins application option to upstream instead of true"}
{"instruction": "How do I - analyzing signal electromigration - performing eco routing performing eco routing whenever you modify the nets in your block, you need to run engineering change order (eco) routing to reconnect the routing?", "response": "- Analyzing Signal Electromigration - Performing ECO Routing Performing ECO Routing Whenever you modify the nets in your block, you need to run engineering change order (ECO) routing to reconnect the routing"}
{"instruction": "How do I - and y-directions?", "response": "- and y-directions"}
{"instruction": "How do I - logical-feedthrough buffering during logical-feedthrough the tool performs the following?", "response": "- Logical-feedthrough buffering During logical-feedthrough the tool performs the following: 1"}
{"instruction": "How do I - end tool compile_fusion rtl block upf (front end) block ctl (front end) upf sdc, floorplan sdc design (ndm) netlist upf\u2019 ctl spef design (frame) 2?", "response": "- end tool compile_fusion RTL Block UPF (front end) Block CTL (front end) UPF SDC, floorplan SDC Design (ndm) Netlist UPF\u2019 CTL SPEF Design (frame) 2"}
{"instruction": "How do I - dynamic power shaping for the compile_fusion command, use the following settings?", "response": "- Dynamic power shaping for the compile_fusion command, use the following settings: fc_shell> set_app_option -name opt.common.power_integrity \\ -value false fc_shell> set_app_option -name compile.flow.enable_dps \\ -value true - Voltage-drop-aware placement for the compile_fusion command, use the following settings: fc_shell> set_app_option -name opt.common.power_integrity \\ -value false fc_shell> set_app_option -name compile.flow.enable_irap \\ -value true - Voltage-drop-aware placement for the clock_opt command, use the following settings: fc_shell> set_app_option -name opt.common.power_integrity \\ -value false fc_shell> set_app_option -name clock_opt.flow.enable_irap \\ -value true Fusion Compiler\u2122 User Guide V-2023.12-SP3 198 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback Specifying the Routing Resources You can specify the minimum and maximum routing layers both for the block (global layer constraints), for specific nets (net-specific layer constraints), and for unsynthesized clock nets (clock-tree layer constraints)"}
{"instruction": "How do I procedures to the setup files in your home and project directories?", "response": "procedures to the setup files in your home and project directories"}
{"instruction": "How do I - aware clock gating?", "response": "- aware clock gating"}
{"instruction": "How do I 2023.12-sp3 915 chapter 12?", "response": "2023.12-SP3 915 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Distributed RedHawk Fusion Rail Analysis Feedback In Figure 210, the rail.license_checkout_mode application option is set to wait"}
{"instruction": "How do I 2023.12-sp3 467 chapter 6?", "response": "2023.12-SP3 467 Chapter 6: Routing and Postroute Optimization Checking Routability Feedback By default, this command considers the following routing layer constraints when checking for blocked ports: - The global minimum and maximum routing layer constraints set by the -min_routing_layer and -max_routing_layer options of the set_ignored_layers command These constraints can cause blocked ports only if they are defined as hard constraints"}
{"instruction": "How do I note?", "response": "Note: - If there is a balancing requirement between the fast endpoints, you must put them in the same skew group"}
{"instruction": "How do I 2023.12-sp3 986 chapter 13?", "response": "2023.12-SP3 986 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback Specifying Cut Space and Cut Distance for Repeater Groups Use one of the following mutually exclusive options to control cutting for repeater groups: - -layer_cutting_spacing specifies the cut space of the routes to the driver pin"}
{"instruction": "How do I 2023.12-sp3 697 chapter 8?", "response": "2023.12-SP3 697 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Table 47 Application Options for Interactive Design Rule Checking (Continued) Application option Default Description signoff.check_drc_live"}
{"instruction": "How do I - level design is complete as shown in the following example?", "response": "- level design is complete as shown in the following example: fc_shell> compile_fusion -to logic_opto 8"}
{"instruction": "How do I - total demand minus total supply in this mode, the tool calculates the congestion value by subtracting the supply for all selected layers from the demand for all selected layers?", "response": "- Total demand minus total supply In this mode, the tool calculates the congestion value by subtracting the supply for all selected layers from the demand for all selected layers"}
{"instruction": "How do I 2023.12-sp3 755 chapter 9?", "response": "2023.12-SP3 755 Chapter 9: Routing Using Custom Router Defining Routing Constraints Feedback executed"}
{"instruction": "How do I 2023.12-sp3 427 chapter 5?", "response": "2023.12-SP3 427 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback \u25e6 The number of taps that the sinks are redistributed among by using the -num_taps option"}
{"instruction": "How do I - tolerate?", "response": "- Tolerate: When you apply this policy, the tool makes predictable and explainable assumptions to continue with the flow"}
{"instruction": "How do I - the set_clock_gating_options command to define the netlist structure of the inserted clock-gating cells, specify the following options?", "response": "- The set_clock_gating_options command To define the netlist structure of the inserted clock-gating cells, specify the following options: Option Description minimum_bitwidth Specifies the minimum number of bits to gate together"}
{"instruction": "How do I note?", "response": "Note: The spacing rules defined in the technology file are always considered hard constraints"}
{"instruction": "How do I 2023.12-sp3 492 chapter 6?", "response": "2023.12-SP3 492 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Note: You can also assign nets or supernets to the routing corridor by using the -object option when you use the create_routing_corridor command to create the routing corridor"}
{"instruction": "How do I 2023.12-sp3 151 chapter 2?", "response": "2023.12-SP3 151 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback fc_shell> set_placement_spacing_label -name X \\ -lib_cells {cellB cellC} -side left You can assign multiple labels to a side of a library cell"}
{"instruction": "How do I 2023.12-sp3 171 chapter 2?", "response": "2023.12-SP3 171 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback This example reports all the size_only information on design objects in the current design"}
{"instruction": "How do I note?", "response": "Note: Before creating taps with simple package RLC models, you must enable the RedHawk signoff license key using the rail.allow_redhawk_license_checkout application option"}
{"instruction": "How do I - to return a list of all the checkpoints that have been executed, specify the -list_names option?", "response": "- To return a list of all the checkpoints that have been executed, specify the -list_names option: fc_shell> get_checkpoint_data -list_names remove_buffers place_opt_to_initial_drc incr_placement place_opt_to_initial_opto place_opt_to_final_opto - To return detailed information for a checkpoint, specify the checkpoint with the -name option"}
{"instruction": "How do I 0.02 you can also see the effects of changing specific cell and net delay values by using the -annotate_cell_delay and -annotate_net_delay options, as shown in the following example?", "response": "0.02 You can also see the effects of changing specific cell and net delay values by using the -annotate_cell_delay and -annotate_net_delay options, as shown in the following example: fc_shell> report_ccd_timing -annotate_cell_delay {{U1/a U1/y 0.2}} \\ -pin I2/d -type stage The delay values you specify with these options are used only for analyzing and reporting the concurrent clock and data timing"}
{"instruction": "How do I 2023.12-sp3 656 chapter 7?", "response": "2023.12-SP3 656 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback - The handling of one-unit-tile gaps By default, the command does not consider the one-unit-tile rule"}
{"instruction": "How do I - size_cell in freeze-silicon mode - add_buffer - add_eco_repeater - split_fanout - add_buffer_on_route to update the supply nets for specific cells, use the eco_update_supply_net -cells command?", "response": "- size_cell in freeze-silicon mode - add_buffer - add_eco_repeater - split_fanout - add_buffer_on_route To update the supply nets for specific cells, use the eco_update_supply_net -cells command"}
{"instruction": "How do I - -split_fanout setting this option to false prevents fanout splitting even if the fanout is larger than the maximum allowed?", "response": "- -split_fanout Setting this option to false prevents fanout splitting even if the fanout is larger than the maximum allowed"}
{"instruction": "How do I 0.81 -high_voltage 1.0 fc_shell> set_vopt_range -corner c2 \\ -low_voltage 0.81 -high_voltage 1.0 5?", "response": "0.81 -high_voltage 1.0 fc_shell> set_vopt_range -corner C2 \\ -low_voltage 0.81 -high_voltage 1.0 5"}
{"instruction": "How do I - at least one of the registers in the transitve fanin is always enabled?", "response": "- At least one of the registers in the transitve fanin is always enabled"}
{"instruction": "How do I - off?", "response": "- off: Does not snap routes and shields to tracks or grids"}
{"instruction": "How do I - uses the metal width and metal spacing requirements defined in the technology file and ignores nondefault routing rules to force the tool to honor nondefault routing rules, change the setting in the mouse tool options panel?", "response": "- Uses the metal width and metal spacing requirements defined in the technology file and ignores nondefault routing rules To force the tool to honor nondefault routing rules, change the setting in the Mouse Tool Options panel"}
{"instruction": "How do I 2023.12-sp3 261 chapter 3?", "response": "2023.12-SP3 261 Chapter 3: Physical Synthesis Performing Design Analysis Feedback Enabling the Embedded Area Optimization Flow During the logic_opto stage of the compile_fusion command, as an initial step, the tool performs timing optimization and DesignWare reselection and ungrouping"}
{"instruction": "How do I 2023.12-sp3 976 chapter 13?", "response": "2023.12-SP3 976 Chapter 13: ECO Flow Placing and Mapping ECO Cells to Spare Cells Feedback When you use this option, the filler cells are removed if they do not have a fixed placement and they overlap with ECO cells"}
{"instruction": "How do I - the metal shapes have the default metal width specified for the routing layer in the technology file for information about specifying the default metal width for a layer, see the \u201cdefault width rule\u201d topic in the synopsys technology file and routing rules reference manual?", "response": "- The metal shapes have the default metal width specified for the routing layer in the technology file For information about specifying the default metal width for a layer, see the \u201cDefault Width Rule\u201d topic in the Synopsys Technology File and Routing Rules Reference Manual"}
{"instruction": "How do I note?", "response": "Note: Using a large spacing value increases the skew because the cells are spaced further away from the intended clusters of sinks"}
{"instruction": "How do I - the tap insertion region (the -bbox option) you specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box?", "response": "- The tap insertion region (the -bbox option) You specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box: -bbox {{llx lly} {urx ury}} - The mesh window (the -mesh_window option) You specify the size of the mesh window by specifying an integer value for the pitch in the x- and y-directions"}
{"instruction": "How do I note?", "response": "Note: While applying the clock-gating techniques, the tool considers generated clocks similar to defined clocks"}
{"instruction": "How do I - mb_2_mb_1 mb (source?", "response": "- MB_2_MB_1 mb (source:MB_2, MB_1) MB_0_MB_3 mb (source:MB_0, MB_3) MB_5, MB_6 mbd (source: MB_5_MB_6) Identifying Why Multibit Banking Is Not Performed To report a summary of the multibit banking ratio, a list of reasons for not banking or debanking cells, and the number of cells for each reason, use the report_multibit command, as shown in the following example: fc_shell> report_multibit **************************************** Report : report_multibit .."}
{"instruction": "How do I 2023.12-sp3 940 chapter 12?", "response": "2023.12-SP3 940 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback Option Description -net Specifies the net name for generating hotspots"}
{"instruction": "How do I 1.nlib -no_design fc_shell> copy_lib -to_lib block2.nlib -no_design fc_shell> set_attribute -objects block1.nlib \\ fusion compiler\u2122 user guide v-2023.12-sp3 821 chapter 11?", "response": "1.nlib -no_design fc_shell> copy_lib -to_lib BLOCK2.nlib -no_design fc_shell> set_attribute -objects BLOCK1.nlib \\ Fusion Compiler\u2122 User Guide V-2023.12-SP3 821 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback -name use_hier_ref_libs -value true fc_shell> set_attribute -objects BLOCK2.nlib \\ -name use_hier_ref_libs -value true fc_shell> save_lib -all 4"}
{"instruction": "How do I 2023.12-sp3 720 chapter 8?", "response": "2023.12-SP3 720 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 50 IC Validator Metal Fill Insertion Parameters (Continued) Parameter Default Description mx_fill2fill_end_ spacing Specifies the minimum end-to-end spacing between fill shapes"}
{"instruction": "How do I - instantiating them in the verilog netlist - adding them by using netlist editing commands such as create_cell, connect_pins, and so on when manually instantiating spare cells, you should - evenly distribute the spare cells through the logical hierarchy to better handle eco changes anywhere in the block - tie their inputs to power or ground, as appropriate, to prevent the spare cells from creating noise and consuming power fusion compiler\u2122 user guide v-2023.12-sp3 956 chapter 13?", "response": "- Instantiating them in the Verilog netlist - Adding them by using netlist editing commands such as create_cell, connect_pins, and so on When manually instantiating spare cells, you should - Evenly distribute the spare cells through the logical hierarchy to better handle ECO changes anywhere in the block - Tie their inputs to power or ground, as appropriate, to prevent the spare cells from creating noise and consuming power Fusion Compiler\u2122 User Guide V-2023.12-SP3 956 Chapter 13: ECO Flow Manually Instantiating Spare Cells Feedback If a cell meets the following criteria, the tool automatically identifies it as a spare cell: - It is not a physical-only cell - All inputs except for the clock pin are unconnected or tied to a logic constant The clock pin of the spare cell, if any, can be connected to the clock network"}
{"instruction": "How do I note?", "response": "Note: An IC Validator license is required to run the signoff_check_drc and signoff_fix_drc commands"}
{"instruction": "How do I - rp_location the anchor point of the relative placement group is the element in the relative placement group at the position specified by the -anchor_row and -anchor_column options?", "response": "- rp_location The anchor point of the relative placement group is the element in the relative placement group at the position specified by the -anchor_row and -anchor_column options"}
{"instruction": "How do I 2023.12-sp3 138 chapter 2?", "response": "2023.12-SP3 138 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback values specified by the -min_padding_per_macro and -max_padding_per_macro options"}
{"instruction": "How do I 8.0 fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_population \\ -value false fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_percentage \\ -value 4.0 you can specify a percentage of the total number of cells to define the upper category and cell voltage drop as a percentage of supply voltage to define the middle category, or vice versa?", "response": "8.0 fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_population \\ -value false fc_shell> set_app_options \\ -name place.coarse.ir_drop_default_target_low_percentage \\ -value 4.0 You can specify a percentage of the total number of cells to define the upper category and cell voltage drop as a percentage of supply voltage to define the middle category, or vice versa"}
{"instruction": "How do I 2023.12-sp3 513 chapter 6?", "response": "2023.12-SP3 513 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback syntax to set the route.common.connect_within_pins_by_layer_name application option: set_app_options -name route.common.connect_within_pins_by_layer_name -value { {layer mode} .."}
{"instruction": "How do I - all custom router does not complete the pin connections for all pins in the block?", "response": "- all Custom Router does not complete the pin connections for all pins in the block"}
{"instruction": "How do I - to enable advanced legalizer and remove the filler cells that have violations, set the place.legalize.enable_advanced_legalizer application option to true?", "response": "- To enable Advanced Legalizer and remove the filler cells that have violations, set the place.legalize.enable_advanced_legalizer application option to true"}
{"instruction": "How do I 2023.12-sp3 177 chapter 2?", "response": "2023.12-SP3 177 Chapter 2: Preparing the Design Controlling the Optimization of Cells, Nets, Pins, and Ports Feedback initial_drc stages and all nets during the initial_opto and final_opto stages of the compile_fusion command: fc_shell> set_fix_multiple_port_nets -feedthroughs fc_shell> set_app_options \\ -name opt.port.eliminate_verilog_assign -value true The following settings disable multiple-port-net fixing for all nets during the logic_opto and initial_drc stages and enables it for all nets during the initial_opto and final_opto stages of the compile_fusion command: fc_shell> set_fix_multiple_port_nets -default fc_shell> set_app_options \\ -name opt.port.eliminate_verilog_assign -value true During multiple-port-net fixing, the tool performs the following tasks in sequence: 1"}
{"instruction": "How do I - prerouting in the batch mode - tcl-based routing constraint management - automatic routing with custom routing constraints - hybrid flow for prerouting - double data rate (ddr) net routing flow custom router is fully integrated with the fusion compiler tool, and supports advanced design rules for 20 nm and below technologies?", "response": "- Prerouting in the batch mode - Tcl-based routing constraint management - Automatic routing with custom routing constraints - Hybrid flow for prerouting - Double Data Rate (DDR) net routing flow Custom Router is fully integrated with the Fusion Compiler tool, and supports advanced design rules for 20 nm and below technologies"}
{"instruction": "How do I note?", "response": "Note: Register blockages are honored during placement, but not during legalization, optimization, or clock tree synthesis"}
{"instruction": "How do I 0.93) when specifying the maximum density or maximum utilization, choose a value between 1 and the overall utilization of the block?", "response": "0.93) When specifying the maximum density or maximum utilization, choose a value between 1 and the overall utilization of the block"}
{"instruction": "How do I 2023.12-sp3 412 chapter 5?", "response": "2023.12-SP3 412 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback 3"}
{"instruction": "How do I - the height of a row is determined by the tallest object in the row - the width of a column is determined by the widest object in the column bit_slice (default) horizontally compress the objects in each row and maintain row alignment?", "response": "- The height of a row is determined by the tallest object in the row - The width of a column is determined by the widest object in the column bit_slice (Default) Horizontally compress the objects in each row and maintain row alignment"}
{"instruction": "How do I 083) warning?", "response": "083) Warning: Overutilized regions for move_bound_0 are modified by removal of partial and full blockages"}
{"instruction": "How do I 16.gds gds_map_file ./redhawk.gdslayermap output_directory sramlp2rw128x16_output use_lef_pins_for_tracing 1 vdd_nets { vdd } gnd_nets { vss } top_cell sramlp2rw128x16 examples the following example generates redhawk macro models for the sramlp2rw128x16, sramlp2rw32x4, sramlp2rw64x32 and sramlp2rw64x8 memories?", "response": "16.gds GDS_MAP_FILE ./redhawk.gdslayermap OUTPUT_DIRECTORY SRAMLP2RW128x16_output USE_LEF_PINS_FOR_TRACING 1 VDD_NETS { VDD } GND_NETS { VSS } TOP_CELL SRAMLP2RW128x16 Examples The following example generates RedHawk macro models for the SRAMLP2RW128x16, SRAMLP2RW32x4, SRAMLP2RW64x32 and SRAMLP2RW64x8 memories: ## Specify the path to the RedHawk executable ## set_app_options -name rail.redhawk_path -value $env(REDHAWK_IMAGE)/bin ## Specify one configuration file per memory ## exec_gds2rh -config_file SRAMLP2RW128x16.config exec_gds2rh -config_file SRAMLP2RW32x4.config exec_gds2rh -config_file SRAMLP2RW64x32.config exec_gds2rh -config_file SRAMLP2RW64x8.config The following example runs top-level rail analysis with the macro models that are generated in the previous example: ## Run rail analysis at top level ## open_lib open_block top link_block ## Specify rail analysis setting ## create_taps set_app_options -name rail.tech_file -value test.tech set_app_options -name rail.lib_files -value test.lib \u2026 ## Set macro model file ## set_app_options -name rail.macro_models \\ Fusion Compiler\u2122 User Guide V-2023.12-SP3 921 Chapter 12: RedHawk and RedHawk-SC Fusion Working With Macro Models Feedback -value { SRAMLP2RW128x16 ./data_ SRAMLP2RW128x16 SRAMLP2RW32x4 ./data_SRAMLP2RW32x4 SRAMLP2RW64x32 ./data_SRAMLP2RW64x32 SRAMLP2RW64x8 ./data_ SRAMLP2RW64x8 } ## Run rail analysis ## analyze_rail -voltage_drop static -all_nets ## Check rail results ## open_rail_result gui_start Creating Block Contexts Macro models are used to reduce total turnaround time for designs with advanced process technology"}
{"instruction": "How do I 2023.12-sp3 375 chapter 5?", "response": "2023.12-SP3 375 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback 4"}
{"instruction": "How do I - performs shielding on all nets that have predefined shielding rules, except those marked as frozen to explicitly specify the nets on which to perform shielding, use the -nets option?", "response": "- Performs shielding on all nets that have predefined shielding rules, except those marked as frozen To explicitly specify the nets on which to perform shielding, use the -nets option"}
{"instruction": "How do I 2023.12-sp3 839 chapter 11?", "response": "2023.12-SP3 839 Chapter 11: Hierarchical Implementation Linking to Subblocks With Multiple Labels Feedback 2"}
{"instruction": "How do I - defining move bounds - defining group bounds - querying placement bounds - removing placement bounds defining move bounds a move bound is a fixed region within which to place a set of cells?", "response": "- Defining Move Bounds - Defining Group Bounds - Querying Placement Bounds - Removing Placement Bounds Defining Move Bounds A move bound is a fixed region within which to place a set of cells"}
{"instruction": "How do I - understanding library cell requirements for multiplexer optimization - implementing multiplexing logic from cell library understanding library cell requirements for multiplexer optimization the multiplexer optimization requires the presence of at least a 2?", "response": "- Understanding Library Cell Requirements for Multiplexer Optimization - Implementing Multiplexing Logic From Cell Library Understanding Library Cell Requirements for Multiplexer Optimization The multiplexer optimization requires the presence of at least a 2:1 multiplexer cell in the logic library"}
{"instruction": "How do I 0.15 ns for corner1 in mode1 and 0.10 ns for corner2 in mode1, use the following commands?", "response": "0.15 ns for corner1 in mode1 and 0.10 ns for corner2 in mode1, use the following commands: fc_shell> set_max_transition 0.15 -corners corner1 \\ -clock_path [get_clocks -mode mode1] fc_shell> set_max_transition 0.10 -corners corner2 \\ -clock_path [get_clocks -mode mode1] To set the same maximum capacitance constraint for different corners associated with a specific mode, use the following command: fc_shell> set_max_capacitance 0.6 \\ -clock_path [get_clocks -mode mode2] \\ -corners [get_corner \\ [get_attribute [get_modes mode2] associated_corners]] Fusion Compiler\u2122 User Guide V-2023.12-SP3 356 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback Specifying the Clock Tree Synthesis Settings The clock tree synthesis options guide the implementation of the clock trees"}
{"instruction": "How do I - net-based?", "response": "- Net-based: Total length of wires of specified nets must match"}
{"instruction": "How do I - there is a conflict between the connection and the supply net type specified with the supply_net_pg_type attribute?", "response": "- There is a conflict between the connection and the supply net type specified with the supply_net_pg_type attribute"}
{"instruction": "How do I - ignore pins clock tre synthesisexclude pindefinedexceptions for clock tre synthesisexclude pinsclock tre exceptionsexclude pinignore pins are clock endpoints that are excluded from clock tree timing calculations and optimizations?", "response": "- Ignore pins clock tre synthesisexclude pindefinedexceptions for clock tre synthesisexclude pinsclock tre exceptionsexclude pinIgnore pins are clock endpoints that are excluded from clock tree timing calculations and optimizations"}
{"instruction": "How do I 2023.12-sp3 214 chapter 3?", "response": "2023.12-SP3 214 Chapter 3: Physical Synthesis Performing Unified Physical Synthesis Feedback Performing Prechecks Fusion Compiler can perform compile prechecks to prevent compile failures and allow the compile_fusion command to quickly exit with error messages when incomplete (or inconsistent) setup or constraint issues are encountered"}
{"instruction": "How do I 2023.12-sp3 967 chapter 13?", "response": "2023.12-SP3 967 Chapter 13: ECO Flow Adding Buffers on Routed Nets Feedback To do this Use this command Report information about bus patterns report_eco_bus_buffer_patterns Get a collection of buffer patterns get_eco_bus_buffer_patterns Remove bus patterns remove_eco_bus_buffer_patterns The following example creates the buffer pattern shown in Figure 219 for a horizontal bus, where the first buffer is placed on the topmost net"}
{"instruction": "How do I - fusion compiler\u2122 user guide v-2023.12-sp3 318 chapter 4?", "response": "- Fusion Compiler\u2122 User Guide V-2023.12-SP3 318 Chapter 4: Clock Gating Fanin-Based Sequential Clock Gating Feedback gate naming conventions"}
{"instruction": "How do I - to specify keepouts, use the -keepouts option?", "response": "- To specify keepouts, use the -keepouts option"}
{"instruction": "How do I 2023.12-sp3 550 chapter 6?", "response": "2023.12-SP3 550 Chapter 6: Routing and Postroute Optimization Performing Postroute Optimization Feedback By default, the route_opt command performs five detail routing iterations during the ECO routing phase"}
{"instruction": "How do I 2023.12-sp3 417 chapter 5?", "response": "2023.12-SP3 417 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback - To specify where to create the straps, use the -grid option as follows: \u25e6 To create a single horizontal or vertical strap, specify the distance from the x- or y- axis"}
{"instruction": "How do I - to define a soft move bound, use the following syntax?", "response": "- To define a soft move bound, use the following syntax: create_bound -name name [-type soft] [-effort effort_level] \\ -boundary {coordinates} [bound_objects] The default effort is ultra; you can also specify low, medium, or high"}
{"instruction": "How do I - to remove specific routing corridors, specify the routing corridors, either as a list or collection, such as that returned by the get_routing_corridors command?", "response": "- To remove specific routing corridors, specify the routing corridors, either as a list or collection, such as that returned by the get_routing_corridors command"}
{"instruction": "How do I - if dp>v0 and v4<>0, allowable max-antenna-ratio = min (((dp + v1) * v2 + v3), v4) - if dp>v0 and v4=0, allowable max-antenna-ratio = (dp + v1) * v2 + v3 - if dp<=v0, allowable max-antenna-ratio = layermaxratio table 38 shows the maximum antenna ratio for each diode calculated using this formula?", "response": "- If dp>v0 and v4<>0, allowable max-antenna-ratio = min (((dp + v1) * v2 + v3), v4) - If dp>v0 and v4=0, allowable max-antenna-ratio = (dp + v1) * v2 + v3 - If dp<=v0, allowable max-antenna-ratio = layerMaxRatio Table 38 shows the maximum antenna ratio for each diode calculated using this formula"}
{"instruction": "How do I - to limit the report to a maximum number of cells, use the -max_cells option?", "response": "- To limit the report to a maximum number of cells, use the -max_cells option"}
{"instruction": "How do I 2023.12-sp3 841 chapter 11?", "response": "2023.12-SP3 841 Chapter 11: Hierarchical Implementation Preparing for Top-Level Closure With Abstracts Feedback Preparing for Top-Level Closure With Abstracts Before you can perform synthesis, placement, optimization, clock tree synthesis, and routing at the top level, you must perform the following tasks: - Apply the top-level-timing constraints and settings"}
{"instruction": "How do I - command help, which is information about an fusion compiler command - man pages see also - viewing man pages displaying command help command help consists of either a brief description of afusion compiler command or a list of the options and arguments supported by an fusion compiler command?", "response": "- Command help, which is information about an Fusion Compiler command - Man pages See Also - Viewing Man Pages Displaying Command Help Command help consists of either a brief description of aFusion Compiler command or a list of the options and arguments supported by an Fusion Compiler command"}
{"instruction": "How do I 2023.12-sp3 687 chapter 8?", "response": "2023.12-SP3 687 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback 3"}
{"instruction": "How do I - parasitic information for rc estimation and extraction, see the \u201cperforming parasitic extraction\u201d topic in the fusion compiler timing analysis user guide?", "response": "- Parasitic information for RC estimation and extraction, see the \u201cPerforming Parasitic Extraction\u201d topic in the Fusion Compiler Timing Analysis User Guide"}
{"instruction": "How do I - by default, the detail router performs a maximum of 40 search and repair iterations?", "response": "- By default, the detail router performs a maximum of 40 search and repair iterations"}
{"instruction": "How do I 2023.12-sp3 910 chapter 12?", "response": "2023.12-SP3 910 Chapter 12: RedHawk and RedHawk-SC Fusion Performing Minimum Path Resistance Analysis Feedback Figure 207 Traced Segment is Highlighted in the Design Layout See Also - Displaying Maps in the GUI - Writing Analysis and Checking Reports - Querying Attributes Tracing Minimum Path Resistance Using the Mouse Tool Use the minimum path resistance (MPR) mouse tool to interactively trace the path with the least resistance from the specified power or ground net to the boundary nodes in the design"}
{"instruction": "How do I 2023.12-sp3 634 chapter 7?", "response": "2023.12-SP3 634 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Metal-Insulator-Metal Capacitors Feedback -spreading_widening_relative_weight option"}
{"instruction": "How do I 2023.12-sp3 458 chapter 6?", "response": "2023.12-SP3 458 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback To output detailed information about insertion failures, use the -user_debug true option"}
{"instruction": "How do I - specify the maximum fanout of the replicated registers by using the -max_fanout option?", "response": "- Specify the maximum fanout of the replicated registers by using the -max_fanout option"}
{"instruction": "How do I - assigns tracks in vertical partitions?", "response": "- Assigns tracks in vertical partitions"}
{"instruction": "How do I 2023.12-sp3 632 chapter 7?", "response": "2023.12-SP3 632 Chapter 7: Chip Finishing and Design for Manufacturing Reducing Critical Areas Feedback The following topics describe how to - Reduce critical area short faults by performing wire spreading - Reduce critical area open faults by performing wire widening Performing Wire Spreading After you have performed detail routing and redundant via insertion, you can perform wire spreading to increase the average spacing between wires, which reduces the critical area short faults and therefore improves yield"}
{"instruction": "How do I - defining checkpoint behaviors - associating checkpoints and checkpoint behaviors defining checkpoint behaviors you can define two types of checkpoint behaviors?", "response": "- Defining Checkpoint Behaviors - Associating Checkpoints and Checkpoint Behaviors Defining Checkpoint Behaviors You can define two types of checkpoint behaviors: reports and actions"}
{"instruction": "How do I - the clock-gate stage is related to the fanout of a clock gate?", "response": "- The clock-gate stage is related to the fanout of a clock gate"}
{"instruction": "How do I - enabling the rewiring of mixed-drive-strength multibit cells - enabling post-clock-tree-synthesis multibit debanking enabling the rewiring of mixed-drive-strength multibit cells some logic libraries have mixed-drive-strength multibit cells where some bits have a higher drive strength than others?", "response": "- Enabling the Rewiring of Mixed-Drive-Strength Multibit Cells - Enabling Post-Clock-Tree-Synthesis Multibit Debanking Enabling the Rewiring of Mixed-Drive-Strength Multibit Cells Some logic libraries have mixed-drive-strength multibit cells where some bits have a higher drive strength than others"}
{"instruction": "How do I note?", "response": "Note: The report_abstract_inclusion_reason command does not report reasons for the hierarchical cells or pins on hierarchical cells"}
{"instruction": "How do I - to remove the straps of a specific clock net, use the -clear option?", "response": "- To remove the straps of a specific clock net, use the -clear option"}
{"instruction": "How do I - the string used to identify the filler cells to specify a different string to identify the filler cells, use the -name option?", "response": "- The string used to identify the filler cells To specify a different string to identify the filler cells, use the -name option"}
{"instruction": "How do I 64) you must ensure that the version of the ic validator executable that you specify is compatible with the fusion compiler version that you are using?", "response": "64) You must ensure that the version of the IC Validator executable that you specify is compatible with the Fusion Compiler version that you are using"}
{"instruction": "How do I - specifying the clock tree references - setting skew and latency targets - enabling local skew optimization - specifying the primary corner for clock tree synthesis - preventing specific clocks from being synthesized - preserving preexisting clock trees - enabling clock tree power reduction techniques - enabling wire length aware power-driven relocation - reducing electromigration - handling inaccurate constraints during clock tree synthesis - defining clock cell spacing rules - creating skew groups - defining a name prefix for clock cells - using the global router during initial clock tree synthesis - specifying constraints for clock nets - constructing faster clock tree to specific endpoints - improving latency-driven clock-gate splitting - improving the repeater levels in clock tree - reducing signal integrity effects on clock nets - specifying settings for clock latency adjustments - timing driven sink transition target - reporting the clock tree settings fusion compiler\u2122 user guide v-2023.12-sp3 357 chapter 5?", "response": "- Specifying the Clock Tree References - Setting Skew and Latency Targets - Enabling Local Skew Optimization - Specifying the Primary Corner for Clock Tree Synthesis - Preventing Specific Clocks From Being Synthesized - Preserving Preexisting Clock Trees - Enabling Clock Tree Power Reduction Techniques - Enabling Wire Length Aware Power-Driven Relocation - Reducing Electromigration - Handling Inaccurate Constraints During Clock Tree Synthesis - Defining Clock Cell Spacing Rules - Creating Skew Groups - Defining a Name Prefix for Clock Cells - Using the Global Router During Initial Clock Tree Synthesis - Specifying Constraints for Clock Nets - Constructing Faster Clock Tree to Specific Endpoints - Improving Latency-Driven Clock-Gate Splitting - Improving the Repeater Levels in Clock Tree - Reducing Signal Integrity Effects on Clock Nets - Specifying Settings for Clock Latency Adjustments - Timing Driven Sink Transition Target - Reporting the Clock Tree Settings Fusion Compiler\u2122 User Guide V-2023.12-SP3 357 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback Specifying the Clock Tree References The buffer and inverter cells that can be used to build a clock tree and the reference cells of the preexisting gates of the clock tree are referred to as clock tree references"}
{"instruction": "How do I 2023.12-sp3 220 chapter 3?", "response": "2023.12-SP3 220 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback The following table shows the level of boundary optimization you can specify with the set_boundary_optimization command and the types of boundary optimization that are enabled for each level"}
{"instruction": "How do I - to not legalize the cells after eco placement, use the -no_legalize option?", "response": "- To not legalize the cells after ECO placement, use the -no_legalize option"}
{"instruction": "How do I - window-based current across its neighboring cells?", "response": "- window-based current across its neighboring cells"}
{"instruction": "How do I - -all_pins_driving this option applies the mapping to all pins that drive one of the specified ports?", "response": "- -all_pins_driving This option applies the mapping to all pins that drive one of the specified ports"}
{"instruction": "How do I 2023.12-sp3 933 chapter 12?", "response": "2023.12-SP3 933 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback Examples The following examples show how to display various types of maps in the GUI: Figure 212 shows how to display a rail instance effective voltage drop map and check for hotspots in the instance effective voltage drop map"}
{"instruction": "How do I - self-gating is restricted from adding another clock-gate level if the maximum number of levels is already reached?", "response": "- Self-gating is restricted from adding another clock-gate level if the maximum number of levels is already reached"}
{"instruction": "How do I - signal, clock, or pg nets that have a shielding nondefault rule but no associated shield shapes, which might be caused by inappropriate shape_use attributes?", "response": "- Signal, clock, or PG nets that have a shielding nondefault rule but no associated shield shapes, which might be caused by inappropriate shape_use attributes"}
{"instruction": "How do I 2023.12-sp3 51 chapter 1?", "response": "2023.12-SP3 51 Chapter 1: Working With the Fusion Compiler Tool Adding Changes to a Script With Checkpoints Feedback associations in a portable configuration file, you isolate your golden flow scripts from the changes you want to apply for a particular run"}
{"instruction": "How do I - area is based on physical libraries?", "response": "- Area is based on physical libraries"}
{"instruction": "How do I - the interval between the buffers by using the -repeater_distance option optionally, you can scale the distance between the buffers by \u25e6 specifying a different scaling factor for each layer using the -scaled_by_layer option \u25e6 using the ratio between the default width for the layer and the actual route width as the scaling factor by specifying the -scaled_by_width option the following example adds the buf1 library cell on the nets n2 and n5 at an interval of 150 microns?", "response": "- The interval between the buffers by using the -repeater_distance option Optionally, you can scale the distance between the buffers by \u25e6 Specifying a different scaling factor for each layer using the -scaled_by_layer option \u25e6 Using the ratio between the default width for the layer and the actual route width as the scaling factor by specifying the -scaled_by_width option The following example adds the BUF1 library cell on the nets n2 and n5 at an interval of 150 microns"}
{"instruction": "How do I - only for specific clocks, use the -clocks option - only for specific modes, use the -modes option - only for specific corners, use the -corners option - only for specific scenarios, use the -scenario option - on a per-segment or per-subtree basis, use the -type per_segment or -type per_subtree option \u25e6 a segment is the clock buffer tree from one integrated-clock-gating (icg) cell to the next icg cells or sinks in its fanout for example, in the following figure, the buffer tree from the output of the icg1 cell to the inputs of the icg2, icg3, and ff2 cells is considered a segment?", "response": "- Only for specific clocks, use the -clocks option - Only for specific modes, use the -modes option - Only for specific corners, use the -corners option - Only for specific scenarios, use the -scenario option - On a per-segment or per-subtree basis, use the -type per_segment or -type per_subtree option \u25e6 A segment is the clock buffer tree from one integrated-clock-gating (ICG) cell to the next ICG cells or sinks in its fanout For example, in the following figure, the buffer tree from the output of the ICG1 cell to the inputs of the ICG2, ICG3, and ff2 cells is considered a segment"}
{"instruction": "How do I - defining move bounds specifying locations for unmapped cells you can specify fixed locations for unmapped leaf cells, so the tool does not move these cells during compile?", "response": "- Defining Move Bounds Specifying Locations for Unmapped Cells You can specify fixed locations for unmapped leaf cells, so the tool does not move these cells during compile"}
{"instruction": "How do I 2023.12-sp3 1008 chapter 13?", "response": "2023.12-SP3 1008 Chapter 13: ECO Flow Fixing Multivoltage Violations Feedback To obtain a report of the changes that the tool recommends without making any netlist changes, use the -report_only option"}
{"instruction": "How do I - ensure that primary and secondary voltage areas are honored and cells are added in logical hierarchies that are physically in the corresponding voltage areas, use the -respect_voltage_areas option with the add_buffer_on_route command?", "response": "- Ensure that primary and secondary voltage areas are honored and cells are added in logical hierarchies that are physically in the corresponding voltage areas, use the -respect_voltage_areas option with the add_buffer_on_route command"}
{"instruction": "How do I - to specify the type of straps to create, use the -type option and specify user_route, stripe, or detect?", "response": "- To specify the type of straps to create, use the -type option and specify user_route, stripe, or detect"}
{"instruction": "How do I - the tap cell used in the tap wall (the -lib_cell option) the specified tap cell must be a single-height cell that matches the row height and site width?", "response": "- The tap cell used in the tap wall (the -lib_cell option) The specified tap cell must be a single-height cell that matches the row height and site width"}
{"instruction": "How do I note that if the row length equals two times the corner cell width, the command does insert boundary cells?", "response": "Note that if the row length equals two times the corner cell width, the command does insert boundary cells"}
{"instruction": "How do I - point routing between the drivers, steiners, and receivers?", "response": "- point routing between the drivers, steiners, and receivers"}
{"instruction": "How do I 0.4, as shown in the following example?", "response": "0.4, as shown in the following example: fc_shell> set_app_options -name place.coarse.max_density -value 0.6 fc_shell> set_app_options \\ -name place.coarse.congestion_driven_max_util -value 0.8 If you do not specify a value for the maximum density or maximum utilization, the tool automatically derives a value for the maximum density and maximum utilization based on the stage of the design flow, considering the place.coarse.auto_density_control application option is not set to false"}
{"instruction": "How do I - to specify the clock net for which to create the structure, use the -net option?", "response": "- To specify the clock net for which to create the structure, use the -net option"}
{"instruction": "How do I 160) 76 verifying via ladders to verify that the via ladders in the block match the via ladder constraints and are properly connected to pins, use the verify_via_ladders command?", "response": "160) 76 Verifying Via Ladders To verify that the via ladders in the block match the via ladder constraints and are properly connected to pins, use the verify_via_ladders command"}
{"instruction": "How do I - to read the layout view for specific reference cells, specify the cells by setting the signoff.create_metal_fill.read_layout_views application option?", "response": "- To read the layout view for specific reference cells, specify the cells by setting the signoff.create_metal_fill.read_layout_views application option"}
{"instruction": "How do I - pg_pin_power - voltage_drop_or_rise - effective_voltage_drop to restrict the report to the specified supply nets, use the -supply_nets option?", "response": "- pg_pin_power - voltage_drop_or_rise - effective_voltage_drop To restrict the report to the specified supply nets, use the -supply_nets option"}
{"instruction": "How do I - based routing layer preferences, set the option to off?", "response": "- based routing layer preferences, set the option to off"}
{"instruction": "How do I - bind the lower-level blocks that you want represented by abstracts to the specific abstracts for example, assume you have a design with multiple levels of physical hierarchy as shown in the following figure?", "response": "- Bind the lower-level blocks that you want represented by abstracts to the specific abstracts For example, assume you have a design with multiple levels of physical hierarchy as shown in the following figure"}
{"instruction": "How do I - to specify a preference for fixing antenna violations by using diode insertion rather than layer hopping, set the route.detail.antenna_fixing_preference application option to use_diodes?", "response": "- To specify a preference for fixing antenna violations by using diode insertion rather than layer hopping, set the route.detail.antenna_fixing_preference application option to use_diodes"}
{"instruction": "How do I - logic optimization this optimization improves the timing, area, and power qor and fixes logical drc violations and performs legalization and eco routing?", "response": "- Logic optimization This optimization improves the timing, area, and power QoR and fixes logical DRC violations and performs legalization and ECO routing"}
{"instruction": "How do I - and dynamic-power cost during optimization?", "response": "- and dynamic-power cost during optimization"}
{"instruction": "How do I - add programmable spare cells during the chip finishing stage by using the create_stdcell_fillers, as described in adding programmable spare cells?", "response": "- Add programmable spare cells during the chip finishing stage by using the create_stdcell_fillers, as described in Adding Programmable Spare Cells"}
{"instruction": "How do I - placement + partial 80 rect ( 970460 7500 ) ( 3247660 129940 ) ; ..?", "response": "- PLACEMENT + PARTIAL 80 RECT ( 970460 7500 ) ( 3247660 129940 ) ; .."}
{"instruction": "How do I - analyzes the cells with drc violations to find violations where cells abut by default, the command considers all drc violations?", "response": "- Analyzes the cells with DRC violations to find violations where cells abut By default, the command considers all DRC violations"}
{"instruction": "How do I 2023.12-sp3 473 chapter 6?", "response": "2023.12-SP3 473 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Defining Routing Guides Routing guides provide routing directives for specific areas of a block"}
{"instruction": "How do I 2023.12-sp3 721 chapter 8?", "response": "2023.12-SP3 721 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Table 50 IC Validator Metal Fill Insertion Parameters (Continued) Parameter Default Description mx_exclude_layer_ datatype -1 Creates an exclude layer with the specified data type"}
{"instruction": "How do I 2023.12-sp3 441 chapter 6?", "response": "2023.12-SP3 441 Chapter 6: Routing and Postroute Optimization Prerequisites for Routing Feedback Prerequisites for Routing Before you can run Zroute, you must ensure that the block and physical library meet the following requirements: - Library requirements Zroute gets all of the design rule information from the technology file; therefore, you must ensure that all design rules are defined in the technology file before you start routing"}
{"instruction": "How do I note?", "response": "Note: The remove_clock_trees command does not support clock mesh nets"}
{"instruction": "How do I - ignores nondefault routing rules if the width plus the spacing requirement of the routing rule is more than ten times the default width plus the default spacing?", "response": "- Ignores nondefault routing rules if the width plus the spacing requirement of the routing rule is more than ten times the default width plus the default spacing"}
{"instruction": "How do I - -references?", "response": "- -references: Specifies the policy and strategy for reference subdesigns"}
{"instruction": "How do I 2023.12-sp3 680 chapter 8?", "response": "2023.12-SP3 680 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Figure 144 Set Style Figure 145 Select Style Fusion Compiler\u2122 User Guide V-2023.12-SP3 681 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Highlighting Violations From the Error Browser Onto an ICV Heat Map To highlight violations from the Error Browser: 1"}
{"instruction": "How do I 2023.12-sp3 801 chapter 10?", "response": "2023.12-SP3 801 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Specifying the Orientation of Relative Placement Groups The Fusion Compiler tool supports the following orientations for relative placement groups: - R0 The column position of the relative placement group is from left to right, and the row position is from bottom to top"}
{"instruction": "How do I 2023.12-sp3 670 chapter 8?", "response": "2023.12-SP3 670 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback By default, the tool compares the current block to the version used for the previous signoff_check_drc run"}
{"instruction": "How do I - use the source command from the fc_shell command line?", "response": "- Use the source command from the fc_shell command line"}
{"instruction": "How do I 042) information?", "response": "042) Information: Ending 'create_placement' (FLW-8001) fc_shell> report_early_data_checks -check place.coarse.missing_scan_def Check Policy Strategy Fail Count ------------------------------------------------------------- place.coarse.missing_scan_def error 1 ------------------------------------------------------------- The following example specifies that the tool should be lenient with regards to all data checks related to coarse placement"}
{"instruction": "How do I - for horizontal tap walls, you can specify a gap distance between tap cells by using the -x_spacing option?", "response": "- For horizontal tap walls, you can specify a gap distance between tap cells by using the -x_spacing option"}
{"instruction": "How do I - single-clock local skew to generate a single-clock local skew report, use the -type skew option?", "response": "- Single-clock local skew To generate a single-clock local skew report, use the -type skew option"}
{"instruction": "How do I 2023.12-sp3 307 chapter 4?", "response": "2023.12-SP3 307 Chapter 4: Clock Gating Controlling Clock-Gate Latencies Feedback Figure 56 Clock-Gating Stages and Latency Calculations The following commands set the latency values for Figure 56: set_clock_gate_latency -stage 0 -fanout_latency {{1-inf 1.0}} set_clock_gate_latency -stage 1 -fanout_latency {{1-inf 0.3}} set_clock_gate_latency -stage 2 -fanout_latency {{1-inf 0.2}} set_clock_gate_latency -stage 3 -fanout_latency {{1-inf 0.1}} Figure 57 shows another example of fanout and latency calculations"}
{"instruction": "How do I - for pins on upper layers, use the -taper_under_pin_layers option (or the -driver_taper_under_pin_layers option for driver pins)to specify the number of layers on or below the pin layer available for tapering?", "response": "- For pins on upper layers, use the -taper_under_pin_layers option (or the -driver_taper_under_pin_layers option for driver pins)to specify the number of layers on or below the pin layer available for tapering"}
{"instruction": "How do I - generate a tcl script that contains the settings by using the -output option - report the settings by using the -report_only option - report only the settings that are not set to their required values by using the -diff_only option fusion compiler\u2122 user guide v-2023.12-sp3 211 feedback 3 physical synthesis the fusion compiler tool synthesizes the rtl descriptions into optimized gate-level designs, optimizes them to achieve the best quality of results (qor) in speed, area, and power, and allows early design exploration and prototyping?", "response": "- Generate a Tcl script that contains the settings by using the -output option - Report the settings by using the -report_only option - Report only the settings that are not set to their required values by using the -diff_only option Fusion Compiler\u2122 User Guide V-2023.12-SP3 211 Feedback 3 Physical Synthesis The Fusion Compiler tool synthesizes the RTL descriptions into optimized gate-level designs, optimizes them to achieve the best quality of results (QoR) in speed, area, and power, and allows early design exploration and prototyping"}
{"instruction": "How do I - user-defined insertion delay requirements these exceptions specify special insertion delay requirements for a sink pin (either derived or user-specified)?", "response": "- User-defined insertion delay requirements These exceptions specify special insertion delay requirements for a sink pin (either derived or user-specified)"}
{"instruction": "How do I - compare the delay, power, area, and other characteristics of equivalent cells in different libraries or different versions of the same library, which can help you identify the appropriate libraries to use for design implementation?", "response": "- Compare the delay, power, area, and other characteristics of equivalent cells in different libraries or different versions of the same library, which can help you identify the appropriate libraries to use for design implementation"}
{"instruction": "How do I 0.2 for advancing and 0.1 for delaying clock latencies?", "response": "0.2 for advancing and 0.1 for delaying clock latencies: fc_shell> set_app_options -list {ccd.max_prepone 0.2} fc_shell> set_app_options -list {ccd.max_postpone 0.1} Excluding Boundary Paths By default, the tool performs concurrent clock and data optimization on all paths in a block"}
{"instruction": "How do I - use the refresh_via_ladders command - automatic updates during the route_group, route_auto, and route_eco commands is enabled by default by setting the route.auto_via_ladder.update_during_route application option to true both of these methods perform the following tasks?", "response": "- Use the refresh_via_ladders command - Automatic updates during the route_group, route_auto, and route_eco commands is enabled by default by setting the route.auto_via_ladder.update_during_route application option to true Both of these methods perform the following tasks: - Verifies the existing via ladders based on the current via ladder constraints - Removes invalid via ladders - Inserts via ladders where needed based on the settings of the route.auto_via_ladder application options By default, the tool \u25e6 Updates all pins with via ladder constraints, whether on signal nets or clock nets By default, during the route_group command, the via ladder updates is restricted to only those nets specified in the route_group command by setting the route.auto_via_ladder.update_on_route_group_nets_only application option to true"}
{"instruction": "How do I - extreme_power, which is recommended for further improvement of total power at the expense of runtime?", "response": "- extreme_power, which is recommended for further improvement of total power at the expense of runtime"}
{"instruction": "How do I - off, which disables topology eco; this is the default - low, which peforms one topology eco iteration - medium, which peforms four topology eco iterations - high, which peforms eight topology eco iterations for example, to connect the secondary power pins to the vdd1 net, run the following command?", "response": "- off, which disables topology ECO; this is the default - low, which peforms one topology ECO iteration - medium, which peforms four topology ECO iterations - high, which peforms eight topology ECO iterations For example, to connect the secondary power pins to the VDD1 net, run the following command: fc_shell> route_group -nets VDD1 The following example add new cells, which have secondary power and ground pins, to a block; logically connects the power and ground pins; and then connects the secondary power pins to the VDD2 net"}
{"instruction": "How do I 2.0 specifies how to load the results with the new ansys map style?", "response": "2.0 Specifies how to load the results with the new Ansys map style"}
{"instruction": "How do I * fc_shell> create_placement information?", "response": "* fc_shell> create_placement Information: Policy for early data check 'place.coarse.missing_scan_def' is 'tolerate'"}
{"instruction": "How do I 2023.12-sp3 135 chapter 2?", "response": "2023.12-SP3 135 Chapter 2: Preparing the Design Specifying Clock Gating Constraints Feedback clock-gating settings if you do not specify any clock-gating constraints"}
{"instruction": "How do I - standard power grid augmentation - guided power grid augmentation - removing pg augmentation shapes guided power grid augmentation guided power grid augmentation inserts pg augmentation shapes only near cells with ir violations?", "response": "- Standard Power Grid Augmentation - Guided Power Grid Augmentation - Removing PG Augmentation Shapes Guided Power Grid Augmentation Guided power grid augmentation inserts PG augmentation shapes only near cells with IR violations"}
{"instruction": "How do I - a nondefault routing rule with a spacing requirement of more than two times the default spacing, the spacing requirement is increased by one default spacing the name of this new nondefault rule is the original name with an _ext_spacing postfix?", "response": "- A nondefault routing rule with a spacing requirement of more than two times the default spacing, the spacing requirement is increased by one default spacing The name of this new nondefault rule is the original name with an _ext_spacing postfix"}
{"instruction": "How do I 2023.12-sp3 128 chapter 2?", "response": "2023.12-SP3 128 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback logical and physical view of the buffer"}
{"instruction": "How do I note?", "response": "Note: If you specify both the checks and policies, the configuration supports all the policies described in this section, depending on what the application-specific check supports"}
{"instruction": "How do I 2023.12-sp3 987 chapter 13?", "response": "2023.12-SP3 987 Chapter 13: ECO Flow Adding a Group of Repeaters Feedback The flow to avoid crosstalk during group repeater insertion is as follows: 1"}
{"instruction": "How do I note?", "response": "Note: Before previewing the repeater groups again, you must first remove the annotation objects using either the gui_remove_annotations or gui_remove_all_annotations command"}
{"instruction": "How do I - if the clock root is an input port with an i/o pad cell, you must accurately specify the input transition time of the input port?", "response": "- If the clock root is an input port with an I/O pad cell, you must accurately specify the input transition time of the input port"}
{"instruction": "How do I - it must contain the pins that connect to the nets and supernets associated with the routing corridor?", "response": "- It must contain the pins that connect to the nets and supernets associated with the routing corridor"}
{"instruction": "How do I 2023.12-sp3 313 chapter 4?", "response": "2023.12-SP3 313 Chapter 4: Clock Gating Setting Clock Gating Transformations Feedback Setting Clock Gating Transformations By default, clock gating optimization occurs automatically when you synthesize fhs design"}
{"instruction": "How do I 2023.12-sp3 159 chapter 2?", "response": "2023.12-SP3 159 Chapter 2: Preparing the Design Specifying Placement Settings Feedback 4"}
{"instruction": "How do I 2023.12-sp3 125 chapter 2?", "response": "2023.12-SP3 125 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback In this case, the effective placement area of PD1 is reduced by the effective boundary of PD2, which includes its guard band, as shown in Figure 17"}
{"instruction": "How do I note?", "response": "Note: This feature is supported only for the in-compile DFT flow"}
{"instruction": "How do I 2023.12-sp3 191 chapter 2?", "response": "2023.12-SP3 191 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback Performing Dynamic-Power Optimization To set up for dynamic-power optimization during the preroute optimization stage, perform the following: 1"}
{"instruction": "How do I - to force the router to route all nets in the preferred direction within the routing guide boundary, use the -preferred_direction_only option with the create_routing_guide command?", "response": "- To force the router to route all nets in the preferred direction within the routing guide boundary, use the -preferred_direction_only option with the create_routing_guide command"}
{"instruction": "How do I - timing-driven metal fill insertion fusion compiler\u2122 user guide v-2023.12-sp3 712 chapter 8?", "response": "- Timing-Driven Metal Fill Insertion Fusion Compiler\u2122 User Guide V-2023.12-SP3 712 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Reading Blocks for Signoff Metal Fill Insertion By default, the IC Validator tool reads the design view for the top-level block and the library cell instances, and the pin information from the frame view for the macro cell and I/O pad cell instances"}
{"instruction": "How do I 2023.12-sp3 730 chapter 8?", "response": "2023.12-SP3 730 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback By default, the tool compares the current block to the version used for the previous signoff_create_metal_fill run"}
{"instruction": "How do I - performs checking on all cell types (standard cells, filler cells, macro cells, and i/o pad cells) to exclude certain cell types from design rule checking, set the signoff.check_drc?", "response": "- Performs checking on all cell types (standard cells, filler cells, macro cells, and I/O pad cells) To exclude certain cell types from design rule checking, set the signoff.check_drc"}
{"instruction": "How do I - to ignore physical design constraints or advanced design rules during placement analysis, use the -no_pdc or -no_adv option?", "response": "- To ignore physical design constraints or advanced design rules during placement analysis, use the -no_pdc or -no_adv option"}
{"instruction": "How do I 2023.12-sp3 143 chapter 2?", "response": "2023.12-SP3 143 Chapter 2: Preparing the Design Specifying Physical Constraints for Placement and Legalization Feedback Defining Blockages That Exclude Relative Placement Groups To define partial blockages that exclude relative placement groups, specify the boundary, type (-type rp_group option), blockage percentage (-blocked_percentage option), and optionally the name for the placement blockage"}
{"instruction": "How do I 2023.12-sp3 553 chapter 6?", "response": "2023.12-SP3 553 Chapter 6: Routing and Postroute Optimization Analyzing and Fixing Signal Electromigration Violations Feedback Analyzing and Fixing Signal Electromigration Violations Signal electromigration problems result from an increase in current density caused by the use of smaller line widths and higher operational speeds in IC designs"}
{"instruction": "How do I 2023.12-sp3 695 chapter 8?", "response": "2023.12-SP3 695 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Figure 147 DRC Toolbar Table 46 DRC Toolbar Buttons Button Description Runs design rule checking using Live DRC"}
{"instruction": "How do I 2023.12-sp3 86 chapter 2?", "response": "2023.12-SP3 86 Chapter 2: Preparing the Design Analyzing Libraries Feedback A cell is considered an outlier if its metrics has a very large deviation from the expected values, as shown in the following plot of cell area versus timing for a family of cells with the same function"}
{"instruction": "How do I - define the rule on the command line by creating an empty via rule with the create_via_rule command and then specifying the details by setting its attributes?", "response": "- Define the rule on the command line by creating an empty via rule with the create_via_rule command and then specifying the details by setting its attributes"}
{"instruction": "How do I 1.5 times their original width?", "response": "1.5 times their original width"}
{"instruction": "How do I 2023.12-sp3 738 chapter 8?", "response": "2023.12-SP3 738 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Figure 152 shows a density gradient heat map"}
{"instruction": "How do I 0.07 total hold violation?", "response": "0.07 Total Hold Violation: -0.13 No"}
{"instruction": "How do I - to enable the report to run before one or more checkpoints, specify the checkpoint names with the -before option?", "response": "- To enable the report to run before one or more checkpoints, specify the checkpoint names with the -before option"}
{"instruction": "How do I - auto custom router identifies the routability of the pins in the block, and then completes the pin connections for the pins that can be connected?", "response": "- auto Custom Router identifies the routability of the pins in the block, and then completes the pin connections for the pins that can be connected"}
{"instruction": "How do I - to create a rectilinear routing blockage, use the -boundary option to specify the coordinates of the polygon using the following syntax?", "response": "- To create a rectilinear routing blockage, use the -boundary option to specify the coordinates of the polygon using the following syntax: { {x1 y1} {x2 y2} .."}
{"instruction": "How do I - threshold-voltage rules in the threshold-voltage-based flow, the tool selects the filler cells by using user-defined insertion rules, which are based the threshold-voltage types of the cells that border the gap?", "response": "- Threshold-voltage rules In the threshold-voltage-based flow, the tool selects the filler cells by using user-defined insertion rules, which are based the threshold-voltage types of the cells that border the gap"}
{"instruction": "How do I - use the -file option with the fc_shell command when you start the fusion compiler tool?", "response": "- Use the -file option with the fc_shell command when you start the Fusion Compiler tool"}
{"instruction": "How do I 2023.12-sp3 249 chapter 3?", "response": "2023.12-SP3 249 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Specifying the Expanded Naming Styles When Combining Elements of a Multidimensional Register Array To specify the expanded naming styles for the multibit registers created by combining elements of a multidimensional register array, use the multibit.naming.expanded_name_style application option"}
{"instruction": "How do I - an overview for redhawk fusion and redhawk-sc fusion writing analysis and checking reports when the checking or analysis is complete, run the report_rail_result command to write the analysis or checking results to a text file?", "response": "- An Overview for RedHawk Fusion and RedHawk-SC Fusion Writing Analysis and Checking Reports When the checking or analysis is complete, run the report_rail_result command to write the analysis or checking results to a text file"}
{"instruction": "How do I note?", "response": "Note: When you enable concurrent clock and data optimization, including power or area recovery that uses this technique, the tool does not optimize the clock latency or skew during postroute clock tree optimization; it only fixes the logical DRC violations on the clock network"}
{"instruction": "How do I 2023.12-sp3 475 chapter 6?", "response": "2023.12-SP3 475 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback For example, to force the router to use only the preferred direction on the M4 layer within the rectangle with its lower-left corner at (0, 0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_guide -boundary {{0.0 0.0} {100.0 100.0}} \\ -layers {M4} -preferred_direction_only - To switch the preferred routing direction within the routing guide boundary, use the -switch_preferred_direction option with the create_routing_guide command"}
{"instruction": "How do I - bottom_left the anchor point of the relative placement group is set to its bottom-left corner?", "response": "- bottom_left The anchor point of the relative placement group is set to its bottom-left corner"}
{"instruction": "How do I 2023.12-sp3 371 chapter 5?", "response": "2023.12-SP3 371 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback Synthesizing, Optimizing, and Routing Clock Trees With the clock_opt Command To synthesize the clock trees, route the clock nets, and further optimize the design by using a single command, use the clock_opt command"}
{"instruction": "How do I 2023.12-sp3 644 chapter 7?", "response": "2023.12-SP3 644 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback - The orientation modification \u25e6 To change the orientation for the leftmost filler cells, use the -left_end option"}
{"instruction": "How do I 2023.12-sp3 596 chapter 7?", "response": "2023.12-SP3 596 Chapter 7: Chip Finishing and Design for Manufacturing Performing Boundary Cell Insertion Feedback - Insertion of boundary cells on short rows Use the -min_row_width option with the set_boundary_cell_rules command to prevent insertion of boundary cells on short rows"}
{"instruction": "How do I - and y-coordinates?", "response": "- and y-coordinates"}
{"instruction": "How do I - the origin of the placement area by using the -column and -row options - the height and width of the placement area by using the -height and -width options - the number of columns and rows the cells occupy by using the -num_columns and -num_rows options for example, to add a leaf cell that occupies two columns and two rows to a placement area with a height of 4 and a width of 5 and is at position (0,0), use fc_shell> add_to_rp_group rp2 -cells u41 -free_placement \\ -column 0 -row 0 -height 4 -width 5 -num_columns 2 -num_rows 2 specifying options for relative placement groups to specify properties of relative placement groups, use the set_rp_group_options command as described in table 57?", "response": "- The origin of the placement area by using the -column and -row options - The height and width of the placement area by using the -height and -width options - The number of columns and rows the cells occupy by using the -num_columns and -num_rows options For example, to add a leaf cell that occupies two columns and two rows to a placement area with a height of 4 and a width of 5 and is at position (0,0), use fc_shell> add_to_rp_group rp2 -cells U41 -free_placement \\ -column 0 -row 0 -height 4 -width 5 -num_columns 2 -num_rows 2 Specifying Options for Relative Placement Groups To specify properties of relative placement groups, use the set_rp_group_options command as described in Table 57"}
{"instruction": "How do I - to show the via mappings for specific replacement vias, use the -to option?", "response": "- To show the via mappings for specific replacement vias, use the -to option"}
{"instruction": "How do I 2023.12-sp3 571 chapter 6?", "response": "2023.12-SP3 571 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback \u25e6 Maximum layer \u25e6 Voltage area violations Note: These violations are also reported after each detail route iteration"}
{"instruction": "How do I - stretch connected tool to activate the stretch connected tool, click the button or choose edit > stretch connected?", "response": "- Stretch Connected tool To activate the Stretch Connected tool, click the button or choose Edit > Stretch Connected"}
{"instruction": "How do I - blocked standard cell ports a standard cell port is considered blocked if none of its physical pins is accessible?", "response": "- Blocked standard cell ports A standard cell port is considered blocked if none of its physical pins is accessible"}
{"instruction": "How do I - to specify a displacement threshold for legalization, use the -displacement_threshold option?", "response": "- To specify a displacement threshold for legalization, use the -displacement_threshold option"}
{"instruction": "How do I - to honor certain rules when removing the metal fill, use the -remove_by_rule option?", "response": "- To honor certain rules when removing the metal fill, use the -remove_by_rule option"}
{"instruction": "How do I - place.legalize.enable_multi_cell_access_check?", "response": "- place.legalize.enable_multi_cell_access_check: considers impact on a cell's pin access due to presence of abutting neighbor cells and any prerouted net PG net shapes in the vicinity"}
{"instruction": "How do I - for the effective_voltage_drop type, \u25e6 when reporting the static analysis results, the format is cell_instance_pg_pin_name mapped_pg_pin_name supply_net_name effective_voltage_drop \u25e6 when reporting the dynamic analysis results, the format is cell_instance_pg_pin_name mapped_pg_pin_name supply_net_name average_effective_voltage_drop_in_tw max_effective_voltage_drop_in_tw min_effective_voltage_drop_in_tw max_effective_voltage_drop - for the instance_minimum_path_resistance type, the result is sorted by the total_r value in the following format?", "response": "- For the effective_voltage_drop type, \u25e6 When reporting the static analysis results, the format is cell_instance_pg_pin_name mapped_pg_pin_name supply_net_name effective_voltage_drop \u25e6 When reporting the dynamic analysis results, the format is cell_instance_pg_pin_name mapped_pg_pin_name supply_net_name average_effective_voltage_drop_in_tw max_effective_voltage_drop_in_tw min_effective_voltage_drop_in_tw max_effective_voltage_drop - For the instance_minimum_path_resistance type, the result is sorted by the Total_R value in the following format: Supply_net Total_R(ohm) R_to_power(ohm) R_to_ground(ohm) Location Pin_name Instance_name - For the minimum_path_resistance type, the format is full_path_cell_instance_name/pg_pin_name resistance - For the missing_vias type, the format is net_name via_location_x_y top_metal_layer bottom_via_layer delta_voltage - For the pg_pin_power type, the format is full_path_cell_instance_name pg_pin_name power - For the voltage_drop_or_rise type, the format is full_path_cell_instance_name/pg_pin_name voltage - For the unconnected_instances error type, the format depends on the error condition"}
{"instruction": "How do I 0.1?", "response": "0.1"}
{"instruction": "How do I 2023.12-sp3 483 chapter 6?", "response": "2023.12-SP3 483 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Figure 101 Continuous Metal Shape Perimeter Constraint Objects W W W S S S S S S Inserting Metal Stubs Parallel to Preferred-Direction Edges To insert metal stubs along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects metal_preferred and -stub options"}
{"instruction": "How do I - annotates the floorplan information onto the current block to annotate the information onto a different block, use the -design option to specify the block name?", "response": "- Annotates the floorplan information onto the current block To annotate the information onto a different block, use the -design option to specify the block name"}
{"instruction": "How do I - io custom router completes the pin connections for all pins in the block, except for i/o cell pins?", "response": "- io Custom Router completes the pin connections for all pins in the block, except for I/O cell pins"}
{"instruction": "How do I - how the antenna area is calculated (the antenna area mode) - which metal segments are considered for the calculation (the antenna recognition mode) to specify these modes, use the -mode option with the define_antenna_rule and define_antenna_layer_rule commands, as described in setting the antenna mode?", "response": "- How the antenna area is calculated (the antenna area mode) - Which metal segments are considered for the calculation (the antenna recognition mode) To specify these modes, use the -mode option with the define_antenna_rule and define_antenna_layer_rule commands, as described in Setting the Antenna Mode"}
{"instruction": "How do I - timing, use the timing setting - leakage power and timing, use the leakage_power setting - total power and timing, use the total_power setting?", "response": "- Timing, use the timing setting - Leakage power and timing, use the leakage_power setting - Total power and timing, use the total_power setting"}
{"instruction": "How do I - design planning - multivoltage design implementation - optimization - placement - legalization - hierarchical implementation of designs with physical hierarchy the following table shows the early data check manager commands available for controlling how the tool handles the data checks and for generating related information?", "response": "- Design planning - Multivoltage design implementation - Optimization - Placement - Legalization - Hierarchical implementation of designs with physical hierarchy The following table shows the Early Data Check Manager commands available for controlling how the tool handles the data checks and for generating related information"}
{"instruction": "How do I - to specify the minimum and maximum routing layers, use the -min_routing_layer and -max_routing_layer options?", "response": "- To specify the minimum and maximum routing layers, use the -min_routing_layer and -max_routing_layer options"}
{"instruction": "How do I 1) * (v2 + v3)?", "response": "1) * (v2 + v3)"}
{"instruction": "How do I 2023.12-sp3 531 chapter 6?", "response": "2023.12-SP3 531 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback The main task of track assignment is to assign routing tracks for each global route"}
{"instruction": "How do I - a via ladder is connected to a pin that does not have a via ladder constraint - a via ladder is connected to a pin with a via ladder constraint, but none of the templates correctly describe the current via ladder structure - a pin has a via ladder constraint, but does not have a via ladder connected to it fusion compiler\u2122 user guide v-2023.12-sp3 460 chapter 6?", "response": "- A via ladder is connected to a pin that does not have a via ladder constraint - A via ladder is connected to a pin with a via ladder constraint, but none of the templates correctly describe the current via ladder structure - A pin has a via ladder constraint, but does not have a via ladder connected to it Fusion Compiler\u2122 User Guide V-2023.12-SP3 460 Chapter 6: Routing and Postroute Optimization Inserting Via Ladders Feedback A via ladder is properly connected to a pin if all the via enclosures at the base of the via ladder touch the same pin and that pin is logically connected to the same net as the via ladder"}
{"instruction": "How do I 2023.12-sp3 662 chapter 8?", "response": "2023.12-SP3 662 Chapter 8: IC Validator In-Design Preparing to Run IC Validator In-Design Commands Feedback Running IC Validator Using a Job Scheduler To enable IC Validator multicore processing using a job scheduler, use the set_host_options command to specify the following information: - The submit protocol \u25e6 To use LSF, use the -submit_protocol lsf option"}
{"instruction": "How do I note?", "response": "Note: If the DEF file does not contain port-location information, the tool inherits the port locations from the locations of the pad cells, as described in"}
{"instruction": "How do I - specifies the name of the library cell?", "response": "- specifies the name of the library cell"}
{"instruction": "How do I guidelines?", "response": "guidelines: - To reduce runtime and memory usage, run the update_timing command before running the commands in parallel; otherwise, each command that requires updated timing runs the update_timing command independently"}
{"instruction": "How do I 2023.12-sp3 206 chapter 2?", "response": "2023.12-SP3 206 Chapter 2: Preparing the Design Handling Design Data Using the Early Data Check Manager Feedback See Also - Preparing Routing Layers Handling Design Data Using the Early Data Check Manager During the early iterations of a design cycles, the design data might be incomplete or incorrect"}
{"instruction": "How do I - recomputes the power for the interface logic in the abstract, in context, based on the switching activity and loading seen at the top level - uses the stored power in the abstract for the logic that was removed when the abstract was created to report the power information in an abstract instantiated at the top level, use the report_power -blocks command?", "response": "- Recomputes the power for the interface logic in the abstract, in context, based on the switching activity and loading seen at the top level - Uses the stored power in the abstract for the logic that was removed when the abstract was created To report the power information in an abstract instantiated at the top level, use the report_power -blocks command"}
{"instruction": "How do I - relieves congestion by reusing dangling wires instead of rerouting detail routed wires to disable the reuse of dangling wires, set the -utilize_dangling_wires option to false?", "response": "- Relieves congestion by reusing dangling wires instead of rerouting detail routed wires To disable the reuse of dangling wires, set the -utilize_dangling_wires option to false"}
{"instruction": "How do I - -min_routing_layer this option removes the minimum routing layer setting?", "response": "- -min_routing_layer This option removes the minimum routing layer setting"}
{"instruction": "How do I note that zroute analyzes the antenna rules and reports the antenna violations on these nets, but does not fix the violations?", "response": "Note that Zroute analyzes the antenna rules and reports the antenna violations on these nets, but does not fix the violations"}
{"instruction": "How do I - to specify a skew target, use the -target_skew option with the set_clock_tree_options command?", "response": "- To specify a skew target, use the -target_skew option with the set_clock_tree_options command"}
{"instruction": "How do I - the error data file by default, the error data generated by the signoff_check_drc command is saved in a file named signoff_check_drc.err, which is stored in the design library?", "response": "- The error data file By default, the error data generated by the signoff_check_drc command is saved in a file named signoff_check_drc.err, which is stored in the design library"}
{"instruction": "How do I 2023.12-sp3 319 chapter 4?", "response": "2023.12-SP3 319 Chapter 4: Clock Gating Fanin-Based Sequential Clock Gating Feedback - Registers in the transitive fanin are controlled by a different base clock or triggered by the opposite clock edge"}
{"instruction": "How do I 2023.12-sp3 534 chapter 6?", "response": "2023.12-SP3 534 Chapter 6: Routing and Postroute Optimization Routing Signal Nets Feedback If shorted nets remain after using river routing, enable the fixing of shorted nets over macro cells by automatically ripping up and rerouting the shorted nets by setting the route.detail.repair_shorts_over_macros_effort_level application option to low, medium, or high and running incremental detail routing"}
{"instruction": "How do I - specifying the global layer constraints - specifying net-specific layer constraints - specifying clock-tree layer constraints - enabling level-based clock nondefault routing rule - setting the preferred routing direction for layers specifying the global layer constraints to specify the global layer constraints, use the set_ignored_layers command?", "response": "- Specifying the Global Layer Constraints - Specifying Net-Specific Layer Constraints - Specifying Clock-Tree Layer Constraints - Enabling Level-Based Clock Nondefault Routing Rule - Setting the Preferred Routing Direction for Layers Specifying the Global Layer Constraints To specify the global layer constraints, use the set_ignored_layers command"}
{"instruction": "How do I 2023.12-sp3 81 chapter 2?", "response": "2023.12-SP3 81 Chapter 2: Preparing the Design Using Pin Access Checker Utility Feedback The benefits of PAC utility are listed as follows: - Produces a place and route database with various permutations of abutted cell placement"}
{"instruction": "How do I 2023.12-sp3 578 chapter 6?", "response": "2023.12-SP3 578 Chapter 6: Routing and Postroute Optimization Inserting and Removing Cut Metal Shapes Feedback Use options to the derive_mask_constraint command to control how the mask colors are derived"}
{"instruction": "How do I - calculates a reference latency for each primary ideal clock, which is the sum of the ideal source and network latency specified on the clock with the set_clock_latency command?", "response": "- Calculates a reference latency for each primary ideal clock, which is the sum of the ideal source and network latency specified on the clock with the set_clock_latency command"}
{"instruction": "How do I note?", "response": "Note: Reserving space during routing increases the routing runtime"}
{"instruction": "How do I - to define a soft group bound, use the following syntax?", "response": "- To define a soft group bound, use the following syntax: create_bound -name name [-type soft] [-effort effort_level] \\ [-dimensions {width height} bound_objects] The default effort is ultra; you can also specify low, medium, or high"}
{"instruction": "How do I - driven concurrent clock and data optimization, and ir-driven optimization.\u200b here is a script example?", "response": "- driven concurrent clock and data optimization, and IR-driven optimization.\u200b Here is a script example: open_lib open_block set_app_option -name rail.technology -value 7 set_app_options -name rail.tech_file -value ./Apache.tech set_app_options -name rail.lib_files -value {\\ A.lib \\ B.lib } set_app_options -name rail.switch_model_files -value {./switch_cells.txt } source ./test_taps.tcl current_scenario func_max set_app_options -name rail.scenario_name -value func_typ analyze_rail -voltage_drop Creating and Specifying Rail Scenarios for Rail Analysis You can create multiple rail scenarios and associate them with a design scenario in the current design"}
{"instruction": "How do I 2023.12-sp3 75 chapter 2?", "response": "2023.12-SP3 75 Chapter 2: Preparing the Design Setting Up Libraries Feedback For example, fc_shell> create_lib lib_A -ref_libs \\ {../libs/SCLL.ndm ../libs/SCHH.ndm ../BLOCKS/MACROS} {lib_A} fc_shell> report_ref_libs.."}
{"instruction": "How do I 2023.12-sp3 950 chapter 13?", "response": "2023.12-SP3 950 Chapter 13: ECO Flow Signoff ECO Flow Feedback If you make changes to your design in the PrimeTime tool, you can generate an ECO change list file and incorporate those changes into the design by using the Fusion Compiler ECO capabilities, as shown in Figure 217"}
{"instruction": "How do I - generating the test model during block-level synthesis # read block rtl and constraints # specify dft configuration set_dft_signal ..?", "response": "- Generating the test model during block-level synthesis # Read block RTL and constraints # Specify DFT configuration set_dft_signal .."}
{"instruction": "How do I - the offset from the insertion region boundary use the -x_offset option to shift the pattern startpoint to the right by the specified distance in microns?", "response": "- The offset from the insertion region boundary Use the -x_offset option to shift the pattern startpoint to the right by the specified distance in microns"}
{"instruction": "How do I - generating a congestion report - generating a congestion map - performing design rule checking using zroute - performing signoff design rule checking - performing design rule checking in an external tool - performing layout-versus-schematic checking - reporting the routing results - reporting the wire length - using the drc query commands generating a congestion report to generate a congestion report, run the report_congestion command?", "response": "- Generating a Congestion Report - Generating a Congestion Map - Performing Design Rule Checking Using Zroute - Performing Signoff Design Rule Checking - Performing Design Rule Checking in an External Tool - Performing Layout-Versus-Schematic Checking - Reporting the Routing Results - Reporting the Wire Length - Using the DRC Query Commands Generating a Congestion Report To generate a congestion report, run the report_congestion command"}
{"instruction": "How do I - x-direction, set the -x_spacing option to a nonzero value this value is usually dependent on the library cell\u2019s drive strength and clock frequency?", "response": "- X-direction, set the -x_spacing option to a nonzero value This value is usually dependent on the library cell\u2019s drive strength and clock frequency"}
{"instruction": "How do I - the addition of extra tap cells you can use one or both of the following methods to prevent the insertion of extra tap cells?", "response": "- The addition of extra tap cells You can use one or both of the following methods to prevent the insertion of extra tap cells: \u25e6 Use the -row_end_tap_bypass option to specify that the boundary cells contain taps, so additional tap cells are not inserted at the boundary"}
{"instruction": "How do I 2023.12-sp3 891 chapter 12?", "response": "2023.12-SP3 891 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback Table 68 Commonly Used Options for the set_missing_via_check_options Command (Continued) Option Description -exclude_stack_via Excludes stacked vias from the missing via check"}
{"instruction": "How do I 2023.12-sp3 646 chapter 7?", "response": "2023.12-SP3 646 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback Illegal Abutment Rule The illegal abutment rule restricts the filler cells that can abut certain other filler cells"}
{"instruction": "How do I note that you can specify one or more shapes when using the create_bound command, but only a single shape in each create_bound_shape command?", "response": "Note that you can specify one or more shapes when using the create_bound command, but only a single shape in each create_bound_shape command"}
{"instruction": "How do I - ensure the necessary design rules are correctly defined in the technology file, such as layer and via definitions?", "response": "- Ensure the necessary design rules are correctly defined in the technology file, such as layer and via definitions"}
{"instruction": "How do I - compile.auto_floorplan.keep_placement_blockages (default?", "response": "- compile.auto_floorplan.keep_placement_blockages (default: auto) \u25e6 auto: Removes existing placement blockages if either of the following two application options is set to all"}
{"instruction": "How do I * -filter \"design_type==filler\" to sort the filler cells by decreasing size, use the sort_collection command, as shown in the following example?", "response": "* -filter \"design_type==filler\" To sort the filler cells by decreasing size, use the sort_collection command, as shown in the following example: fc_shell> set FILLER_CELLS \\ [get_object_name [sort_collection -descending \\ [get_lib_cells ref_lib/* -filter \"design_type==filler\"] area]] For more information, see Controlling Standard Filler Cell Insertion"}
{"instruction": "How do I 154) 1 fc_shell> get_voltage_area_shapes -of_objects pd1 {voltage_area_shape_3} figure 14 merging voltage area shapes to report the stacking order of the voltage area shapes, use the report_voltage_areas -verbose command?", "response": "154) 1 fc_shell> get_voltage_area_shapes -of_objects PD1 {VOLTAGE_AREA_SHAPE_3} Figure 14 Merging Voltage Area Shapes To report the stacking order of the voltage area shapes, use the report_voltage_areas -verbose command"}
{"instruction": "How do I - the entire block, use the compile.seqmap.enable_output_inversion application option?", "response": "- The entire block, use the compile.seqmap.enable_output_inversion application option"}
{"instruction": "How do I 2023.12-sp3 360 chapter 5?", "response": "2023.12-SP3 360 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback specify with the set_clock_tree_options -target_skew command"}
{"instruction": "How do I - to enable crosstalk-driven mode, set the route.track.crosstalk_driven and time.si_enable_analysis application options to true?", "response": "- To enable crosstalk-driven mode, set the route.track.crosstalk_driven and time.si_enable_analysis application options to true"}
{"instruction": "How do I - sequential cell?", "response": "- Sequential cell: latch - Control point: before - Control signal: scan_enable - Observation point: none If the library does not contain cells with these configurations for the corresponding operating conditions, the tool does not insert self-gating cells"}
{"instruction": "How do I - -new_net_names?", "response": "- -new_net_names: Specifies the names of the new nets to add"}
{"instruction": "How do I - -exclude object_list prevents the tool from self-gating the listed objects, even if they pass the internal checks?", "response": "- -exclude object_list Prevents the tool from self-gating the listed objects, even if they pass the internal checks"}
{"instruction": "How do I 0.5 and 1.0?", "response": "0.5 and 1.0"}
{"instruction": "How do I - all path groups are considered for useful skew computation?", "response": "- All path groups are considered for useful skew computation"}
{"instruction": "How do I - improves the overall latency implementation after smscts in the clock_opt command?", "response": "- Improves the overall latency implementation after SMSCTS in the clock_opt command"}
{"instruction": "How do I 2023.12-sp3 240 chapter 3?", "response": "2023.12-SP3 240 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Type of register Data Preset Reset Preset, reset, and constant data 0; preset always inactive 0 0 X 2-input XOR gate where one input is 0 X Retention register where D and Q pins are directly connected 1 or 0 To disable constant register removal for the entire block you are synthesizing, set the compile.seqmap.remove_constant_registers application option to false, changing it from its default of true"}
{"instruction": "How do I note?", "response": "Note: These keepout margins are in addition to any existing keepout margins on the cells; the command does not modify the existing keepout margins"}
{"instruction": "How do I 2023.12-sp3 253 chapter 3?", "response": "2023.12-SP3 253 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Note: By default, the tool debanks the multibit combinational cells"}
{"instruction": "How do I 2023.12-sp3 958 chapter 13?", "response": "2023.12-SP3 958 Chapter 13: ECO Flow Automatically Adding Spare Cells Feedback By default, the add_spare_cells command distributes the spare cells evenly throughout the entire design"}
{"instruction": "How do I note?", "response": "Note: Category blockages are honored during placement, but not during legalization, optimization, or clock tree synthesis"}
{"instruction": "How do I - to read the gdsii or oasis data for specific reference cells, specify the stream files by setting the signoff.physical.merge_stream_files application option?", "response": "- To read the GDSII or OASIS data for specific reference cells, specify the stream files by setting the signoff.physical.merge_stream_files application option"}
{"instruction": "How do I note?", "response": "Note: Missing via and unconnected pin checking is supported in both RedHawk Fusion and RedHawk-SC Fusion analysis flows"}
{"instruction": "How do I - to use the channels areas between macro cells for eco placement, use the -channel_aware option?", "response": "- To use the channels areas between macro cells for ECO placement, use the -channel_aware option"}
{"instruction": "How do I 2023.12-sp3 134 chapter 2?", "response": "2023.12-SP3 134 Chapter 2: Preparing the Design Specifying Clock Gating Constraints Feedback Table 7 Design Rule Commands (Continued) To do this Use this command Remove a user-specified maximum capacitance constraint remove_max_capacitance Remove a user-specified maximum transition constraint remove_max_transition Report minimum capacitance constraint violations report_constraints -min_capacitance Report maximum capacitance constraint violations report_constraints -max_capacitance Report maximum transition constraint violations report_constraints -max_transition Specify the connection requirements for the network that is connected to the specified ports or library cell pins For ports: set_connection_class For pins: set_attribute \\ -name connection_class Note: The maximum fanout design rule constraint is not honored by the Fusion Compiler tool"}
{"instruction": "How do I - specified values?", "response": "- specified values"}
{"instruction": "How do I - removing the filter by clicking the x symbol before the filter name - changing the filter value - enable and disable the filter by clicking anywhere on the filter but the x symbol or value field you can also apply custom filters to the detailed data?", "response": "- Removing the filter by clicking the X symbol before the filter name - Changing the filter value - Enable and disable the filter by clicking anywhere on the filter but the X symbol or value field You can also apply custom filters to the detailed data"}
{"instruction": "How do I note?", "response": "Note: The block-level power intent specification is required only for hierarchical synthesis using ETMs"}
{"instruction": "How do I 2023.12-sp3 506 chapter 6?", "response": "2023.12-SP3 506 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback By default, the set_clock_routing_rules command assigns the specified clock routing rule to all clock trees in the block"}
{"instruction": "How do I 2023.12-sp3 482 chapter 6?", "response": "2023.12-SP3 482 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Inserting Continuous Metal Shapes Parallel to Preferred-Direction Edges To insert continuous rectangular metal shapes along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects metal_preferred option"}
{"instruction": "How do I - the power and ground nets are prerouted?", "response": "- The power and ground nets are prerouted"}
{"instruction": "How do I - removing metal fill timing-driven metal fill insertion timing-driven metal fill insertion inserts metal and via fill in the specified regions of the block, except around timing-critical nets?", "response": "- Removing Metal Fill Timing-Driven Metal Fill Insertion Timing-driven metal fill insertion inserts metal and via fill in the specified regions of the block, except around timing-critical nets"}
{"instruction": "How do I - determine which design technique to use for fixing voltage violations based on the report, such as choosing a candidate reference cell for cell sizing replacement, moving or relocating cells to reduce voltage drops, or applying pg augmentation to solve a voltage drop issue?", "response": "- Determine which design technique to use for fixing voltage violations based on the report, such as choosing a candidate reference cell for cell sizing replacement, moving or relocating cells to reduce voltage drops, or applying PG augmentation to solve a voltage drop issue"}
{"instruction": "How do I 2023.12-sp3 603 chapter 7?", "response": "2023.12-SP3 603 Chapter 7: Chip Finishing and Design for Manufacturing Finding and Fixing Antenna Violations Feedback Table 36 shows the format of the diode ratio vector for the various diode modes"}
{"instruction": "How do I - bottom_right the anchor point of the relative placement group is set to its bottom-right corner?", "response": "- bottom_right The anchor point of the relative placement group is set to its bottom-right corner"}
{"instruction": "How do I 32290.86 2020-03-23_14?", "response": "32290.86 2020-03-23_14:34:17 .."}
{"instruction": "How do I - clock-gate levels and stages the tool uses the following definitions for clock-gate levels and stages in clock-gating commands and options?", "response": "- Clock-Gate Levels and Stages The tool uses the following definitions for clock-gate levels and stages in clock-gating commands and options: - The clock-gate level is related to the fanin of a clock gate"}
{"instruction": "How do I - mid signifies intermediate level design, which instantiates bot?", "response": "- MID signifies intermediate level design, which instantiates BOT"}
{"instruction": "How do I - loop matching application options?", "response": "- loop matching application options"}
{"instruction": "How do I 4) that contains three included groups (rp1, rp2, and rp3)?", "response": "4) that contains three included groups (rp1, rp2, and rp3)"}
{"instruction": "How do I - spread wire tool to activate the spread wires tool, click the button on the edit toolbar or choose edit > spread wires?", "response": "- Spread Wire tool To activate the Spread Wires tool, click the button on the Edit toolbar or choose Edit > Spread Wires"}
{"instruction": "How do I note?", "response": "Note: The excerpt of the block-level rail results is saved in memory and is deleted when you exit the current session"}
{"instruction": "How do I - uses the minimum layer spacing plus one half the layer pitch as the minimum jog length to modify the minimum jog spacing, use the -min_jog_spacing_by_layer_name option?", "response": "- Uses the minimum layer spacing plus one half the layer pitch as the minimum jog length To modify the minimum jog spacing, use the -min_jog_spacing_by_layer_name option"}
{"instruction": "How do I * variables> \\ # to use starrc for parasitic extraction set_app_options -name extract.starrc_mode -value true set_starrc_options -config <starrc_config_file> # create the etm and generate the etm cell library extract_model by default, the fusion compiler tool writes out the generated etm library into - [pwd]/etm_lib_work_dir/block_name/label_name/ for labelled blocks - [pwd]/etm_lib_work_dir/block_name/ for non-labelled blocks creating etms in the primetime tool you can create an etm for design by using the extract_model command in the primetime tool?", "response": "* variables> \\ # To use StarRC for Parasitic extraction set_app_options -name extract.starrc_mode -value true set_starrc_options -config <starrc_config_file> # Create the ETM and generate the ETM cell library extract_model By default, the Fusion Compiler tool writes out the generated ETM library into - [pwd]/ETM_Lib_work_dir/block_name/label_name/ for labelled blocks - [pwd]/ETM_Lib_work_dir/block_name/ for non-labelled blocks Creating ETMs in the PrimeTime Tool You can create an ETM for design by using the extract_model command in the PrimeTime tool"}
{"instruction": "How do I 0.0 and 20.0?", "response": "0.0 and 20.0"}
{"instruction": "How do I note?", "response": "Note: When you use the -last_distance option, the value of the eco.add_buffer_on_route.min_distance_buffer_to_load application option is ignored"}
{"instruction": "How do I - scan synthesis flow - minimizing glitches on asynchronous set and reset lines of scan registers fusion compiler\u2122 user guide v-2023.12-sp3 258 chapter 3?", "response": "- Scan Synthesis Flow - Minimizing Glitches on Asynchronous Set and Reset Lines of Scan Registers Fusion Compiler\u2122 User Guide V-2023.12-SP3 258 Chapter 3: Physical Synthesis Performing Test Insertion and Scan Synthesis Feedback Benefits of two-stage test insertion include - Better timing, area, power, and congestion QoR for logic and DFT synthesis at the same time - Better integration of power intent and DFT logic - Improved congestion optimization that considers the placement for compressor and decompressor (codec) test logic - Eliminating the incremental compile step to synthesize and place the DFT logic Scan Synthesis Flow Specifying synthesis constraints specific to DFT insertion for certain registers must be mapped to non-scan versions and the core wrapper reuse threshold"}
{"instruction": "How do I - electrical model, which is an effective resistance- and capacitance-based model?", "response": "- Electrical model, which is an effective resistance- and capacitance-based model"}
{"instruction": "How do I - specific blocks by using the -blocks option - all blocks starting from a specific level of the physical hierarchy by using the -from_level option - all blocks up to a specific level of the physical hierarchy by using the -to_level option for top-level implementation flows with read-only abstracts, after you link the design, explicitly set the lower-level blocks as read-only by using the following command?", "response": "- Specific blocks by using the -blocks option - All blocks starting from a specific level of the physical hierarchy by using the -from_level option - All blocks up to a specific level of the physical hierarchy by using the -to_level option For top-level implementation flows with read-only abstracts, after you link the design, explicitly set the lower-level blocks as read-only by using the following command: fc_shell> set_editability -blocks [get_blocks -hierarchical] \\ -value false By default, if you change a library or block name with one of the following commands, the tool does not propagate the editability settings from the old reference to the new reference: - change_abstract -lib - link_block -rebind -force - set_reference To retain the editability settings, set the design.preserve_reference_editability application option to true before you change a library or block name"}
{"instruction": "How do I * you can also add the command like this, which enables the report to run before the remove_buffers checkpoint and any checkpoints beginning with the phrase place_opt?", "response": "* You can also add the command like this, which enables the report to run before the remove_buffers checkpoint and any checkpoints beginning with the phrase place_opt: associate_checkpoint_report -enable app_options -before remove_buffers place_opt* The following is a portion of your checkpointed script showing what happens when the script runs"}
{"instruction": "How do I - to insert routing blockages along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects route_blockage_preferred option?", "response": "- To insert routing blockages along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects route_blockage_preferred option"}
{"instruction": "How do I note?", "response": "Note: Synchronous reset and preset signals are not inferred for level-sensitive latches"}
{"instruction": "How do I 2023.12-sp3 957 chapter 13?", "response": "2023.12-SP3 957 Chapter 13: ECO Flow Automatically Adding Spare Cells Feedback Automatically Adding Spare Cells After placement and optimization, you can add spare cells and legalize them by using the following steps: 1"}
{"instruction": "How do I - generates via ladder rules for all layers up to the m5 layer to specify a different maximum layer, use the -max_layer attribute?", "response": "- Generates via ladder rules for all layers up to the M5 layer To specify a different maximum layer, use the -max_layer attribute"}
{"instruction": "How do I - adds buffers at the lowest common level of hierarchy of the pins being driven by the buffers?", "response": "- Adds buffers at the lowest common level of hierarchy of the pins being driven by the buffers"}
{"instruction": "How do I 0.3 0.2 0.4} set_attribute $viarule for_electro_migration true example 18 association script file foreach_in_collection pin [get_lib_pins -quiet */bcelld5a11*/z] { set_attribute -quiet $pin is_em_via_ladder_required true set_via_ladder_candidate $pin -ladder_name \"template_1_3231\" } see also - defining via ladder rules - specifying automatic via ladder insertion settings for preroute optimization generating via ladder rules for performance via ladders instead of explicitly defining via ladder rules for performance via ladders, you can use the setup_performance_via_ladder command to generate the via ladder rules and associations?", "response": "0.3 0.2 0.4} set_attribute $viaRule for_electro_migration true Example 18 Association Script File foreach_in_collection pin [get_lib_pins -quiet */BCELLD5A11*/Z] { set_attribute -quiet $pin is_em_via_ladder_required true set_via_ladder_candidate $pin -ladder_name \"template_1_3231\" } See Also - Defining Via Ladder Rules - Specifying Automatic Via Ladder Insertion Settings for Preroute Optimization Generating Via Ladder Rules for Performance Via Ladders Instead of explicitly defining via ladder rules for performance via ladders, you can use the setup_performance_via_ladder command to generate the via ladder rules and associations"}
{"instruction": "How do I - the region in which to insert the filler cells \u25e6 use the -bboxes option to restrict filler cell insertion to the specified bounding boxes?", "response": "- The region in which to insert the filler cells \u25e6 Use the -bboxes option to restrict filler cell insertion to the specified bounding boxes"}
{"instruction": "How do I 3.0 microns specifies the maximum distance within which a neighboring via must exist?", "response": "3.0 microns Specifies the maximum distance within which a neighboring via must exist"}
{"instruction": "How do I - to enable the report to run after one or more checkpoints, specify the checkpoint names with the -after option?", "response": "- To enable the report to run after one or more checkpoints, specify the checkpoint names with the -after option"}
{"instruction": "How do I - remove rectangles from the routing corridor?", "response": "- Remove rectangles from the routing corridor"}
{"instruction": "How do I 2023.12-sp3 199 chapter 2?", "response": "2023.12-SP3 199 Chapter 2: Preparing the Design Specifying the Routing Resources Feedback - To change the constraints to hard constraints, set the route.common.global_min_layer_mode and route.common.global_max_layer_mode application options to hard"}
{"instruction": "How do I 2023.12-sp3 944 chapter 12?", "response": "2023.12-SP3 944 Chapter 12: RedHawk and RedHawk-SC Fusion Voltage Hotspot Analysis Feedback Figure 215 Checking High Voltage Drop Caused by Overlapping Timing Window (I) Next, run the report_hot_spots command with the -index option to find which grid has overlapping timing windows that contribute to large current"}
{"instruction": "How do I - to add a metal fill shape in a specific fill cell, use the create_shape -fill_cell command?", "response": "- To add a metal fill shape in a specific fill cell, use the create_shape -fill_cell command"}
{"instruction": "How do I - -repeater_distance specifies the distance between repeater groups?", "response": "- -repeater_distance specifies the distance between repeater groups"}
{"instruction": "How do I - -all_instances_of this option explicitly specifies library cell pins to which to apply the mapping?", "response": "- -all_instances_of This option explicitly specifies library cell pins to which to apply the mapping"}
{"instruction": "How do I 2023.12-sp3 374 chapter 5?", "response": "2023.12-SP3 374 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback If you do not enable concurrent clock and data optimization, you can enable clock power recovery by using the following application option setting: fc_shell> set_app_options \\ -name clock_opt.flow.enable_clock_power_recovery \\ -value power Before you perform power recovery using this technique, you must 1"}
{"instruction": "How do I - report_clock_gating_efficiency [-by_register] [-by_clock_gate] [-bin_size] [-type clock_gate | self_gate | fanin_seqcg] [-origin tool_inserted | pre_existing] [-sortby name | stage | gating_efficiency] fusion compiler\u2122 user guide v-2023.12-sp3 323 chapter 4?", "response": "- report_clock_gating_efficiency [-by_register] [-by_clock_gate] [-bin_size] [-type clock_gate | self_gate | fanin_seqcg] [-origin tool_inserted | pre_existing] [-sortby name | stage | gating_efficiency] Fusion Compiler\u2122 User Guide V-2023.12-SP3 323 Chapter 4: Clock Gating Clock Gate Efficiency Reporting Feedback The following figure shows the report_clock_gating_efficiency command report: The columns of this report include the following parameters: - Toggle Savings Distribution: A histogram of registers efficiency with a bin size of 5 (the bin size can be modified) - Number of Registers: The number of registers in each histogram bin - Accumulated Percentage: The cumulative percentage of registers encountered so far - Number of Bitwidth: The bitwise equivalent for the number of registers in each bin - Accumulated Percentage (of the bitwidth): The cumulative bitwise register equivalent percentage encountered so far Fusion Compiler\u2122 User Guide V-2023.12-SP3 324 Chapter 4: Clock Gating Clock Gate Efficiency Reporting Feedback The reports can be refined to report efficiency with respect to the following: - Bin size using the following command: report_clock_gating_efficiency -bin_size #numberofbin - Registers using the following command: report_clock_gating_efficiency -by_register Fusion Compiler\u2122 User Guide V-2023.12-SP3 325 Chapter 4: Clock Gating Clock Gate Efficiency Reporting Feedback The columns of this report include the following parameters: \u25e6 Register: The name of the register under consideration \u25e6 Bitwidth: Bitwidth of the register \u25e6 Local Clock Toggle Rate: Toggle rate at the clock pin of the register after gating \u25e6 D Toggle Rate: Toggle rage at the D-pin of the register \u25e6 Q Toggle Rate: Toggle rage at the Q-pin of the register \u25e6 D/Clk Toggle Rate: D toggle rate per local clock toggle rate \u25e6 Q/Clk Toggle Rate: Q toggle rate per local clock toggle rate \u25e6 Current Gating Efficiency: Efficiency of the register computed as 1 (local clock toggle by root clock toggle) - Clock gates using the following command: report_clock_gating_efficiency -by_clock_gate The columns of this report include the following parameters: \u25e6 Clock: The root clock of the clock gate \u25e6 Clock Gating Stage: Stage of the clock gate \u25e6 Gating Element \u25e6 Number of Fanout Registers: The number of registers the clock gate is directly driving \u25e6 Number of Fanout Bitwidth: The bitwidth equivalent for the number of registers the clock gate is directly driving Fusion Compiler\u2122 User Guide V-2023.12-SP3 326 Chapter 4: Clock Gating Clock Gate Efficiency Reporting Feedback \u25e6 Toggle Savings: Toggle saving of the clock-gate \u25e6 Clock Gating Efficiency: The efficiency of the clock gate \u25e6 Receiver Clock Gate: The name of clock-gate directly driven by the clock-gate under consideration The output can also be sorted based on name, efficiency, or stage of clock gates in ascending order using the following command: report_clock_gating_efficiency -sort_by [name | stage | gating_efficiency] - name: Alphabetically - stage: By clock gate stage - gating_efficiency: By clock gate or register gating efficiency Fusion Compiler\u2122 User Guide V-2023.12-SP3 327 Chapter 4: Clock Gating Self-Gating Optimization Feedback The following figure shows an example report: Self-Gating Optimization The tool supports self-gating optimization, which occurs at the compile_fusion command"}
{"instruction": "How do I 2023.12-sp3 897 chapter 12?", "response": "2023.12-SP3 897 Chapter 12: RedHawk and RedHawk-SC Fusion Running Rail Analysis with Multiple Rail Scenarios Feedback 2"}
{"instruction": "How do I 2023.12-sp3 434 chapter 5?", "response": "2023.12-SP3 434 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback Reporting Clock Tree Power To report the power of a clock tree, use the report_clock_power command"}
{"instruction": "How do I - set_attribute - set_ungroup - set_size_only - set_dont_touch - set_dont_retime - set_implementation - set_optimize_registers fusion compiler\u2122 user guide v-2023.12-sp3 102 chapter 2?", "response": "- set_attribute - set_ungroup - set_size_only - set_dont_touch - set_dont_retime - set_implementation - set_optimize_registers Fusion Compiler\u2122 User Guide V-2023.12-SP3 102 Chapter 2: Preparing the Design Mitigating Design Mismatches Feedback - get_modules - get_cells - get_pins - get_nets - get_ports The following RTL example contains an embedded Tcl command that applies a size_only setting on all the registers with the iPort1.dout_reg name prefix: module bot ( myIntf1.datIn iPort1 ); always @(posedge iPort1.clk or negedge iPort1.rst) begin if (iPort1.rst == 1'b0) begin iPort1.dout <= '0; end else begin iPort1.dout <= iPort1.iData1 + iPort1.iData2; end end // synopsys fc_tcl_script_begin // set_size_only [get_cells iPort1.dout_reg*] // synopsys fc_tcl_script_end endmodule Mitigating Design Mismatches During early design development, frequent design updates can cause incomplete or inconsistent data, such as pin mismatches between a block-level design and the reference to it from a top-level design"}
{"instruction": "How do I 21154552.81 phase3?", "response": "21154552.81 phase3"}
{"instruction": "How do I 2023.12-sp3 33 chapter 1?", "response": "2023.12-SP3 33 Chapter 1: Working With the Fusion Compiler Tool Formal Verification Feedback Figure 1 Fusion Compiler Physical Synthesis Flow RTL/ netlist Design (NDM) Ref"}
{"instruction": "How do I note?", "response": "Note: Before inserting filler cells, ensure that the block is legalized by using the check_legality command"}
{"instruction": "How do I 200) and connects it to an existing route shape on the m4 layer?", "response": "200) and connects it to an existing route shape on the M4 layer"}
{"instruction": "How do I 2.0 ns for rising-edge shortest-path calculations for the u2/clk pin for the clk clock in the current corner, use the following command?", "response": "2.0 ns for rising-edge shortest-path calculations for the U2/CLK pin for the CLK clock in the current corner, use the following command: fc_shell> set_clock_balance_points -clock [get_clocks CLK] \\ -rise -early -delay 2.0 -balance_points [get_pins U2/CLK] To report the user-defined insertion delay for sink pins, use the remove_clock_tre_exceptions comand-stop_pinscomandsremove_clock_tre_exceptions-stop_pins report_clock_balance_points command"}
{"instruction": "How do I - allows you to organize your relative placement in a manner that is easier to maintain and understand?", "response": "- Allows you to organize your relative placement in a manner that is easier to maintain and understand"}
{"instruction": "How do I 2023.12-sp3 637 chapter 7?", "response": "2023.12-SP3 637 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback the -lib_cells option"}
{"instruction": "How do I - to specify the routing layers affected by the routing guide, use the -layers option?", "response": "- To specify the routing layers affected by the routing guide, use the -layers option"}
{"instruction": "How do I - the tap cell used in the tap mesh (the -lib_cell option) by default, the command inserts the tap cells with r0 orientation?", "response": "- The tap cell used in the tap mesh (the -lib_cell option) By default, the command inserts the tap cells with R0 orientation"}
{"instruction": "How do I 2023.12-sp3 567 chapter 6?", "response": "2023.12-SP3 567 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback moderately congested with an overflow of 4, and the METAL6 layer is not congested and contains an underflow of 3"}
{"instruction": "How do I - to specify the backoff distance between stripes of different spines, when creating a clock spine structure, use the -backoff option?", "response": "- To specify the backoff distance between stripes of different spines, when creating a clock spine structure, use the -backoff option"}
{"instruction": "How do I 2023.12-sp3 813 chapter 10?", "response": "2023.12-SP3 813 Chapter 10: Physical Datapath With Relative Placement Analyzing Relative Placement Groups Feedback Table 61 The report_rp_groups Command Options (Continued) To do this Use this option Report detailed information -verbose You can also run this command before you run placement and optimization and identify the unplaced groups in the design"}
{"instruction": "How do I 2023.12-sp3 878 chapter 12?", "response": "2023.12-SP3 878 Chapter 12: RedHawk and RedHawk-SC Fusion Preparing Design and Input Data for Rail Analysis Feedback Table 66 Application Options for Specifying Design and Input Data (Continued) Application Option Description rail.effective_resistance_ instance_file (Optional) Specifies the instance file, which lists the cell instances for effective resistance calculation"}
{"instruction": "How do I - latency fusion compiler\u2122 user guide v-2023.12-sp3 432 chapter 5?", "response": "- Latency Fusion Compiler\u2122 User Guide V-2023.12-SP3 432 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback To report the longest and shortest path for each clock, use the -type latency option"}
{"instruction": "How do I 0.0 specifies the duration value for peak current checking?", "response": "0.0 Specifies the duration value for peak current checking"}
{"instruction": "How do I - to verify the routing, use the check_routes command?", "response": "- To verify the routing, use the check_routes command"}
{"instruction": "How do I 2023.12-sp3 111 chapter 2?", "response": "2023.12-SP3 111 Chapter 2: Preparing the Design Importing the Floorplan Information Feedback By default, the following objects are preserved: \u25e6 Existing placement of fixed macros \u25e6 Existing placement of pins and pads \u25e6 Existing shaping of voltage areas - compile.auto_floorplan.place_pins (default: unplaced) compile.auto_floorplan.place_ios (default: unplaced) compile.auto_floorplan.place_hard_macros (default: unplaced) compile.auto_floorplan.shape_voltage_areas (default: unshaped) \u25e6 all: Always places and shapes objects even if they are fixed"}
{"instruction": "How do I 2023.12-sp3 403 chapter 5?", "response": "2023.12-SP3 403 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Figure 86 MSCTS Multiple H-Tree You can define the different sections in the floorplan by using a symmetric configuration of tap drivers or only tap locations by coordinates, as shown in the following example: set_regular_multisource_clock_tree_options - htree_sections [ list \\ [list -section_name \u201csectionA_name\u201d -tap_boundary {{315.8800 1275.8000} {1750.0400 2187.1000}} -prefix \u201csectionA\u201d -tap_boxes {4 4}] \\ [list -section_name \u201csectionB_name\u201d -tap_locations {{700472} {1350 472}} -prefix \u201csection\u201d]] Figure 87 MSCTS Multiple H-Tree Implementing Power Aware Flexible H-Tree The tool derives tap driver configurations by adding power awareness in the flexible H-Tree synthesis flow, which is optimal in terms of total clock power and overall clock latency"}
{"instruction": "How do I - real metal blockages that overlap library cell pins to enable this check, use the -check_real_metal_blockage_overlap_pin true option?", "response": "- Real metal blockages that overlap library cell pins To enable this check, use the -check_real_metal_blockage_overlap_pin true option"}
{"instruction": "How do I - the clock sources are identified with the create_clock or create_generated_clock commands?", "response": "- The clock sources are identified with the create_clock or create_generated_clock commands"}
{"instruction": "How do I 2023.12-sp3 509 chapter 6?", "response": "2023.12-SP3 509 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Controlling Off-Grid Routing You can prevent off-grid routing of wires or vias by requiring them to be aligned to the wire track or discourage off-grid routing of vias by increasing the cost associated with off-grid routing"}
{"instruction": "How do I 2023.12-sp3 579 chapter 6?", "response": "2023.12-SP3 579 Chapter 6: Routing and Postroute Optimization Inserting and Removing Cut Metal Shapes Feedback the cut metal shapes, the command propagates the color of the metal shapes to the cut metal shapes"}
{"instruction": "How do I 2023.12-sp3 541 chapter 6?", "response": "2023.12-SP3 541 Chapter 6: Routing and Postroute Optimization Shielding Nets Feedback - Ties the shielding wires to the ground net If the block contains multiple ground nets or you want to tie the shielding wires to the power net, use the -with_ground option to specify the power or ground net to which to tie the shielding wires"}
{"instruction": "How do I - only one object can be added in one location of relative placement group?", "response": "- Only one object can be added in one location of relative placement group"}
{"instruction": "How do I - change the voltage area region to add shapes to a voltage area, use the create_voltage_area_shape command?", "response": "- Change the voltage area region To add shapes to a voltage area, use the create_voltage_area_shape command"}
{"instruction": "How do I - specify a golden verilog netlist that includes the eco changes by using the -by_verilog_file option - specify a golden block that includes the eco changes by using the -block option when you use the -block option, by default, \u25e6 the tool assumes the golden block is in the current design library?", "response": "- Specify a golden Verilog netlist that includes the ECO changes by using the -by_verilog_file option - Specify a golden block that includes the ECO changes by using the -block option When you use the -block option, by default, \u25e6 The tool assumes the golden block is in the current design library"}
{"instruction": "How do I 1.ctl fc_shell> read_test_model block2.ctl fc_shell> create_test_protocol 4?", "response": "1.ctl fc_shell> read_test_model BLOCK2.ctl fc_shell> create_test_protocol 4"}
{"instruction": "How do I 2023.12-sp3 436 chapter 5?", "response": "2023.12-SP3 436 Chapter 5: Clock Tree Synthesis Analyzing the Clock Tree Results Feedback - Transition To generate a transition time report, use the -type transition option"}
{"instruction": "How do I note that using this option can cause drc violations?", "response": "Note that using this option can cause DRC violations"}
{"instruction": "How do I - pin connections, use the create_length_limit command?", "response": "- pin connections, use the create_length_limit command"}
{"instruction": "How do I 2023.12-sp3 555 chapter 6?", "response": "2023.12-SP3 555 Chapter 6: Routing and Postroute Optimization Analyzing and Fixing Signal Electromigration Violations Feedback The report_signal_em command performs a timing update, if needed, and analyzes all nets for electromigration"}
{"instruction": "How do I 2023.12-sp3 121 chapter 2?", "response": "2023.12-SP3 121 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback For example, assume that you use the following command to create a voltage area comprising three rectangle shapes, as shown on the left side of Figure 14"}
{"instruction": "How do I note?", "response": "Note: The tool cannot balance skew between a generated clock and other clocks"}
{"instruction": "How do I - the tap insertion region (the -bbox option) you specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box?", "response": "- The tap insertion region (the -bbox option) You specify the tap insertion region by specifying the lower-left and upper-right corners of its bounding box: -bbox {{llx lly} {urx ury}} The bounding box must span a portion of the object\u2019s edge on the specified side along which to insert the tap wall"}
{"instruction": "How do I - for information about controlling pin tapering, see controlling pin tapering?", "response": "- For information about controlling pin tapering, see Controlling Pin Tapering"}
{"instruction": "How do I - effective guard bands of a voltage area to display the effective guard bands of a voltage area, query the effective_guard_band_boundaries attribute of the voltage area?", "response": "- Effective guard bands of a voltage area To display the effective guard bands of a voltage area, query the effective_guard_band_boundaries attribute of the voltage area"}
{"instruction": "How do I 2023.12-sp3 653 chapter 7?", "response": "2023.12-SP3 653 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Filler Cells Feedback By default, the command measures the distance to the cells that abut the target tap cell"}
{"instruction": "How do I - set the routing layers for route group a to the m3 and m4 layers, and for group b to the m5 and m6 layers, or - set the routing layers for route groups a and b to the m3 and m4 layers, and route all mismatched nets on the m5 and m6 layers?", "response": "- Set the routing layers for route group A to the M3 and M4 layers, and for group B to the M5 and M6 layers, or - Set the routing layers for route groups A and B to the M3 and M4 layers, and route all mismatched nets on the M5 and M6 layers"}
{"instruction": "How do I - clock-gate optimization to disable this feature, set the compile.flow.optimize_icgs application option to false?", "response": "- Clock-gate optimization To disable this feature, set the compile.flow.optimize_icgs application option to false"}
{"instruction": "How do I - driven placement, and legalization?", "response": "- driven placement, and legalization"}
{"instruction": "How do I - display the view settings panel by clicking the view settings icon ( ) in the panel area?", "response": "- Display the View Settings panel by clicking the View Settings icon ( ) in the panel area"}
{"instruction": "How do I - -include_soft_congestion_maps fusion compiler\u2122 user guide v-2023.12-sp3 565 chapter 6?", "response": "- -include_soft_congestion_maps Fusion Compiler\u2122 User Guide V-2023.12-SP3 565 Chapter 6: Routing and Postroute Optimization Analyzing the Routing Results Feedback Use this option to output soft congestion reports, if they exist"}
{"instruction": "How do I 2023.12-sp3 560 chapter 6?", "response": "2023.12-SP3 560 Chapter 6: Routing and Postroute Optimization Routing Nets in the GUI Feedback If you route on grid and know that there no obstacles, you can reduce runtime by skipping the spacing checks during automatic welding and automatic alignment"}
{"instruction": "How do I 2023.12-sp3 582 chapter 7?", "response": "2023.12-SP3 582 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Tap Cells Feedback For example, fc_shell> create_tap_cells -lib_cell myreflib/mytapcell -distance 30 Note: If the place.legalize.enable_pin_color_alignment_check application option is true (its default is false), the command ensures that internal cell pins and metal of the tap cells align with a routing track of the appropriate color when inserting the tap cells and shifts the tap cells to avoid violating color alignment"}
{"instruction": "How do I - sparse this is the default mode?", "response": "- Sparse This is the default mode"}
{"instruction": "How do I 2023.12-sp3 226 chapter 3?", "response": "2023.12-SP3 226 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback User-specified Tool evaluated Implemented using MUX gates Implemented using MUX or non MUX gates based on area costing analyze elaborate Infers Select_OP cells compile_fusion Selecting and Multiplexing Logic The Fusion Compiler tool infers SELECT_OP cells for logic that selects data signals based on control signals"}
{"instruction": "How do I - performing signoff design rule checking fusion compiler\u2122 user guide v-2023.12-sp3 690 chapter 8?", "response": "- Performing Signoff Design Rule Checking Fusion Compiler\u2122 User Guide V-2023.12-SP3 690 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Automatically Fixing Double-Patterning Odd-Cycle Violations If your block uses double-patterning technology, you must perform separate signoff DRC fixing runs for the non-double-patterning routing rules and the double-patterning routing rules"}
{"instruction": "How do I 2023.12-sp3 299 chapter 4?", "response": "2023.12-SP3 299 Chapter 4: Clock Gating Setting Up Clock Gating Feedback The output of the report_clock_gating_options command is shown in Figure 50: Figure 50 Output of the report_clock_gating_options Command When no gating options have been set, or when the design has been set only with specific options, the table displays the assigned options in a single row, alongside any other objects that might have been passed through the -objects parameter"}
{"instruction": "How do I 2023.12-sp3 868 chapter 12?", "response": "2023.12-SP3 868 Chapter 12: RedHawk and RedHawk-SC Fusion Running Rail Analysis Using RedHawk-SC Fusion Feedback Table 65 Comparing Analysis Features Between RedHawk Fusion and RedHawk-SC Fusion (Continued) RedHawk Fusion RedHawk-SC Fusion -electromigration Supported Supported -power_analysis Supported Supported -result_name Supported Supported -script_only Supported Supported -bg Supported Supported -min_path_resistance Supported Supported together with the -voltage_drop option only -effective_resistance Supported Supported together with the -voltage_drop -option only -check_missing_via Supported Supported together with the -voltage_drop option only Displaying missing via check results does not honor the IR threshold setting"}
{"instruction": "How do I - view the violations in the error browser, as described in using the error browser?", "response": "- View the violations in the error browser, as described in Using the Error Browser"}
{"instruction": "How do I 2023.12-sp3 691 chapter 8?", "response": "2023.12-SP3 691 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback SIGNOFF AUTOFIX DRC SUMMARY: : : : : REMAINING : : : TOTAL : PROCESSED : TARGETED : TARGETED : FIX : DRC NAME : DRC : DRC : DRC : DRC : RATE : COMMENT M0.W.3 : Maximum width : 1 : 1 : 0 : 0 : -- : 1 ignored: <#1> M4.L.3 : Edge length wi : 4 : 4 : 0 : 0 : -- : 4 ignor ed: <#2> M4.L.5:2 : Edge length : 2 : 2 : 0 : 0 : -- : 2 ignored: <#2> M4.W.3 : Maximum width : 1 : 1 : 0 : 0 : -- : 1 ignored: <#1> VIA1.S.10.3 : Space of : 10 : 10 : 2 : 0 : 100.0% : 8 ignored: <#2> TOTAL : : : 2 : 0 : 100.0% : NOTE: Reasons : Detail Info #1 : size of error shapes greater than threshold #2 : shapes associated with error are not Zroute modifiable The following table describes each of the columns in the summary report: Table 45 Definitions of Columns in result_summary.rpt Column heading Description DRC NAME Name of the design rule from the runset TOTAL DRC Total number of DRC violations detected by the signoff_check_drc run PROCESSED DRC Total number of the detected DRC violations that went through the filtering process to determine whether they can be targeted TARGETED DRC Number of DRC violations that automatic DRC fixing will attempt to fix after the filtering process REMAINING TARGETED DRC Number of DRC violations that remain after automatic DRC fixing FIX RATE The ratio of remaining targeted DRC violations to targeted DRC violations COMMENT Explanation for ignored DRC violations; the detailed reason codes are provided in the NOTES section of the report Fusion Compiler\u2122 User Guide V-2023.12-SP3 692 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback Checking Signoff Design Rules Interactively in the GUI The Live DRC feature performs interactive signoff design rule checking in the Fusion Compiler GUI"}
{"instruction": "How do I 003) pdc app_options settings ========= place.legalize.enable_prerouted_net_check?", "response": "003) PDC app_options settings ========= place.legalize.enable_prerouted_net_check: 1 place.legalize.num_tracks_for_access_check: 1 place.legalize.use_eol_spacing_for_access_check: 0 place.legalize.allow_touch_track_for_access_check: 1 place.legalize.reduce_conservatism_in_eol_check: 0 place.legalize.preroute_shape_merge_distance: 0.0 Layer M1: cached 0 shapes out of 869 total shapes"}
{"instruction": "How do I 0.01 -relative -driver $driver_full_name fc_shell> create_wire_matching \\ -for [get_pins -physical_context -of_objects $net] \\ -exclude $driver_full_name -tolerance 0.01 -relative in example 36, the command creates a constraint group named abc for the nets and bundles that match the pattern pr*?", "response": "0.01 -relative -driver $driver_full_name fc_shell> create_wire_matching \\ -for [get_pins -physical_context -of_objects $net] \\ -exclude $driver_full_name -tolerance 0.01 -relative In Example 36, the command creates a constraint group named abc for the nets and bundles that match the pattern pr*"}
{"instruction": "How do I - when you use the set_voltage_area -merge_regions command, the tool merges all existing shapes of the specified voltage area?", "response": "- When you use the set_voltage_area -merge_regions command, the tool merges all existing shapes of the specified voltage area"}
{"instruction": "How do I - off (the default) there are no restrictions on pin connections?", "response": "- off (the default) There are no restrictions on pin connections"}
{"instruction": "How do I - by default, if the block contains existing global routes, the route_group command ignores them during global routing?", "response": "- By default, if the block contains existing global routes, the route_group command ignores them during global routing"}
{"instruction": "How do I - --------- saed32_lvt_lsup?", "response": "- --------- saed32_lvt_lsup:LSUPX1_LVT.frame 0.4450 saed32_lvt_lsup:LSUPX8_LVT.frame 0.4780 saed32_lvt_lsup:LSUPX2_LVT.frame 0.4810 saed32_lvt_lsup:LSUPX4_LVT.frame 0.5040 ............."}
{"instruction": "How do I - to remove all via mappings, use the -all option?", "response": "- To remove all via mappings, use the -all option"}
{"instruction": "How do I - removes the maximum net length constraint if it is less than 50 microns?", "response": "- Removes the maximum net length constraint if it is less than 50 microns"}
{"instruction": "How do I - setup hold ---------------------------------------------------------------- d-slack q-slack d-slack q-slack pin ---------------------------------------------------------------- -0.567710 -0.173974 0.524202 0.167434 sink2/cp -0.175268 0.125309 0.168582 0.077625 sink3e/cp -0.173974 0.126836 0.167434 0.076277 sink3a/cp -0.033271 -0.175268 0.068856 0.168582 sink3d/cp 0.017364 -0.033271 -0.022138 0.068856 sink3c/cp fusion compiler\u2122 user guide v-2023.12-sp3 383 chapter 5?", "response": "- Setup Hold ---------------------------------------------------------------- D-slack Q-slack D-slack Q-slack Pin ---------------------------------------------------------------- -0.567710 -0.173974 0.524202 0.167434 sink2/CP -0.175268 0.125309 0.168582 0.077625 sink3e/CP -0.173974 0.126836 0.167434 0.076277 sink3a/CP -0.033271 -0.175268 0.068856 0.168582 sink3d/CP 0.017364 -0.033271 -0.022138 0.068856 sink3c/CP Fusion Compiler\u2122 User Guide V-2023.12-SP3 383 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback To control the type of report generated, use the -type option as follows: - To report information for the paths in the fanin or fanout of the most critical endpoints, use the -type fanin or -type fanout option"}
{"instruction": "How do I 2023.12-sp3 743 chapter 8?", "response": "2023.12-SP3 743 Chapter 8: IC Validator In-Design Automatically Fixing Isolated Vias Feedback When run you run the signoff_fix_isolated_via command in check-only mode, it generates a summary report that specifies the number of isolated vias detected on each via layer"}
{"instruction": "How do I - portions of a clock network by using the -from, -to, and -through options - clock trees by using the -clock option - skew groups by using the -skew_group option - modes by using the -mode option - corners by using the -corner option - scenarios by using the -scenario option if you use the -scenario option, you cannot use the -mode and -corner options?", "response": "- Portions of a clock network by using the -from, -to, and -through options - Clock trees by using the -clock option - Skew groups by using the -skew_group option - Modes by using the -mode option - Corners by using the -corner option - Scenarios by using the -scenario option If you use the -scenario option, you cannot use the -mode and -corner options"}
{"instruction": "How do I 2023.12-sp3 243 chapter 3?", "response": "2023.12-SP3 243 Chapter 3: Physical Synthesis Performing Multibit Optimization Feedback Figure 35 Replacing Multiple Single-Bit Register Cells With a Multibit Register Cell Two 1-bit register cells One 2-bit register cell Replace with D Q D Q 2 2 D Q SI SE SI SE SI SE Replacing single-bit registers with multibit registers reduces - Area due to shared transistors and optimized transistor-level layout - The total clock tree net length - The number of clock tree buffers and clock tree power The tool can also split (debank) large multibit registers into smaller multibit registers or single-bit registers, if it improves the total negative slack"}
{"instruction": "How do I 1.nothreshold example 50 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold 0.001 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold 0.002 fc_shell> set_missing_via_check_options -exclude_stack_via \\ fusion compiler\u2122 user guide v-2023.12-sp3 893 chapter 12?", "response": "1.nothreshold Example 50 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold 0.001 fc_shell> set_missing_via_check_options -exclude_stack_via \\ -threshold 0.002 fc_shell> set_missing_via_check_options -exclude_stack_via \\ Fusion Compiler\u2122 User Guide V-2023.12-SP3 893 Chapter 12: RedHawk and RedHawk-SC Fusion Missing Via and Unconnected Pin Checking Feedback -threshold -1 fc_shell> analyze_rail -voltage_drop static -check_missing_via \\ -nets {VDD VSS} fc_shell> report_rail_result -type missing_vias -supply_nets \\ {VDD VSS} rpt.missing_vias Information: writing rpt.missing_vias.no_threshold done Information: writing rpt.missing_vias done In the above example, three different threshold values are set for a missing via check"}
{"instruction": "How do I * report?", "response": "* Report: report_transformed_registers Version: .."}
{"instruction": "How do I 0.5, diode b with a diode-protection value of 1.0, and diode c with a diode-protection value of 1.5?", "response": "0.5, diode B with a diode-protection value of 1.0, and diode C with a diode-protection value of 1.5"}
{"instruction": "How do I - to disable this feature, use the -not_spare_cell_aware option?", "response": "- To disable this feature, use the -not_spare_cell_aware option"}
{"instruction": "How do I - to report only the relative placement groups that do not meet a specific threshold, use the -threshold option?", "response": "- To report only the relative placement groups that do not meet a specific threshold, use the -threshold option"}
{"instruction": "How do I - spreads the wires by half a pitch in the preferred direction to modify the spread distance, use the -pitch option?", "response": "- Spreads the wires by half a pitch in the preferred direction To modify the spread distance, use the -pitch option"}
{"instruction": "How do I - -lib_cell_input specifies the input pin of the library cell to connect, if it has multiple inputs?", "response": "- -lib_cell_input specifies the input pin of the library cell to connect, if it has multiple inputs"}
{"instruction": "How do I - restrict drc to shorts-checking only by default, the command removes all filler cells that cause a routing drc violation?", "response": "- Restrict DRC to shorts-checking only By default, the command removes all filler cells that cause a routing DRC violation"}
{"instruction": "How do I - the freeze layer constraints set by the route.common.freeze_layer_by_layer_name and route.common.freeze_via_to_frozen_layer_by_layer_name application options to ignore the routing layer constraints during the blocked port checks, use the -honor_layer_constraints false option?", "response": "- The freeze layer constraints set by the route.common.freeze_layer_by_layer_name and route.common.freeze_via_to_frozen_layer_by_layer_name application options To ignore the routing layer constraints during the blocked port checks, use the -honor_layer_constraints false option"}
{"instruction": "How do I step 660 layer metal1 ; tracks y 280 do 540 step 560 layer metal1 ; placement bounds if regions defining bounds exist in the def file, the read_def command imports those placement bounds?", "response": "STEP 660 LAYER METAL1 ; TRACKS Y 280 DO 540 STEP 560 LAYER METAL1 ; Placement Bounds If REGIONS defining bounds exist in the DEF file, the read_def command imports those placement bounds"}
{"instruction": "How do I - -all_clock_inputs set this option to true to apply the mapping to all clock input pins?", "response": "- -all_clock_inputs Set this option to true to apply the mapping to all clock input pins"}
{"instruction": "How do I 2023.12-sp3 63 chapter 1?", "response": "2023.12-SP3 63 Chapter 1: Working With the Fusion Compiler Tool Enabling Multicore Processing Feedback processing improves turnaround time by performing tasks in parallel much more quickly than if they were run sequentially on a single core"}
{"instruction": "How do I 2023.12-sp3 321 chapter 4?", "response": "2023.12-SP3 321 Chapter 4: Clock Gating Reporting Clock-Gating Results Feedback Figure 65 Example of a Multibit Composition Report To report the details on ungated registers, use the -ungated option for report_clock_gating"}
{"instruction": "How do I - starting the cli - exiting the fusion compiler tool for information about using the gui, see the fusion compiler graphical user interface user guide?", "response": "- Starting the CLI - Exiting the Fusion Compiler Tool For information about using the GUI, see the Fusion Compiler Graphical User Interface User Guide"}
{"instruction": "How do I - running rail analysis using redhawk-sc fusion - an overview for redhawk fusion and redhawk-sc fusion - setting up the executables - specifying redhawk and redhawk-sc working directories - preparing design and input data for rail analysis - specifying ideal voltage sources as taps - missing via and unconnected pin checking - running rail analysis with multiple rail scenarios - performing voltage drop analysis - performing pg electromigration analysis fusion compiler\u2122 user guide v-2023.12-sp3 867 chapter 12?", "response": "- Running Rail Analysis Using RedHawk-SC Fusion - An Overview for RedHawk Fusion and RedHawk-SC Fusion - Setting Up the Executables - Specifying RedHawk and RedHawk-SC Working Directories - Preparing Design and Input Data for Rail Analysis - Specifying Ideal Voltage Sources as Taps - Missing Via and Unconnected Pin Checking - Running Rail Analysis with Multiple Rail Scenarios - Performing Voltage Drop Analysis - Performing PG Electromigration Analysis Fusion Compiler\u2122 User Guide V-2023.12-SP3 867 Chapter 12: RedHawk and RedHawk-SC Fusion Running Rail Analysis Using RedHawk-SC Fusion Feedback - Performing Minimum Path Resistance Analysis - Performing Effective Resistance Analysis - Performing Distributed RedHawk Fusion Rail Analysis - Voltage Driven Power Switch Cell Sizing - Working With Macro Models - Performing Signoff Analysis - Writing Analysis and Checking Reports - Displaying Maps in the GUI - Displaying ECO Shapes in the GUI - Voltage Hotspot Analysis - Querying Attributes Running Rail Analysis Using RedHawk-SC Fusion Similar to the RedHawk Fusion capability, RedHawk-SC Fusion supports gate-level rail analysis and checking capabilities in the Fusion Compiler environment"}
{"instruction": "How do I 2023.12-sp3 422 chapter 5?", "response": "2023.12-SP3 422 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Figure 96 Vias in the Substrap Topology Driver and load pins Clock mesh stripe on Substrap on intermediate higher routing layer routing layers For the substrap topology, you \u25e6 Must specify the layers in which to create the substrap by using the -sub_strap_layers option \u25e6 Can specify the maximum RC delay allowed for the substrap by using the -sub_strap_max_delay option The default is 2 ps"}
{"instruction": "How do I - configuring multithreading - configuring distributed processing - reporting multicore configurations - removing multicore configurations the following topic describes how to use distributed processing to run the same task on several blocks in a hierarchical design?", "response": "- Configuring Multithreading - Configuring Distributed Processing - Reporting Multicore Configurations - Removing Multicore Configurations The following topic describes how to use distributed processing to run the same task on several blocks in a hierarchical design: - Running Tasks in Parallel The following topic describes how to use parallel command execution for checking and reporting commands: - Running Commands in Parallel on Your Local Host Configuring Multithreading Multithreading performs tasks in parallel by using multiple cores on the same machine, using a single process memory image"}
{"instruction": "How do I - does not add buffers on a route segment if it is necessary to create new ports because of a difference in the logical and physical topology of the net?", "response": "- Does not add buffers on a route segment if it is necessary to create new ports because of a difference in the logical and physical topology of the net"}
{"instruction": "How do I - to stop after track assignment, use the -stop_after_track_assignment true option?", "response": "- To stop after track assignment, use the -stop_after_track_assignment true option"}
{"instruction": "How do I 0) and its upper-right corner at (100, 100), use the following command?", "response": "0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_blockage \\ -boundary { {0.0 0.0} {100.0 100.0} } \\ -net_types signal -layers M1 To prevent vias on the V1 layer within the rectangle with its lower-left corner at (0, 0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_blockage \\ -boundary { {0.0 0.0} {100.0 100.0} } \\ -net_types signal -layers V1 -zero_spacing To prevent PG routing on the M2 layer within the rectangle with its lower-left corner at (0, 0) and its upper-right corner at (100, 100), use the following command: fc_shell> create_routing_blockage \\ -boundary { {0.0 0.0} {100.0 100.0} } \\ -net_types {power ground} -layers M2 Fusion Compiler\u2122 User Guide V-2023.12-SP3 472 Chapter 6: Routing and Postroute Optimization Routing Constraints Feedback Reserving Space for Top-Level Routing To reserve space for top-level routing, create a corridor routing blockage by using the -reserve_for_top_level_routing option when you create the routing blockage"}
{"instruction": "How do I 2023.12-sp3 100 chapter 2?", "response": "2023.12-SP3 100 Chapter 2: Preparing the Design Reading the Design Feedback Reading Designs Using the VCS Command-line Options The analyze command with the VCS command-line options provides compatibility with VCS simulation scripts and makes reading large designs easier"}
{"instruction": "How do I - to lower a voltage area shape one position, use the -lower option?", "response": "- To lower a voltage area shape one position, use the -lower option"}
{"instruction": "How do I 0) and (1200, 980)?", "response": "0) and (1200, 980)"}
{"instruction": "How do I 2023.12-sp3 737 chapter 8?", "response": "2023.12-SP3 737 Chapter 8: IC Validator In-Design Inserting Metal Fill With IC Validator In-Design Feedback Figure 151 Minimum Density Heat Map - To display the density gradient heat map, choose View > Map > ICV Metal Fill Gradient"}
{"instruction": "How do I - port_type this attribute must have a setting of power or ground?", "response": "- port_type This attribute must have a setting of power or ground"}
{"instruction": "How do I - after the initial run, performs design rule checking only on those portions of the design affected by design rule fixing fusion compiler\u2122 user guide v-2023.12-sp3 689 chapter 8?", "response": "- After the initial run, performs design rule checking only on those portions of the design affected by design rule fixing Fusion Compiler\u2122 User Guide V-2023.12-SP3 689 Chapter 8: IC Validator In-Design Performing Signoff Design Rule Checking Feedback To perform signoff design rule checking on the entire block for the last repair loop, set the signoff.fix_drc.last_run_full_chip application option to true"}
{"instruction": "How do I note?", "response": "Note: To create RedHawk macro models using the RedHawk gds2rh utility, you must specify the path to the RedHawk executable with the rail.redhawk_path application option before running the exec_gds2rh command"}
{"instruction": "How do I note?", "response": "Note: PG electromigration analysis is supported in both RedHawk Fusion and RedHawk-SC Fusion analysis flows"}
{"instruction": "How do I 5.7 soft placement blockage information blockages 50 ; ..?", "response": "5.7 Soft Placement Blockage Information BLOCKAGES 50 ; .."}
{"instruction": "How do I 0.2 \\ -respect_blockages [get_nets $ddr_nets] $ddr_buf 8?", "response": "0.2 \\ -respect_blockages [get_nets $ddr_nets] $ddr_BUF 8"}
{"instruction": "How do I - -layer_cutting_distance specifies the cut distance from the repeater center to the input and output routes?", "response": "- -layer_cutting_distance specifies the cut distance from the repeater center to the input and output routes"}
{"instruction": "How do I 2023.12-sp3 297 chapter 4?", "response": "2023.12-SP3 297 Chapter 4: Clock Gating Setting Up Clock Gating Feedback The following figure shows a circuit before enable exclusion: In this step, a forward traversal is performed from all user-specified exclusion signals until endpoints (primary output ports, input ports of sequential cells, including clock gating cells, black boxes, and so on) are reached"}
{"instruction": "How do I 2023.12-sp3 800 chapter 10?", "response": "2023.12-SP3 800 Chapter 10: Physical Datapath With Relative Placement Specifying Options for Relative Placement Groups Feedback Figure 180 Bit-Slice Placement Versus Horizontal or Vertical Compression 4 3 2 1 0 0 1 3 4 2 Bit-slice placement 4 3 2 1 0 0 1 3 4 2 4 3 2 1 0 0 1 3 4 2 Vertical compression Horizontal compression The setting of the -tiling_type option is not propagated from a parent group to child groups"}
{"instruction": "How do I - if the region does not exist in the block, it is created with the same name as in the def file by applying the create_bound command; matched cells in the related group are also attached?", "response": "- If the region does not exist in the block, it is created with the same name as in the DEF file by applying the create_bound command; matched cells in the related group are also attached"}
{"instruction": "How do I 0.015 3?", "response": "0.015 3"}
{"instruction": "How do I note that when you use this command, it also removes any nondefault routing rules assigned to the specified nets?", "response": "Note that when you use this command, it also removes any nondefault routing rules assigned to the specified nets"}
{"instruction": "How do I note?", "response": "Note: Incremental detail routing does not fix open nets"}
{"instruction": "How do I 2023.12-sp3 993 chapter 13?", "response": "2023.12-SP3 993 Chapter 13: ECO Flow Swapping Variant Cell Feedback Figure 221 Cell Group With Two Variants Based on the first track offset of library cells and the pitch value, you can define and derive the variant library cell types, which start from 0"}
{"instruction": "How do I - to insert boundary cells only around one or more voltage areas, use the compile_boundary_cells command with the -voltage_area option?", "response": "- To insert boundary cells only around one or more voltage areas, use the compile_boundary_cells command with the -voltage_area option"}
{"instruction": "How do I - define the rule in the technology file?", "response": "- Define the rule in the technology file"}
{"instruction": "How do I 2023.12-sp3 952 chapter 13?", "response": "2023.12-SP3 952 Chapter 13: ECO Flow Incremental Signoff ECO Flow Feedback Figure 218 Incremental Signoff ECO Flow StarRC incremental parasitic extraction ECO change list file Fusion Compiler incremental signoff ECO flow PrimeTime timing ECO ECO change list file Incremental parasitics Incremental design data PrimeTime incremental timing analysis and ECO To perform the incremental signoff ECO flow within the Fusion Compiler tool, use the record_signoff_eco_changes command"}
{"instruction": "How do I step 6 and routed to the mesh in step 7?", "response": "step 6 and routed to the mesh in step 7"}
{"instruction": "How do I - to control this distance, use the -max_distance_to_spare_cell option?", "response": "- To control this distance, use the -max_distance_to_spare_cell option"}
{"instruction": "How do I - -min_bitwidth bitwidth controls the minimum size for self-gating banks?", "response": "- -min_bitwidth bitwidth Controls the minimum size for self-gating banks"}
{"instruction": "How do I 2023.12-sp3 362 chapter 5?", "response": "2023.12-SP3 362 Chapter 5: Clock Tree Synthesis Specifying the Clock Tree Synthesis Settings Feedback 3"}
{"instruction": "How do I 2023.12-sp3 85 chapter 2?", "response": "2023.12-SP3 85 Chapter 2: Preparing the Design Analyzing Libraries Feedback A cell is considered redundant if all its metrics, such as area, delay, power, and so on, are equal or worse than another cell, as shown in the following plot of cell area versus timing for a family of cells with the same function"}
{"instruction": "How do I 2023.12-sp3 903 chapter 12?", "response": "2023.12-SP3 903 Chapter 12: RedHawk and RedHawk-SC Fusion Performing PG Electromigration Analysis Feedback 2"}
{"instruction": "How do I - modules or hierarchical cells, use the set_allow_new_cells command - voltage areas, use the -allow_new_cells option with the create_voltage_area_rule command you can use these settings to prevent new cells from being added to the top-level hierarchies and voltage areas of abutted designs?", "response": "- Modules or hierarchical cells, use the set_allow_new_cells command - Voltage areas, use the -allow_new_cells option with the create_voltage_area_rule command You can use these settings to prevent new cells from being added to the top-level hierarchies and voltage areas of abutted designs"}
{"instruction": "How do I - the side along which to insert the tap wall (the -side option) you can specify only a single side, top, bottom, right, or left?", "response": "- The side along which to insert the tap wall (the -side option) You can specify only a single side, top, bottom, right, or left"}
{"instruction": "How do I - the first metal shape is offset from the nonpreferred-direction edge by the value specified in the start_value argument the start value must be greater than or equal to 0 and less than the smaller of the width or height of the block boundary?", "response": "- The first metal shape is offset from the nonpreferred-direction edge by the value specified in the start_value argument The start value must be greater than or equal to 0 and less than the smaller of the width or height of the block boundary"}
{"instruction": "How do I * if you want to check all library cells), and attr_name is either is_secondary_pg or port_type?", "response": "* if you want to check all library cells), and attr_name is either is_secondary_pg or port_type"}
{"instruction": "How do I - to specify additional layers to be ignored for rc estimation and congestion analysis, use the -rc_congestion_ignored_layers option?", "response": "- To specify additional layers to be ignored for RC estimation and congestion analysis, use the -rc_congestion_ignored_layers option"}
{"instruction": "How do I - to remove all routing corridors, specify the -all option?", "response": "- To remove all routing corridors, specify the -all option"}
{"instruction": "How do I 2023.12-sp3 401 chapter 5?", "response": "2023.12-SP3 401 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback For more information about the clock_opt command, see Synthesizing, Optimizing, and Routing Clock Trees With the clock_opt Command"}
{"instruction": "How do I 2023.12-sp3 122 chapter 2?", "response": "2023.12-SP3 122 Chapter 2: Preparing the Design Setting Up Multivoltage Designs Feedback For example, assume you want to create nested voltage areas, as shown in Figure 15"}
{"instruction": "How do I - -include object_list specifies that the listed objects should be self-gated according to the insertion rules set by the set_clock_gating_options command?", "response": "- -include object_list Specifies that the listed objects should be self-gated according to the insertion rules set by the set_clock_gating_options command"}
{"instruction": "How do I - does not check for violations in child blocks - excludes rules that are not suitable for automatic design rule fixing to explicitly specify the design rules checked by the ic validator tool, set the -select_rules rules and -unselect_rules rules application options?", "response": "- Does not check for violations in child blocks - Excludes rules that are not suitable for automatic design rule fixing To explicitly specify the design rules checked by the IC Validator tool, set the -select_rules rules and -unselect_rules rules application options"}
{"instruction": "How do I 2023.12-sp3 218 chapter 3?", "response": "2023.12-SP3 218 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback The set_autoungroup_options command is cumulative and the settings are saved in the design library"}
{"instruction": "How do I 2023.12-sp3 829 chapter 11?", "response": "2023.12-SP3 829 Chapter 11: Hierarchical Implementation Specifying Block-Level Power Intent Feedback design during block-level synthesis and then annotate the test model to the subblock during top-level synthesis"}
{"instruction": "How do I - lef - def - spef - twf - ploc example?", "response": "- LEF - DEF - SPEF - TWF - PLOC Example: fc_shell> set_app_options \\ -name rail.generate_file_variables -value \\ {PLOC ploc LEF lef_files DEF def_files \\ SPEF spef_files TWF tw_files} rail.enable_new_rail_scena rio (Optional) Enables RedHawk Fusion or RedHawk-SC Fusion rail analysis with multiple rail scenario"}
{"instruction": "How do I 2023.12-sp3 810 chapter 10?", "response": "2023.12-SP3 810 Chapter 10: Physical Datapath With Relative Placement Performing Placement and Legalization of Relative Placement Groups Feedback Figure 186 Legalizing the RP3 Relative Placement Group Over Other Groups RP1 RP2 RP1 RP2 RP3 After you legalize one or more relative placement groups by using the legalize_rp_groups command, there might be overlaps with cells in other relative placement groups or cells that are not in relative placement groups"}
{"instruction": "How do I - performing hierarchical synthesis using abstracts - performing hierarchical synthesis using etms - performing prechecks for hierarchical synthesis flows - providing block-level test models - specifying block-level power intent - overview of abstract views - creating abstract views - reporting abstract inclusion reasons - making changes to a block after creating an abstract - creating a frame view - linking to abstract views at the top-level - changing the block from abstract to design view - linking to subblocks with multiple labels - specifying the editability of blocks from the top-level - preparing for top-level closure with abstracts - checking designs with abstracts for top-level-closure issues - performing top-level closure with abstract views - creating etms and etm cell libraries - linking to etms at the top level - performing top-level closure with etms - transparent hierarchy optimization fusion compiler\u2122 user guide v-2023.12-sp3 817 chapter 11?", "response": "- Performing Hierarchical Synthesis Using Abstracts - Performing Hierarchical Synthesis Using ETMs - Performing Prechecks for Hierarchical Synthesis Flows - Providing Block-Level Test Models - Specifying Block-Level Power Intent - Overview of Abstract Views - Creating Abstract Views - Reporting Abstract Inclusion Reasons - Making Changes to a Block After Creating an Abstract - Creating a Frame View - Linking to Abstract Views at the Top-Level - Changing the Block From Abstract to Design View - Linking to Subblocks With Multiple Labels - Specifying the Editability of Blocks From the Top-Level - Preparing for Top-Level Closure With Abstracts - Checking Designs With Abstracts for Top-Level-Closure Issues - Performing Top-Level Closure With Abstract Views - Creating ETMs and ETM Cell Libraries - Linking to ETMs at the Top Level - Performing Top-Level Closure With ETMs - Transparent Hierarchy Optimization Fusion Compiler\u2122 User Guide V-2023.12-SP3 817 Chapter 11: Hierarchical Implementation Performing Hierarchical Synthesis Using Abstracts Feedback Performing Hierarchical Synthesis Using Abstracts The hierarchical synthesis flow using abstracts consists of the following major steps: 1"}
{"instruction": "How do I - -num_processes?", "response": "- -num_processes: Use this option to specify the number of hosts to launch"}
{"instruction": "How do I - to enable timing-driven mode, set the route.global.timing_driven, route.track.timing_driven, and route.detail.timing_driven application options to true?", "response": "- To enable timing-driven mode, set the route.global.timing_driven, route.track.timing_driven, and route.detail.timing_driven application options to true"}
{"instruction": "How do I - user-specified latencies user-specified latencies are set by the set_clock_latency, set_clock_gate_latency, set_clock_gating_check -setup, or set_path_margin -setup commands?", "response": "- User-specified latencies User-specified latencies are set by the set_clock_latency, set_clock_gate_latency, set_clock_gating_check -setup, or set_path_margin -setup commands"}
{"instruction": "How do I 1.lib test2.lib} rail.tech_file specifies the apache technology file for performing pg extraction and pg electromigration analysis?", "response": "1.lib test2.lib} rail.tech_file Specifies the Apache technology file for performing PG extraction and PG electromigration analysis"}
{"instruction": "How do I 2023.12-sp3 851 chapter 11?", "response": "2023.12-SP3 851 Chapter 11: Hierarchical Implementation Checking Designs With Abstracts for Top-Level-Closure Issues Feedback option reports the records of all failed checks, policies, strategies applied, and checked objects from the subblocks"}
{"instruction": "How do I - identify redundant, outlier, and equivalent cells in library cell families, which you can exclude from optimization during the subsequent steps in the implementation flow?", "response": "- Identify redundant, outlier, and equivalent cells in library cell families, which you can exclude from optimization during the subsequent steps in the implementation flow"}
{"instruction": "How do I - the sum of overflow calculation results in a congestion value of 6+4=10?", "response": "- The sum of overflow calculation results in a congestion value of 6+4=10"}
{"instruction": "How do I - to define global via ladder constraints, which are referred to as via ladder rules, use the set_via_ladder_rules command, as described in defining global via ladder constraints?", "response": "- To define global via ladder constraints, which are referred to as via ladder rules, use the set_via_ladder_rules command, as described in Defining Global Via Ladder Constraints"}
{"instruction": "How do I 2023.12-sp3 207 chapter 2?", "response": "2023.12-SP3 207 Chapter 2: Preparing the Design Applying Mega-Switch Command Settings Feedback fc_shell> set_early_data_check_policy -policy strict \\ -check place.coarse.missing_scan_def fc_shell> create_placement Information: Policy for early data check 'place.coarse.missing_scan_def' is 'error'"}
{"instruction": "How do I - to remove the metal fill only over critical nets, use one or both of the -nets and -timing_preserve_setup_slack_threshold options to identify the critical nets?", "response": "- To remove the metal fill only over critical nets, use one or both of the -nets and -timing_preserve_setup_slack_threshold options to identify the critical nets"}
{"instruction": "How do I 2023.12-sp3 270 chapter 3?", "response": "2023.12-SP3 270 Chapter 3: Physical Synthesis Performing Design Analysis Feedback You can specify the output directory by using the -output option"}
{"instruction": "How do I - computes the metal density for the entire block to compute the metal density for specific regions, use the -coordinates option with the signoff_report_metal_density command?", "response": "- Computes the metal density for the entire block To compute the metal density for specific regions, use the -coordinates option with the signoff_report_metal_density command"}
{"instruction": "How do I note?", "response": "Note: This method can result in a very large runtime increase for congested blocks"}
{"instruction": "How do I - routing layers, see specifying the routing resources?", "response": "- Routing layers, see Specifying the Routing Resources"}
{"instruction": "How do I note that these shields are marked as dynamic shields?", "response": "Note that these shields are marked as dynamic shields"}
{"instruction": "How do I 2023.12-sp3 294 chapter 4?", "response": "2023.12-SP3 294 Chapter 4: Clock Gating Setting Up Clock Gating Feedback Option Description -observation_output Specifies that the library clock-gating cell must have an observation output pin"}
{"instruction": "How do I - the block is placed and optimized?", "response": "- The block is placed and optimized"}
{"instruction": "How do I 2023.12-sp3 185 chapter 2?", "response": "2023.12-SP3 185 Chapter 2: Preparing the Design Setting Up for Power-Related Features Feedback If you do not specify the switching activity, the tool applies the default toggle rate to the primary inputs and black box outputs and then propagates it throughout the design"}
{"instruction": "How do I 2023.12-sp3 871 chapter 12?", "response": "2023.12-SP3 871 Chapter 12: RedHawk and RedHawk-SC Fusion An Overview for RedHawk Fusion and RedHawk-SC Fusion Feedback RedHawk Fusion and RedHawk-SC Fusion Data Flow The RedHawk/RedHawk-SC Fusion feature allows you to perform rail analysis during the implementation stage"}
{"instruction": "How do I note that extra tap cells are added to the right of the hard macro to ensure that a tap cell exists within the minimum tap distance from the edge of the hard macro?", "response": "Note that extra tap cells are added to the right of the hard macro to ensure that a tap cell exists within the minimum tap distance from the edge of the hard macro"}
{"instruction": "How do I - to insert routing blockages along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects route_blockage_nonpreferred option?", "response": "- To insert routing blockages along the preferred-direction edges of the current block, use the derive_perimeter_constraint_objects command with the -perimeter_objects route_blockage_nonpreferred option"}
{"instruction": "How do I note?", "response": "Note: When you exit the tool from the command line, the tool exits without saving the open blocks"}
{"instruction": "How do I - the behavior when the legalizer detects errors by default, the command fails if the legalizer detects an error?", "response": "- The behavior when the legalizer detects errors By default, the command fails if the legalizer detects an error"}
{"instruction": "How do I - short rows and edges this check verifies that each row of boundary cells is wider than the value specified by the set_boundary_cell_rules -min_row_width option and that the horizontal edges of each blockage are greater than the value specified by the set_boundary_cell_rules -min_horizontal_jog option?", "response": "- Short rows and edges This check verifies that each row of boundary cells is wider than the value specified by the set_boundary_cell_rules -min_row_width option and that the horizontal edges of each blockage are greater than the value specified by the set_boundary_cell_rules -min_horizontal_jog option"}
{"instruction": "How do I 2023.12-sp3 428 chapter 5?", "response": "2023.12-SP3 428 Chapter 5: Clock Tree Synthesis Implementing Multisource Clock Trees Feedback Building the Local Clock Subtree Structures In a structural multisource clock tree, the local subtrees are directly driven by the clock mesh"}
{"instruction": "How do I 2023.12-sp3 38 chapter 1?", "response": "2023.12-SP3 38 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback design can physically implemented (placed and routed), its supply sets must be refined, or associated with actual supply nets"}
{"instruction": "How do I 100.0 200.0} warning?", "response": "100.0 200.0} Warning: Tap point (100.0, 200.0) on layer 3 for net VDD does not touch any polygon (RAIL-305) - Using existing instances as taps To create taps on specified objects, use the create_taps -of_objects command"}
{"instruction": "How do I - use the -nets option to specify the power and ground supply nets to analyze?", "response": "- Use the -nets option to specify the power and ground supply nets to analyze"}
{"instruction": "How do I 2023.12-sp3 227 chapter 3?", "response": "2023.12-SP3 227 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Figure 31 SELECT_OP Implementation for an 8-bit Data Signal Figure 32 Verilog Output\u2014SELECT_OP and Selection Logic Fusion Compiler\u2122 User Guide V-2023.12-SP3 228 Chapter 3: Physical Synthesis Controlling Mapping and Optimization Feedback Depending on the design constraints, Fusion Compiler implements the SELECT_OP with either combinational logic or multiplexer cells from the logic library"}
{"instruction": "How do I - deriving routing guides - querying routing guides - removing routing guides using routing guides to control the routing direction you can use a routing guide to control the routing direction within the routing guide boundary, either by requiring routes to be in the preferred direction within the routing guide boundary or by switching the preferred direction within the routing guide boundary?", "response": "- Deriving Routing Guides - Querying Routing Guides - Removing Routing Guides Using Routing Guides to Control the Routing Direction You can use a routing guide to control the routing direction within the routing guide boundary, either by requiring routes to be in the preferred direction within the routing guide boundary or by switching the preferred direction within the routing guide boundary"}
{"instruction": "How do I 2023.12-sp3 389 chapter 5?", "response": "2023.12-SP3 389 Chapter 5: Clock Tree Synthesis Implementing Clock Trees and Performing Post-CTS Optimization Feedback The labels must be collected after detail routing, but before postroute optimization"}
{"instruction": "How do I - the tool uses ideal clock tree, and it updates clock latencies and balance points for all active scenarios?", "response": "- The tool uses ideal clock tree, and it updates clock latencies and balance points for all active scenarios"}
{"instruction": "How do I - introduction to clock gating - clock-gating prerequisite conditions - setting up clock gating - clock gating flows - replacing clock gates - controlling clock-gate latencies - controlling the number of clock-gate levels - merging clock gates - setting clock gating transformations - setting routing rules for clock gates - clock gating and multibit registers fusion compiler\u2122 user guide v-2023.12-sp3 285 chapter 4?", "response": "- Introduction to Clock Gating - Clock-Gating Prerequisite Conditions - Setting Up Clock Gating - Clock Gating Flows - Replacing Clock Gates - Controlling Clock-Gate Latencies - Controlling the Number of Clock-Gate Levels - Merging Clock Gates - Setting Clock Gating Transformations - Setting Routing Rules for Clock Gates - Clock Gating and Multibit Registers Fusion Compiler\u2122 User Guide V-2023.12-SP3 285 Chapter 4: Clock Gating Introduction to Clock Gating Feedback - Placement-Aware Clock Gating - Fanin-Based Sequential Clock Gating - Reporting Clock-Gating Results - Reporting Clock-Gate Enable Signals - Clock Gate Efficiency Reporting - Self-Gating Optimization - Special Naming and Querying for DFT Wrapper Clock Gates Introduction to Clock Gating Clock gating applies to synchronous load-enable registers, which are flip-flops that share the same clock and synchronous control signals"}
{"instruction": "How do I 2023.12-sp3 41 chapter 1?", "response": "2023.12-SP3 41 Chapter 1: Working With the Fusion Compiler Tool Fusion Compiler Concepts Feedback Figure 5 Odd-Cycle Violation If the spacing between any pair in the loop is greater than the multiple-patterning minimum spacing, no violation occurs and the layout can be decomposed"}
{"instruction": "How do I 2023.12-sp3 628 chapter 7?", "response": "2023.12-SP3 628 Chapter 7: Chip Finishing and Design for Manufacturing Inserting Redundant Vias Feedback 3"}
{"instruction": "How do I - timing-driven metal fill insertion using an ic validator parameter file you can customize the metal fill insertion by using an ic validator parameter file?", "response": "- Timing-Driven Metal Fill Insertion Using an IC Validator Parameter File You can customize the metal fill insertion by using an IC Validator parameter file"}
{"instruction": "How do I - ignores clock cell spacing rules if the horizontal spacing requirement is more than three times the site height and the vertical spacing requirement is more than twenty times the site height?", "response": "- Ignores clock cell spacing rules if the horizontal spacing requirement is more than three times the site height and the vertical spacing requirement is more than twenty times the site height"}
{"instruction": "How do I - the grid sizes for the layer the tool determines the grid sizes for each layer by using the following settings, in order of priority?", "response": "- The grid sizes for the layer The tool determines the grid sizes for each layer by using the following settings, in order of priority: 1"}
{"instruction": "How do I 2023.12-sp3 936 chapter 12?", "response": "2023.12-SP3 936 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying Maps in the GUI Feedback Figure 214 Displaying a Power Density Map Choose Rail Power Choose Density to display power density values See Also - Specifying RedHawk and RedHawk-SC Working Directories Fusion Compiler\u2122 User Guide V-2023.12-SP3 937 Chapter 12: RedHawk and RedHawk-SC Fusion Displaying ECO Shapes in the GUI Feedback Displaying ECO Shapes in the GUI When you use the RedHawk mesh add command to add virtual PG meshes in the top block for the current subblock, by default the virtual PG meshes created by the RedHawk mesh add command are not shown as layout objects in the GUI"}
