{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@131.215.138.126 " "Can't contact license server \"27000@131.215.138.126\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1526251181783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526251181787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526251181791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 15:39:41 2018 " "Processing started: Sun May 13 15:39:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526251181791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251181791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251181792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526251182832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526251182832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_demo-pwm_demo " "Found design unit 1: pwm_demo-pwm_demo" {  } { { "pwm_demo.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194918 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_demo " "Found entity 1: pwm_demo" {  } { { "pwm_demo.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_demo_sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_demo_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_demo_sc-pwm_demo_sc " "Found design unit 1: pwm_demo_sc-pwm_demo_sc" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194919 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_demo_sc " "Found entity 1: pwm_demo_sc" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_demo_sc " "Elaborating entity \"pwm_demo_sc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526251194970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_pwm pwm_demo_sc.vhd(30) " "VHDL Process Statement warning at pwm_demo_sc.vhd(30): signal \"clk_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526251194970 "|pwm_demo_sc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty pwm_demo_sc.vhd(41) " "VHDL Process Statement warning at pwm_demo_sc.vhd(41): signal \"duty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526251194979 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[0\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[0\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[0\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[0\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[1\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[1\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[1\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[1\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[2\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[2\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[2\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[2\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "pwm_demo_sc.vhd(32) " "HDL error at pwm_demo_sc.vhd(32): couldn't implement registers for assignments on this clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 13 15:39:55 2018 " "Processing ended: Sun May 13 15:39:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251195201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251195967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526251181787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526251181791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 15:39:41 2018 " "Processing started: Sun May 13 15:39:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526251181791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251181791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251181792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526251182832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526251182832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_demo-pwm_demo " "Found design unit 1: pwm_demo-pwm_demo" {  } { { "pwm_demo.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194918 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_demo " "Found entity 1: pwm_demo" {  } { { "pwm_demo.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_demo_sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_demo_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_demo_sc-pwm_demo_sc " "Found design unit 1: pwm_demo_sc-pwm_demo_sc" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194919 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_demo_sc " "Found entity 1: pwm_demo_sc" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526251194919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_demo_sc " "Elaborating entity \"pwm_demo_sc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526251194970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_pwm pwm_demo_sc.vhd(30) " "VHDL Process Statement warning at pwm_demo_sc.vhd(30): signal \"clk_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526251194970 "|pwm_demo_sc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty pwm_demo_sc.vhd(41) " "VHDL Process Statement warning at pwm_demo_sc.vhd(41): signal \"duty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526251194979 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[0\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[0\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[0\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[0\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[1\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[1\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[1\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[1\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sc_counter\[2\] pwm_demo_sc.vhd(32) " "Can't infer register for \"sc_counter\[2\]\" at pwm_demo_sc.vhd(32) because it does not hold its value outside the clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_counter\[2\] pwm_demo_sc.vhd(32) " "Inferred latch for \"sc_counter\[2\]\" at pwm_demo_sc.vhd(32)" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 "|pwm_demo_sc"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "pwm_demo_sc.vhd(32) " "HDL error at pwm_demo_sc.vhd(32): couldn't implement registers for assignments on this clock edge" {  } { { "pwm_demo_sc.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/4/pwm_demo_sc.vhd" 32 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526251194993 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 13 15:39:55 2018 " "Processing ended: Sun May 13 15:39:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526251195201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526251195201 ""}
