[get_org_val]: Found ORG
[load_labels_to_context_from_asm_file]: Found ORG, setting address to 0 (0)
[add_label_to_context]: Searching for label: RESET
[add_label_to_context]: Found label RESET, adding with value 0
[add_label_to_context]: Searching for label: LD_DIR_EXT
[add_label_to_context]: Found label LD_DIR_EXT, adding with value 1
[add_label_to_context]: Searching for label: LD_INDEXED
[add_label_to_context]: Found label LD_INDEXED, adding with value 2
[add_label_to_context]: Searching for label: LD_INDIRECT
[add_label_to_context]: Found label LD_INDIRECT, adding with value 3
[add_label_to_context]: Searching for label: ST_INDEXED
[add_label_to_context]: Found label ST_INDEXED, adding with value 4
[add_label_to_context]: Searching for label: ST_INDIRECT
[add_label_to_context]: Found label ST_INDIRECT, adding with value 5
[add_label_to_context]: Searching for label: ABX
[add_label_to_context]: Found label ABX, adding with value 6
[add_label_to_context]: Searching for label: EXG
[add_label_to_context]: Found label EXG, adding with value 7
[add_label_to_context]: Searching for label: LEA_SU
[add_label_to_context]: Found label LEA_SU, adding with value 10
[add_label_to_context]: Searching for label: LEA_XY
[add_label_to_context]: Found label LEA_XY, adding with value 11
[add_label_to_context]: Searching for label: NOP
[add_label_to_context]: Found label NOP, adding with value 12
[add_label_to_context]: Searching for label: SAU16
[add_label_to_context]: Found label SAU16, adding with value 13
[add_label_to_context]: Searching for label: SAU16_DONE
[add_label_to_context]: Found label SAU16_DONE, adding with value 14
[add_label_to_context]: Searching for label: SAU8
[add_label_to_context]: Found label SAU8, adding with value 15
[add_label_to_context]: Searching for label: SAU8_DONE
[add_label_to_context]: Found label SAU8_DONE, adding with value 16
[add_label_to_context]: Searching for label: SEX
[add_label_to_context]: Found label SEX, adding with value 17
[add_label_to_context]: Searching for label: TFR
[add_label_to_context]: Found label TFR, adding with value 18
[add_label_to_context]: Searching for label: ADC
[add_label_to_context]: Found label ADC, adding with value 19
[add_label_to_context]: Searching for label: ADD
[add_label_to_context]: Found label ADD, adding with value 20
[add_label_to_context]: Searching for label: AND
[add_label_to_context]: Found label AND, adding with value 21
[add_label_to_context]: Searching for label: ANDCC
[add_label_to_context]: Found label ANDCC, adding with value 22
[add_label_to_context]: Searching for label: BIT
[add_label_to_context]: Found label BIT, adding with value 23
[add_label_to_context]: Searching for label: CMP
[add_label_to_context]: Found label CMP, adding with value 24
[add_label_to_context]: Searching for label: EOR
[add_label_to_context]: Found label EOR, adding with value 25
[add_label_to_context]: Searching for label: LD
[add_label_to_context]: Found label LD, adding with value 26
[add_label_to_context]: Searching for label: OR
[add_label_to_context]: Found label OR, adding with value 27
[add_label_to_context]: Searching for label: ORCC
[add_label_to_context]: Found label ORCC, adding with value 28
[add_label_to_context]: Searching for label: SBC
[add_label_to_context]: Found label SBC, adding with value 29
[add_label_to_context]: Searching for label: SUB
[add_label_to_context]: Found label SUB, adding with value 30
[add_label_to_context]: Searching for label: ST
[add_label_to_context]: Found label ST, adding with value 31
[add_label_to_context]: Searching for label: ASL_LSL
[add_label_to_context]: Found label ASL_LSL, adding with value 32
[add_label_to_context]: Searching for label: ASR
[add_label_to_context]: Found label ASR, adding with value 33
[add_label_to_context]: Searching for label: CLR
[add_label_to_context]: Found label CLR, adding with value 34
[add_label_to_context]: Searching for label: COM
[add_label_to_context]: Found label COM, adding with value 35
[add_label_to_context]: Searching for label: DEC
[add_label_to_context]: Found label DEC, adding with value 36
[add_label_to_context]: Searching for label: INC
[add_label_to_context]: Found label INC, adding with value 37
[add_label_to_context]: Searching for label: LSR
[add_label_to_context]: Found label LSR, adding with value 38
[add_label_to_context]: Searching for label: NEG
[add_label_to_context]: Found label NEG, adding with value 39
[add_label_to_context]: Searching for label: ROL
[add_label_to_context]: Found label ROL, adding with value 40
[add_label_to_context]: Searching for label: ROR
[add_label_to_context]: Found label ROR, adding with value 41
[add_label_to_context]: Searching for label: TST
[add_label_to_context]: Found label TST, adding with value 42
[add_label_to_context]: Searching for label: BRANCH
[add_label_to_context]: Found label BRANCH, adding with value 43
[add_label_to_context]: Searching for label: GO_NEW_PC
[add_label_to_context]: Found label GO_NEW_PC, adding with value 44
[add_label_to_context]: Searching for label: JMP
[add_label_to_context]: Found label JMP, adding with value 45
[add_label_to_context]: Searching for label: JSR
[add_label_to_context]: Found label JSR, adding with value 46
[add_label_to_context]: Searching for label: RTS
[add_label_to_context]: Found label RTS, adding with value 47
[add_label_to_context]: Searching for label: RTI
[add_label_to_context]: Found label RTI, adding with value 48
[add_label_to_context]: Searching for label: RTI_CCR
[add_label_to_context]: Found label RTI_CCR, adding with value 50
[add_label_to_context]: Searching for label: RTI_TEST_E
[add_label_to_context]: Found label RTI_TEST_E, adding with value 51
[add_label_to_context]: Searching for label: RTI_PUL_ALL
[add_label_to_context]: Found label RTI_PUL_ALL, adding with value 52
[add_label_to_context]: Searching for label: PUL
[add_label_to_context]: Found label PUL, adding with value 53
[add_label_to_context]: Searching for label: PUL_LOOP
[add_label_to_context]: Found label PUL_LOOP, adding with value 55
[add_label_to_context]: Searching for label: PUL_DONE
[add_label_to_context]: Found label PUL_DONE, adding with value 56
[add_label_to_context]: Searching for label: PSH
[add_label_to_context]: Found label PSH, adding with value 57
[add_label_to_context]: Searching for label: PSH_LOOP
[add_label_to_context]: Found label PSH_LOOP, adding with value 58
[add_label_to_context]: Searching for label: SWI
[add_label_to_context]: Found label SWI, adding with value 60
[add_label_to_context]: Searching for label: SWI_LOOP
[add_label_to_context]: Found label SWI_LOOP, adding with value 61
[get_org_val]: Found ORG
[load_labels_to_context_from_asm_file]: Found ORG, setting address to ff (255)
[add_label_to_context]: Searching for label: TRAP
[add_label_to_context]: Found label TRAP, adding with value 255
[build_ctrl_vec_list]: state: 0  	ctrl_vec_total: 0  	
[build_ctrl_vec_list]: state: 0  	ctrl_vec_total: 0  	
[build_ctrl_vec_list]: state: 0  	ctrl_vec_total: 0  	
[build_ctrl_vec_list]: state: 0  	ctrl_vec_total: 0  	microprogram_word_begin
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 0  	INIT cv_MICRO_SEQ_OP 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 1  	INIT cv_MICRO_SEQ_BRANCH_ADDR 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 2  	INIT cv_DATA_ALU_A_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 3  	INIT cv_DATA_ALU_B_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 4  	INIT cv_DATA_ALU_WR_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 5  	INIT cv_ADDR_ALU_REG_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 6  	INIT cv_DATA_ALU_OP 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 7  	INIT cv_DATA_WIDTH_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 8  	INIT cv_DATA_ALU_SAU_EN 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 9  	INIT cv_CCR_OP 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 10  	INIT cv_DATA_ALU_COND_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 11  	INIT cv_MICRO_SEQ_COND_SEL 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 12  	INIT cv_DMEM_OP 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 13  	INIT cv_STACK_OP 
[build_ctrl_vec_list]: state: 1  	ctrl_vec_total: 14  	microprogram_word_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	microprogram_addr_width 8
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_MICRO_SEQ_OP 3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_CONTINUE EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_JUMP EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_CALL EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_RETURN EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_JUMP_TABLE_B EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_JUMP_TABLE_A_NEXT_PC EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_addr_begin cv_MICRO_SEQ_BRANCH_ADDR 8
[build_ctrl_vec_list]: state: 3  	ctrl_vec_total: 14  	ctrl_vec_addr_end
[build_ctrl_vec_list]: In state SET_CTRL_VEC_ADDR_EQU, Calling set_ctrl_vec_equs_from_ctx_labels()
[set_ctrl_vec_equs_from_ctx_labels]: Adding labels as equs to destination ctrl_vec cv_MICRO_SEQ_BRANCH_ADDR
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RESET with value 0
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LD_DIR_EXT with value 1
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LD_INDEXED with value 2
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LD_INDIRECT with value 3
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ST_INDEXED with value 4
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ST_INDIRECT with value 5
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ABX with value 6
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ EXG with value 7
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LEA_SU with value 10
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LEA_XY with value 11
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ NOP with value 12
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SAU16 with value 13
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SAU16_DONE with value 14
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SAU8 with value 15
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SAU8_DONE with value 16
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SEX with value 17
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ TFR with value 18
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ADC with value 19
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ADD with value 20
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ AND with value 21
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ANDCC with value 22
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ BIT with value 23
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ CMP with value 24
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ EOR with value 25
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LD with value 26
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ OR with value 27
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ORCC with value 28
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SBC with value 29
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SUB with value 30
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ST with value 31
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ASL_LSL with value 32
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ASR with value 33
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ CLR with value 34
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ COM with value 35
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ DEC with value 36
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ INC with value 37
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ LSR with value 38
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ NEG with value 39
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ROL with value 40
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ ROR with value 41
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ TST with value 42
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ BRANCH with value 43
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ GO_NEW_PC with value 44
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ JMP with value 45
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ JSR with value 46
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RTS with value 47
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RTI with value 48
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RTI_CCR with value 50
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RTI_TEST_E with value 51
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ RTI_PUL_ALL with value 52
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ PUL with value 53
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ PUL_LOOP with value 55
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ PUL_DONE with value 56
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ PSH with value 57
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ PSH_LOOP with value 58
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SWI with value 60
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ SWI_LOOP with value 61
[set_ctrl_vec_equs_from_ctx_labels]: Found cv_MICRO_SEQ_BRANCH_ADDR, added label as equ TRAP with value 255
[build_ctrl_vec_list]: Found ctrl_vec_addr_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_A_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	R1 EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	R2 EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_REG EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_B_SEL 3
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ZERO EQU $7 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	IDATA EQU $6 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_RD EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	EA EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	R2 EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_WR_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	R1 EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	R2 EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_REG EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_ADDR_ALU_REG_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	AR EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	INDEXED EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_OP 3
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	A_PLUS_B EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	A_PLUS_NOT_B EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	LSHIFT_A EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	RSHIFT_A EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	A_AND_B EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	A_OR_B EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	A_XOR_B EQU $6 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	SAU EQU $7 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_WIDTH_SEL 2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	W_R1 EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	W_R1_OR_IND EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	W_STACK_REG EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	W_16 EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_SAU_EN 1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	FALSE EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	TRUE EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_CCR_OP 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_oooooooo EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_oooooXoo EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_ooooXXXX EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_oooooXoX EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_ooooXXXo EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_ooXoXXXX EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_ooooXXoX EQU $6 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_1ooooooo EQU $7 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_o1o1oooo EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	OP_XXXXXXXX EQU $9 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DATA_ALU_COND_SEL 2
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ZERO_BIT EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ONE_BIT EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	CARRY_BIT EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	SIGN_BIT EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_MICRO_SEQ_COND_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	TRUE EQU $1
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	NOT_INDIRECT EQU $0
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_DONE EQU $2
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_NEXT EQU $3
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	SAU_NOT_DONE EQU $4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	E_CLEAR EQU $5
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	BRANCH_COND EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_DMEM_OP 2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_OP_IDLE EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_OP_RD EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	DMEM_OP_WR EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_STACK_OP 2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_OP_IDLE EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_OP_PULL EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	STACK_OP_PUSH EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 14  	ctrl_vec_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 14  	ctrl_vec_begin cv_R1_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	DPR EQU $B 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	CCR EQU $A 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	B EQU $9 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	A EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	SEXB EQU $7 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	PC EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	S EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	U EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	Y EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	X EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	D EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 15  	ctrl_vec_end 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 15  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 15  	ctrl_vec_begin cv_R2_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	DPR EQU $B 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	CCR EQU $A 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	B EQU $9 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	A EQU $8 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	SEXB EQU $7 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	PC EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	S EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	U EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	Y EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	X EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	D EQU $0 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 16  	ctrl_vec_end 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 16  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 16  	ctrl_vec_begin cv_AR_SEL 4
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	ZERO EQU $F 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	IDATA EQU $E 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	DMEM_RD EQU $D 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	EA EQU $C 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	PC EQU $5 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	S EQU $4 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	U EQU $3 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	Y EQU $2 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	X EQU $1 
[build_ctrl_vec_list]: state: 4  	ctrl_vec_total: 17  	ctrl_vec_end 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin JUMP
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_OP set OP_JUMP
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_BRANCH_ADDR arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin CALL
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_OP set OP_CALL
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_BRANCH_ADDR arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin RETURN
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_OP set OP_RETURN
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin JUMP_TABLE_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_OP set OP_JUMP_TABLE_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin JUMP_TABLE_A_NEXT_PC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_OP set OP_JUMP_TABLE_A_NEXT_PC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin SET_DATA_WIDTH
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_WIDTH_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin IF
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_MICRO_SEQ_COND_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin ADDR_PASS
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_ADDR_ALU_REG_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin ADDR_INX_OR_LOAD_IND 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_WIDTH_SEL set W_R1_OR_IND
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_ADDR_ALU_REG_SEL set INDEXED
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin STACK_PULL
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_ADDR_ALU_REG_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_STACK_OP set STACK_OP_PULL
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin STACK_PUSH
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_ADDR_ALU_REG_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_STACK_OP set STACK_OP_PUSH
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_PASS_A
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_PASS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_INC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ONE_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_DEC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ONE_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_INVERT_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ONE_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_LSHIFT_W 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set LSHIFT_A
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_RSHIFT_W 
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set RSHIFT_A
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_SUB
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_ADD
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_ADDC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set CARRY_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_SUBC
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set CARRY_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_OR
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_OR_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_XOR
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_XOR_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_AND
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set A_AND_B
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_A_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_B_SEL arg 1
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_SAU_EN
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_SAU_EN set TRUE
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_SAU_DONE
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_OP set SAU
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DATA_WRITE
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DATA_ALU_WR_SEL arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin CCR_OP_W
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_CCR_OP arg 0
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DMEM_LOAD_W
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DMEM_OP set DMEM_OP_RD
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_begin DMEM_STORE_W
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	cv_DMEM_OP set DMEM_OP_WR
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	macro_end
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[build_ctrl_vec_list]: state: 2  	ctrl_vec_total: 17  	
[slice_up_the_word]: Ctrl Vec: cv_STACK_OP, Width: 2, MSB: 1, LSB: 0 Overall width of word: 2
[slice_up_the_word]: Ctrl Vec: cv_DMEM_OP, Width: 2, MSB: 3, LSB: 2 Overall width of word: 4
[slice_up_the_word]: Ctrl Vec: cv_MICRO_SEQ_COND_SEL, Width: 4, MSB: 7, LSB: 4 Overall width of word: 8
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_COND_SEL, Width: 2, MSB: 9, LSB: 8 Overall width of word: 10
[slice_up_the_word]: Ctrl Vec: cv_CCR_OP, Width: 4, MSB: 13, LSB: 10 Overall width of word: 14
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_SAU_EN, Width: 1, MSB: 14, LSB: 14 Overall width of word: 15
[slice_up_the_word]: Ctrl Vec: cv_DATA_WIDTH_SEL, Width: 2, MSB: 16, LSB: 15 Overall width of word: 17
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_OP, Width: 3, MSB: 19, LSB: 17 Overall width of word: 20
[slice_up_the_word]: Ctrl Vec: cv_ADDR_ALU_REG_SEL, Width: 4, MSB: 23, LSB: 20 Overall width of word: 24
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_WR_SEL, Width: 4, MSB: 27, LSB: 24 Overall width of word: 28
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_B_SEL, Width: 3, MSB: 30, LSB: 28 Overall width of word: 31
[slice_up_the_word]: Ctrl Vec: cv_DATA_ALU_A_SEL, Width: 4, MSB: 34, LSB: 31 Overall width of word: 35
[slice_up_the_word]: Ctrl Vec: cv_MICRO_SEQ_BRANCH_ADDR, Width: 8, MSB: 42, LSB: 35 Overall width of word: 43
[slice_up_the_word]: Ctrl Vec: cv_MICRO_SEQ_OP, Width: 3, MSB: 45, LSB: 43 Overall width of word: 46
[build_decode_table]: Found decode_init, table: pg1_JTA ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg2_JTA ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg3_JTA ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg1_JTB ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg2_JTB ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg3_JTB ctrl_vec_name: cv_MICRO_SEQ_BRANCH_ADDR default_val: FF
[build_decode_table]: Found decode_init, table: pg1_R1 ctrl_vec_name: cv_R1_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg2_R1 ctrl_vec_name: cv_R1_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg3_R1 ctrl_vec_name: cv_R1_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg1_R2 ctrl_vec_name: cv_R2_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg2_R2 ctrl_vec_name: cv_R2_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg3_R2 ctrl_vec_name: cv_R2_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg1_AR ctrl_vec_name: cv_AR_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg2_AR ctrl_vec_name: cv_AR_SEL default_val: x
[build_decode_table]: Found decode_init, table: pg3_AR ctrl_vec_name: cv_AR_SEL default_val: x
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 99 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode b9 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode d9 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode f9 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode 9b for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 5, alloc size: 144
[build_decode_table]: idx = 5, opcode bb for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode db for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode fb for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 8, alloc size: 216
[build_decode_table]: idx = 4, opcode d3 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 9, alloc size: 240
[build_decode_table]: idx = 5, opcode f3 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode 94 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 11, alloc size: 288
[build_decode_table]: idx = 5, opcode b4 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode d4 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 13, alloc size: 336
[build_decode_table]: idx = 5, opcode f4 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode 8 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 15, alloc size: 384
[build_decode_table]: idx = 5, opcode 78 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 16, alloc size: 408
[build_decode_table]: idx = 4, opcode 7 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 17, alloc size: 432
[build_decode_table]: idx = 5, opcode 77 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode 95 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 19, alloc size: 480
[build_decode_table]: idx = 5, opcode b5 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 20, alloc size: 504
[build_decode_table]: idx = 4, opcode d5 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 21, alloc size: 528
[build_decode_table]: idx = 5, opcode f5 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 22, alloc size: 552
[build_decode_table]: idx = 4, opcode 91 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 23, alloc size: 576
[build_decode_table]: idx = 5, opcode b1 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 24, alloc size: 600
[build_decode_table]: idx = 4, opcode d1 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 25, alloc size: 624
[build_decode_table]: idx = 5, opcode f1 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 93 for table: pg2_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg2_JTA len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode b3 for table: pg2_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 9c for table: pg3_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg3_JTA len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode bc for table: pg3_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 93 for table: pg3_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg3_JTA len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode b3 for table: pg3_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 26, alloc size: 648
[build_decode_table]: idx = 4, opcode 9c for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 27, alloc size: 672
[build_decode_table]: idx = 5, opcode bc for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 9c for table: pg2_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg2_JTA len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode bc for table: pg2_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 28, alloc size: 696
[build_decode_table]: idx = 4, opcode 3 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 29, alloc size: 720
[build_decode_table]: idx = 5, opcode 73 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 30, alloc size: 744
[build_decode_table]: idx = 4, opcode a for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 31, alloc size: 768
[build_decode_table]: idx = 5, opcode 7a for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 32, alloc size: 792
[build_decode_table]: idx = 4, opcode 98 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 33, alloc size: 816
[build_decode_table]: idx = 5, opcode b8 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 34, alloc size: 840
[build_decode_table]: idx = 4, opcode d8 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 35, alloc size: 864
[build_decode_table]: idx = 5, opcode f8 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 36, alloc size: 888
[build_decode_table]: idx = 4, opcode c for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 37, alloc size: 912
[build_decode_table]: idx = 5, opcode 7c for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 38, alloc size: 936
[build_decode_table]: idx = 4, opcode 96 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 39, alloc size: 960
[build_decode_table]: idx = 5, opcode b6 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 40, alloc size: 984
[build_decode_table]: idx = 4, opcode d6 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 41, alloc size: 1008
[build_decode_table]: idx = 5, opcode f6 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 42, alloc size: 1032
[build_decode_table]: idx = 4, opcode dc for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 43, alloc size: 1056
[build_decode_table]: idx = 5, opcode fc for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode de for table: pg2_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg2_JTA len: 5, alloc size: 144
[build_decode_table]: idx = 5, opcode fe for table: pg2_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 44, alloc size: 1080
[build_decode_table]: idx = 4, opcode de for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 45, alloc size: 1104
[build_decode_table]: idx = 5, opcode fe for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 46, alloc size: 1128
[build_decode_table]: idx = 4, opcode 9e for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 47, alloc size: 1152
[build_decode_table]: idx = 5, opcode be for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 9e for table: pg2_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg2_JTA len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode be for table: pg2_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 48, alloc size: 1176
[build_decode_table]: idx = 4, opcode 4 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 49, alloc size: 1200
[build_decode_table]: idx = 5, opcode 74 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 50, alloc size: 1224
[build_decode_table]: idx = 4, opcode 0 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 51, alloc size: 1248
[build_decode_table]: idx = 5, opcode 70 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 52, alloc size: 1272
[build_decode_table]: idx = 4, opcode 9a for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 53, alloc size: 1296
[build_decode_table]: idx = 5, opcode ba for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 54, alloc size: 1320
[build_decode_table]: idx = 4, opcode da for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 55, alloc size: 1344
[build_decode_table]: idx = 5, opcode fa for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 56, alloc size: 1368
[build_decode_table]: idx = 4, opcode 9 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 57, alloc size: 1392
[build_decode_table]: idx = 5, opcode 79 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 58, alloc size: 1416
[build_decode_table]: idx = 4, opcode 6 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 59, alloc size: 1440
[build_decode_table]: idx = 5, opcode 76 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 60, alloc size: 1464
[build_decode_table]: idx = 4, opcode 92 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 61, alloc size: 1488
[build_decode_table]: idx = 5, opcode b2 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 62, alloc size: 1512
[build_decode_table]: idx = 4, opcode d2 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 63, alloc size: 1536
[build_decode_table]: idx = 5, opcode f2 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 64, alloc size: 1560
[build_decode_table]: idx = 4, opcode 90 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 65, alloc size: 1584
[build_decode_table]: idx = 5, opcode b0 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 66, alloc size: 1608
[build_decode_table]: idx = 4, opcode d0 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 67, alloc size: 1632
[build_decode_table]: idx = 5, opcode f0 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 68, alloc size: 1656
[build_decode_table]: idx = 4, opcode 93 for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 69, alloc size: 1680
[build_decode_table]: idx = 5, opcode b3 for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 70, alloc size: 1704
[build_decode_table]: idx = 4, opcode d for table: pg1_JTA, EQU: LD_DIR_EXT
[add_opcode_to_table]: table pg1_JTA len: 71, alloc size: 1728
[build_decode_table]: idx = 5, opcode 7d for table: pg1_JTA, EQU: LD_DIR_EXT
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 72, alloc size: 1752
[build_decode_table]: idx = 4, opcode a9 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 73, alloc size: 1776
[build_decode_table]: idx = 4, opcode e9 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 74, alloc size: 1800
[build_decode_table]: idx = 4, opcode ab for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 75, alloc size: 1824
[build_decode_table]: idx = 4, opcode eb for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 76, alloc size: 1848
[build_decode_table]: idx = 4, opcode e3 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 77, alloc size: 1872
[build_decode_table]: idx = 4, opcode a4 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 78, alloc size: 1896
[build_decode_table]: idx = 4, opcode e4 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 79, alloc size: 1920
[build_decode_table]: idx = 4, opcode 68 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 80, alloc size: 1944
[build_decode_table]: idx = 4, opcode 67 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 81, alloc size: 1968
[build_decode_table]: idx = 4, opcode a5 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 82, alloc size: 1992
[build_decode_table]: idx = 4, opcode e5 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 83, alloc size: 2016
[build_decode_table]: idx = 4, opcode a1 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 84, alloc size: 2040
[build_decode_table]: idx = 4, opcode e1 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 8, alloc size: 216
[build_decode_table]: idx = 4, opcode a3 for table: pg2_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode ac for table: pg3_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode a3 for table: pg3_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 85, alloc size: 2064
[build_decode_table]: idx = 4, opcode ac for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode ac for table: pg2_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 86, alloc size: 2088
[build_decode_table]: idx = 4, opcode 63 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 87, alloc size: 2112
[build_decode_table]: idx = 4, opcode 6a for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 88, alloc size: 2136
[build_decode_table]: idx = 4, opcode a8 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 89, alloc size: 2160
[build_decode_table]: idx = 4, opcode e8 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 90, alloc size: 2184
[build_decode_table]: idx = 4, opcode 6c for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 91, alloc size: 2208
[build_decode_table]: idx = 4, opcode a6 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 92, alloc size: 2232
[build_decode_table]: idx = 4, opcode e6 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 93, alloc size: 2256
[build_decode_table]: idx = 4, opcode ec for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode ee for table: pg2_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 94, alloc size: 2280
[build_decode_table]: idx = 4, opcode ee for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 95, alloc size: 2304
[build_decode_table]: idx = 4, opcode ae for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 11, alloc size: 288
[build_decode_table]: idx = 4, opcode ae for table: pg2_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 96, alloc size: 2328
[build_decode_table]: idx = 4, opcode 64 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 97, alloc size: 2352
[build_decode_table]: idx = 4, opcode 60 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 98, alloc size: 2376
[build_decode_table]: idx = 4, opcode aa for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 99, alloc size: 2400
[build_decode_table]: idx = 4, opcode ea for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 100, alloc size: 2424
[build_decode_table]: idx = 4, opcode 69 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 101, alloc size: 2448
[build_decode_table]: idx = 4, opcode 66 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 102, alloc size: 2472
[build_decode_table]: idx = 4, opcode a2 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 103, alloc size: 2496
[build_decode_table]: idx = 4, opcode e2 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 104, alloc size: 2520
[build_decode_table]: idx = 4, opcode a0 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 105, alloc size: 2544
[build_decode_table]: idx = 4, opcode e0 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 106, alloc size: 2568
[build_decode_table]: idx = 4, opcode a3 for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 107, alloc size: 2592
[build_decode_table]: idx = 4, opcode 6d for table: pg1_JTA, EQU: LD_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 108, alloc size: 2616
[build_decode_table]: idx = 4, opcode 6f for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 109, alloc size: 2640
[build_decode_table]: idx = 4, opcode 6e for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 110, alloc size: 2664
[build_decode_table]: idx = 4, opcode ad for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 111, alloc size: 2688
[build_decode_table]: idx = 4, opcode 32 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 112, alloc size: 2712
[build_decode_table]: idx = 4, opcode 33 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 113, alloc size: 2736
[build_decode_table]: idx = 4, opcode 30 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 114, alloc size: 2760
[build_decode_table]: idx = 4, opcode 31 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 115, alloc size: 2784
[build_decode_table]: idx = 4, opcode a7 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 116, alloc size: 2808
[build_decode_table]: idx = 4, opcode e7 for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 117, alloc size: 2832
[build_decode_table]: idx = 4, opcode ed for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode ef for table: pg2_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 118, alloc size: 2856
[build_decode_table]: idx = 4, opcode ef for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 119, alloc size: 2880
[build_decode_table]: idx = 4, opcode af for table: pg1_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 13, alloc size: 336
[build_decode_table]: idx = 4, opcode af for table: pg2_JTA, EQU: ST_INDEXED
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 120, alloc size: 2904
[build_decode_table]: idx = 4, opcode 3a for table: pg1_JTA, EQU: ABX
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 3a for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 3a for table: pg1_R2, EQU: B
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 121, alloc size: 2928
[build_decode_table]: idx = 4, opcode 1e for table: pg1_JTA, EQU: EXG
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 32 for table: pg1_JTB, EQU: LEA_SU
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 32 for table: pg1_R1, EQU: S
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 33 for table: pg1_JTB, EQU: LEA_SU
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 33 for table: pg1_R1, EQU: U
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 30 for table: pg1_JTB, EQU: LEA_XY
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 30 for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 31 for table: pg1_JTB, EQU: LEA_XY
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode 31 for table: pg1_R1, EQU: Y
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 122, alloc size: 2952
[build_decode_table]: idx = 4, opcode 12 for table: pg1_JTA, EQU: NOP
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 123, alloc size: 2976
[build_decode_table]: idx = 4, opcode 11 for table: pg1_JTA, EQU: NOP
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 124, alloc size: 3000
[build_decode_table]: idx = 4, opcode 10 for table: pg1_JTA, EQU: NOP
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 125, alloc size: 3024
[build_decode_table]: idx = 4, opcode 14 for table: pg1_JTA, EQU: SAU16
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 14 for table: pg1_R2, EQU: Y
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode 14 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 126, alloc size: 3048
[build_decode_table]: idx = 4, opcode 18 for table: pg1_JTA, EQU: SAU16
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 18 for table: pg1_R2, EQU: D
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 18 for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode 18 for table: pg2_JTA, EQU: SAU16
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 18 for table: pg2_R2, EQU: D
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 18 for table: pg2_R1, EQU: X
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 127, alloc size: 3072
[build_decode_table]: idx = 4, opcode 19 for table: pg1_JTA, EQU: SAU8
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 7, alloc size: 192
[build_decode_table]: idx = 4, opcode 19 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 128, alloc size: 3096
[build_decode_table]: idx = 4, opcode 3d for table: pg1_JTA, EQU: SAU8
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 8, alloc size: 216
[build_decode_table]: idx = 4, opcode 3d for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 129, alloc size: 3120
[build_decode_table]: idx = 4, opcode 1d for table: pg1_JTA, EQU: SEX
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode 1d for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 1d for table: pg1_R2, EQU: SEXB
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 130, alloc size: 3144
[build_decode_table]: idx = 4, opcode 1f for table: pg1_JTA, EQU: TFR
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 131, alloc size: 3168
[build_decode_table]: idx = 4, opcode 89 for table: pg1_JTA, EQU: ADC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode 89 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode 89 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 132, alloc size: 3192
[build_decode_table]: idx = 4, opcode c9 for table: pg1_JTA, EQU: ADC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 11, alloc size: 288
[build_decode_table]: idx = 4, opcode c9 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode c9 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode 99 for table: pg1_JTB, EQU: ADC
[add_opcode_to_table]: table pg1_JTB len: 5, alloc size: 144
[build_decode_table]: idx = 5, opcode a9 for table: pg1_JTB, EQU: ADC
[add_opcode_to_table]: table pg1_JTB len: 6, alloc size: 168
[build_decode_table]: idx = 6, opcode b9 for table: pg1_JTB, EQU: ADC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode 99 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 13, alloc size: 336
[build_decode_table]: idx = 5, opcode a9 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 14, alloc size: 360
[build_decode_table]: idx = 6, opcode b9 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 99 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode a9 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 8, alloc size: 216
[build_decode_table]: idx = 6, opcode b9 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 7, alloc size: 192
[build_decode_table]: idx = 4, opcode d9 for table: pg1_JTB, EQU: ADC
[add_opcode_to_table]: table pg1_JTB len: 8, alloc size: 216
[build_decode_table]: idx = 5, opcode e9 for table: pg1_JTB, EQU: ADC
[add_opcode_to_table]: table pg1_JTB len: 9, alloc size: 240
[build_decode_table]: idx = 6, opcode f9 for table: pg1_JTB, EQU: ADC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 15, alloc size: 384
[build_decode_table]: idx = 4, opcode d9 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 16, alloc size: 408
[build_decode_table]: idx = 5, opcode e9 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 17, alloc size: 432
[build_decode_table]: idx = 6, opcode f9 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode d9 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 10, alloc size: 264
[build_decode_table]: idx = 5, opcode e9 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 11, alloc size: 288
[build_decode_table]: idx = 6, opcode f9 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 133, alloc size: 3216
[build_decode_table]: idx = 4, opcode 8b for table: pg1_JTA, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode 8b for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode 8b for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 134, alloc size: 3240
[build_decode_table]: idx = 4, opcode cb for table: pg1_JTA, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 19, alloc size: 480
[build_decode_table]: idx = 4, opcode cb for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 13, alloc size: 336
[build_decode_table]: idx = 4, opcode cb for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 135, alloc size: 3264
[build_decode_table]: idx = 4, opcode c3 for table: pg1_JTA, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 20, alloc size: 504
[build_decode_table]: idx = 4, opcode c3 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode c3 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode 9b for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 11, alloc size: 288
[build_decode_table]: idx = 5, opcode ab for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 12, alloc size: 312
[build_decode_table]: idx = 6, opcode bb for table: pg1_JTB, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 21, alloc size: 528
[build_decode_table]: idx = 4, opcode 9b for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 22, alloc size: 552
[build_decode_table]: idx = 5, opcode ab for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 23, alloc size: 576
[build_decode_table]: idx = 6, opcode bb for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 15, alloc size: 384
[build_decode_table]: idx = 4, opcode 9b for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 16, alloc size: 408
[build_decode_table]: idx = 5, opcode ab for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 17, alloc size: 432
[build_decode_table]: idx = 6, opcode bb for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 13, alloc size: 336
[build_decode_table]: idx = 4, opcode db for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 14, alloc size: 360
[build_decode_table]: idx = 5, opcode eb for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 15, alloc size: 384
[build_decode_table]: idx = 6, opcode fb for table: pg1_JTB, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 24, alloc size: 600
[build_decode_table]: idx = 4, opcode db for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 25, alloc size: 624
[build_decode_table]: idx = 5, opcode eb for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 26, alloc size: 648
[build_decode_table]: idx = 6, opcode fb for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode db for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 19, alloc size: 480
[build_decode_table]: idx = 5, opcode eb for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 20, alloc size: 504
[build_decode_table]: idx = 6, opcode fb for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 16, alloc size: 408
[build_decode_table]: idx = 4, opcode d3 for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 17, alloc size: 432
[build_decode_table]: idx = 5, opcode e3 for table: pg1_JTB, EQU: ADD
[add_opcode_to_table]: table pg1_JTB len: 18, alloc size: 456
[build_decode_table]: idx = 6, opcode f3 for table: pg1_JTB, EQU: ADD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 27, alloc size: 672
[build_decode_table]: idx = 4, opcode d3 for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 28, alloc size: 696
[build_decode_table]: idx = 5, opcode e3 for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 29, alloc size: 720
[build_decode_table]: idx = 6, opcode f3 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 21, alloc size: 528
[build_decode_table]: idx = 4, opcode d3 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 22, alloc size: 552
[build_decode_table]: idx = 5, opcode e3 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 23, alloc size: 576
[build_decode_table]: idx = 6, opcode f3 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 136, alloc size: 3288
[build_decode_table]: idx = 4, opcode 84 for table: pg1_JTA, EQU: AND
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 30, alloc size: 744
[build_decode_table]: idx = 4, opcode 84 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 24, alloc size: 600
[build_decode_table]: idx = 4, opcode 84 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 137, alloc size: 3312
[build_decode_table]: idx = 4, opcode c4 for table: pg1_JTA, EQU: AND
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 31, alloc size: 768
[build_decode_table]: idx = 4, opcode c4 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 25, alloc size: 624
[build_decode_table]: idx = 4, opcode c4 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 19, alloc size: 480
[build_decode_table]: idx = 4, opcode 94 for table: pg1_JTB, EQU: AND
[add_opcode_to_table]: table pg1_JTB len: 20, alloc size: 504
[build_decode_table]: idx = 5, opcode a4 for table: pg1_JTB, EQU: AND
[add_opcode_to_table]: table pg1_JTB len: 21, alloc size: 528
[build_decode_table]: idx = 6, opcode b4 for table: pg1_JTB, EQU: AND
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 32, alloc size: 792
[build_decode_table]: idx = 4, opcode 94 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 33, alloc size: 816
[build_decode_table]: idx = 5, opcode a4 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 34, alloc size: 840
[build_decode_table]: idx = 6, opcode b4 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 26, alloc size: 648
[build_decode_table]: idx = 4, opcode 94 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 27, alloc size: 672
[build_decode_table]: idx = 5, opcode a4 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 28, alloc size: 696
[build_decode_table]: idx = 6, opcode b4 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 22, alloc size: 552
[build_decode_table]: idx = 4, opcode d4 for table: pg1_JTB, EQU: AND
[add_opcode_to_table]: table pg1_JTB len: 23, alloc size: 576
[build_decode_table]: idx = 5, opcode e4 for table: pg1_JTB, EQU: AND
[add_opcode_to_table]: table pg1_JTB len: 24, alloc size: 600
[build_decode_table]: idx = 6, opcode f4 for table: pg1_JTB, EQU: AND
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 35, alloc size: 864
[build_decode_table]: idx = 4, opcode d4 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 36, alloc size: 888
[build_decode_table]: idx = 5, opcode e4 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 37, alloc size: 912
[build_decode_table]: idx = 6, opcode f4 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 29, alloc size: 720
[build_decode_table]: idx = 4, opcode d4 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 30, alloc size: 744
[build_decode_table]: idx = 5, opcode e4 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 31, alloc size: 768
[build_decode_table]: idx = 6, opcode f4 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 138, alloc size: 3336
[build_decode_table]: idx = 4, opcode 1c for table: pg1_JTA, EQU: ANDCC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 38, alloc size: 936
[build_decode_table]: idx = 4, opcode 1c for table: pg1_R1, EQU: CCR
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 32, alloc size: 792
[build_decode_table]: idx = 4, opcode 1c for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 139, alloc size: 3360
[build_decode_table]: idx = 4, opcode 85 for table: pg1_JTA, EQU: BIT
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 39, alloc size: 960
[build_decode_table]: idx = 4, opcode 85 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 33, alloc size: 816
[build_decode_table]: idx = 4, opcode 85 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 140, alloc size: 3384
[build_decode_table]: idx = 4, opcode c5 for table: pg1_JTA, EQU: BIT
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 40, alloc size: 984
[build_decode_table]: idx = 4, opcode c5 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 34, alloc size: 840
[build_decode_table]: idx = 4, opcode c5 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 25, alloc size: 624
[build_decode_table]: idx = 4, opcode 95 for table: pg1_JTB, EQU: BIT
[add_opcode_to_table]: table pg1_JTB len: 26, alloc size: 648
[build_decode_table]: idx = 5, opcode a5 for table: pg1_JTB, EQU: BIT
[add_opcode_to_table]: table pg1_JTB len: 27, alloc size: 672
[build_decode_table]: idx = 6, opcode b5 for table: pg1_JTB, EQU: BIT
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 41, alloc size: 1008
[build_decode_table]: idx = 4, opcode 95 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 42, alloc size: 1032
[build_decode_table]: idx = 5, opcode a5 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 43, alloc size: 1056
[build_decode_table]: idx = 6, opcode b5 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 35, alloc size: 864
[build_decode_table]: idx = 4, opcode 95 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 36, alloc size: 888
[build_decode_table]: idx = 5, opcode a5 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 37, alloc size: 912
[build_decode_table]: idx = 6, opcode b5 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 28, alloc size: 696
[build_decode_table]: idx = 4, opcode d5 for table: pg1_JTB, EQU: BIT
[add_opcode_to_table]: table pg1_JTB len: 29, alloc size: 720
[build_decode_table]: idx = 5, opcode e5 for table: pg1_JTB, EQU: BIT
[add_opcode_to_table]: table pg1_JTB len: 30, alloc size: 744
[build_decode_table]: idx = 6, opcode f5 for table: pg1_JTB, EQU: BIT
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 44, alloc size: 1080
[build_decode_table]: idx = 4, opcode d5 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 45, alloc size: 1104
[build_decode_table]: idx = 5, opcode e5 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 46, alloc size: 1128
[build_decode_table]: idx = 6, opcode f5 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 38, alloc size: 936
[build_decode_table]: idx = 4, opcode d5 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 39, alloc size: 960
[build_decode_table]: idx = 5, opcode e5 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 40, alloc size: 984
[build_decode_table]: idx = 6, opcode f5 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 141, alloc size: 3408
[build_decode_table]: idx = 4, opcode 81 for table: pg1_JTA, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 47, alloc size: 1152
[build_decode_table]: idx = 4, opcode 81 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 41, alloc size: 1008
[build_decode_table]: idx = 4, opcode 81 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 142, alloc size: 3432
[build_decode_table]: idx = 4, opcode c1 for table: pg1_JTA, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 48, alloc size: 1176
[build_decode_table]: idx = 4, opcode c1 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 42, alloc size: 1032
[build_decode_table]: idx = 4, opcode c1 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 15, alloc size: 384
[build_decode_table]: idx = 4, opcode 83 for table: pg2_JTA, EQU: CMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 83 for table: pg2_R1, EQU: D
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 83 for table: pg2_R2, EQU: IDATA
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 8c for table: pg3_JTA, EQU: CMP
[find_table_by_name]: Table index 8, found table pg3_R1!
[add_opcode_to_table]: table pg3_R1 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 8c for table: pg3_R1, EQU: S
[find_table_by_name]: Table index 11, found table pg3_R2!
[add_opcode_to_table]: table pg3_R2 len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 8c for table: pg3_R2, EQU: IDATA
[find_table_by_name]: Table index 2, found table pg3_JTA!
[add_opcode_to_table]: table pg3_JTA len: 7, alloc size: 192
[build_decode_table]: idx = 4, opcode 83 for table: pg3_JTA, EQU: CMP
[find_table_by_name]: Table index 8, found table pg3_R1!
[add_opcode_to_table]: table pg3_R1 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 83 for table: pg3_R1, EQU: U
[find_table_by_name]: Table index 11, found table pg3_R2!
[add_opcode_to_table]: table pg3_R2 len: 1, alloc size: 48
[build_decode_table]: idx = 4, opcode 83 for table: pg3_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 143, alloc size: 3456
[build_decode_table]: idx = 4, opcode 8c for table: pg1_JTA, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 49, alloc size: 1200
[build_decode_table]: idx = 4, opcode 8c for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 43, alloc size: 1056
[build_decode_table]: idx = 4, opcode 8c for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 16, alloc size: 408
[build_decode_table]: idx = 4, opcode 8c for table: pg2_JTA, EQU: CMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 8c for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 8c for table: pg2_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 31, alloc size: 768
[build_decode_table]: idx = 4, opcode 91 for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 32, alloc size: 792
[build_decode_table]: idx = 5, opcode a1 for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 33, alloc size: 816
[build_decode_table]: idx = 6, opcode b1 for table: pg1_JTB, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 50, alloc size: 1224
[build_decode_table]: idx = 4, opcode 91 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 51, alloc size: 1248
[build_decode_table]: idx = 5, opcode a1 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 52, alloc size: 1272
[build_decode_table]: idx = 6, opcode b1 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 44, alloc size: 1080
[build_decode_table]: idx = 4, opcode 91 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 45, alloc size: 1104
[build_decode_table]: idx = 5, opcode a1 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 46, alloc size: 1128
[build_decode_table]: idx = 6, opcode b1 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 34, alloc size: 840
[build_decode_table]: idx = 4, opcode d1 for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 35, alloc size: 864
[build_decode_table]: idx = 5, opcode e1 for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 36, alloc size: 888
[build_decode_table]: idx = 6, opcode f1 for table: pg1_JTB, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 53, alloc size: 1296
[build_decode_table]: idx = 4, opcode d1 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 54, alloc size: 1320
[build_decode_table]: idx = 5, opcode e1 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 55, alloc size: 1344
[build_decode_table]: idx = 6, opcode f1 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 47, alloc size: 1152
[build_decode_table]: idx = 4, opcode d1 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 48, alloc size: 1176
[build_decode_table]: idx = 5, opcode e1 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 49, alloc size: 1200
[build_decode_table]: idx = 6, opcode f1 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 93 for table: pg2_JTB, EQU: CMP
[add_opcode_to_table]: table pg2_JTB len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode a3 for table: pg2_JTB, EQU: CMP
[add_opcode_to_table]: table pg2_JTB len: 2, alloc size: 72
[build_decode_table]: idx = 6, opcode b3 for table: pg2_JTB, EQU: CMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 93 for table: pg2_R1, EQU: D
[add_opcode_to_table]: table pg2_R1 len: 4, alloc size: 120
[build_decode_table]: idx = 5, opcode a3 for table: pg2_R1, EQU: D
[add_opcode_to_table]: table pg2_R1 len: 5, alloc size: 144
[build_decode_table]: idx = 6, opcode b3 for table: pg2_R1, EQU: D
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 93 for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 4, alloc size: 120
[build_decode_table]: idx = 5, opcode a3 for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 5, alloc size: 144
[build_decode_table]: idx = 6, opcode b3 for table: pg2_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 5, found table pg3_JTB!
[add_opcode_to_table]: table pg3_JTB len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 9c for table: pg3_JTB, EQU: CMP
[add_opcode_to_table]: table pg3_JTB len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode ac for table: pg3_JTB, EQU: CMP
[add_opcode_to_table]: table pg3_JTB len: 2, alloc size: 72
[build_decode_table]: idx = 6, opcode bc for table: pg3_JTB, EQU: CMP
[find_table_by_name]: Table index 8, found table pg3_R1!
[add_opcode_to_table]: table pg3_R1 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 9c for table: pg3_R1, EQU: S
[add_opcode_to_table]: table pg3_R1 len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode ac for table: pg3_R1, EQU: S
[add_opcode_to_table]: table pg3_R1 len: 4, alloc size: 120
[build_decode_table]: idx = 6, opcode bc for table: pg3_R1, EQU: S
[find_table_by_name]: Table index 11, found table pg3_R2!
[add_opcode_to_table]: table pg3_R2 len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 9c for table: pg3_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg3_R2 len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode ac for table: pg3_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg3_R2 len: 4, alloc size: 120
[build_decode_table]: idx = 6, opcode bc for table: pg3_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 5, found table pg3_JTB!
[add_opcode_to_table]: table pg3_JTB len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 93 for table: pg3_JTB, EQU: CMP
[add_opcode_to_table]: table pg3_JTB len: 4, alloc size: 120
[build_decode_table]: idx = 5, opcode a3 for table: pg3_JTB, EQU: CMP
[add_opcode_to_table]: table pg3_JTB len: 5, alloc size: 144
[build_decode_table]: idx = 6, opcode b3 for table: pg3_JTB, EQU: CMP
[find_table_by_name]: Table index 8, found table pg3_R1!
[add_opcode_to_table]: table pg3_R1 len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode 93 for table: pg3_R1, EQU: U
[add_opcode_to_table]: table pg3_R1 len: 6, alloc size: 168
[build_decode_table]: idx = 5, opcode a3 for table: pg3_R1, EQU: U
[add_opcode_to_table]: table pg3_R1 len: 7, alloc size: 192
[build_decode_table]: idx = 6, opcode b3 for table: pg3_R1, EQU: U
[find_table_by_name]: Table index 11, found table pg3_R2!
[add_opcode_to_table]: table pg3_R2 len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode 93 for table: pg3_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg3_R2 len: 6, alloc size: 168
[build_decode_table]: idx = 5, opcode a3 for table: pg3_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg3_R2 len: 7, alloc size: 192
[build_decode_table]: idx = 6, opcode b3 for table: pg3_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 37, alloc size: 912
[build_decode_table]: idx = 4, opcode 9c for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 38, alloc size: 936
[build_decode_table]: idx = 5, opcode ac for table: pg1_JTB, EQU: CMP
[add_opcode_to_table]: table pg1_JTB len: 39, alloc size: 960
[build_decode_table]: idx = 6, opcode bc for table: pg1_JTB, EQU: CMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 56, alloc size: 1368
[build_decode_table]: idx = 4, opcode 9c for table: pg1_R1, EQU: X
[add_opcode_to_table]: table pg1_R1 len: 57, alloc size: 1392
[build_decode_table]: idx = 5, opcode ac for table: pg1_R1, EQU: X
[add_opcode_to_table]: table pg1_R1 len: 58, alloc size: 1416
[build_decode_table]: idx = 6, opcode bc for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 50, alloc size: 1224
[build_decode_table]: idx = 4, opcode 9c for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 51, alloc size: 1248
[build_decode_table]: idx = 5, opcode ac for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 52, alloc size: 1272
[build_decode_table]: idx = 6, opcode bc for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 3, alloc size: 96
[build_decode_table]: idx = 4, opcode 9c for table: pg2_JTB, EQU: CMP
[add_opcode_to_table]: table pg2_JTB len: 4, alloc size: 120
[build_decode_table]: idx = 5, opcode ac for table: pg2_JTB, EQU: CMP
[add_opcode_to_table]: table pg2_JTB len: 5, alloc size: 144
[build_decode_table]: idx = 6, opcode bc for table: pg2_JTB, EQU: CMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 9c for table: pg2_R1, EQU: Y
[add_opcode_to_table]: table pg2_R1 len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode ac for table: pg2_R1, EQU: Y
[add_opcode_to_table]: table pg2_R1 len: 8, alloc size: 216
[build_decode_table]: idx = 6, opcode bc for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode 9c for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode ac for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 8, alloc size: 216
[build_decode_table]: idx = 6, opcode bc for table: pg2_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 144, alloc size: 3480
[build_decode_table]: idx = 4, opcode 88 for table: pg1_JTA, EQU: EOR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 59, alloc size: 1440
[build_decode_table]: idx = 4, opcode 88 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 53, alloc size: 1296
[build_decode_table]: idx = 4, opcode 88 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 145, alloc size: 3504
[build_decode_table]: idx = 4, opcode c8 for table: pg1_JTA, EQU: EOR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 60, alloc size: 1464
[build_decode_table]: idx = 4, opcode c8 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 54, alloc size: 1320
[build_decode_table]: idx = 4, opcode c8 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 40, alloc size: 984
[build_decode_table]: idx = 4, opcode 98 for table: pg1_JTB, EQU: EOR
[add_opcode_to_table]: table pg1_JTB len: 41, alloc size: 1008
[build_decode_table]: idx = 5, opcode a8 for table: pg1_JTB, EQU: EOR
[add_opcode_to_table]: table pg1_JTB len: 42, alloc size: 1032
[build_decode_table]: idx = 6, opcode b8 for table: pg1_JTB, EQU: EOR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 61, alloc size: 1488
[build_decode_table]: idx = 4, opcode 98 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 62, alloc size: 1512
[build_decode_table]: idx = 5, opcode a8 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 63, alloc size: 1536
[build_decode_table]: idx = 6, opcode b8 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 55, alloc size: 1344
[build_decode_table]: idx = 4, opcode 98 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 56, alloc size: 1368
[build_decode_table]: idx = 5, opcode a8 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 57, alloc size: 1392
[build_decode_table]: idx = 6, opcode b8 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 43, alloc size: 1056
[build_decode_table]: idx = 4, opcode d8 for table: pg1_JTB, EQU: EOR
[add_opcode_to_table]: table pg1_JTB len: 44, alloc size: 1080
[build_decode_table]: idx = 5, opcode e8 for table: pg1_JTB, EQU: EOR
[add_opcode_to_table]: table pg1_JTB len: 45, alloc size: 1104
[build_decode_table]: idx = 6, opcode f8 for table: pg1_JTB, EQU: EOR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 64, alloc size: 1560
[build_decode_table]: idx = 4, opcode d8 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 65, alloc size: 1584
[build_decode_table]: idx = 5, opcode e8 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 66, alloc size: 1608
[build_decode_table]: idx = 6, opcode f8 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 58, alloc size: 1416
[build_decode_table]: idx = 4, opcode d8 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 59, alloc size: 1440
[build_decode_table]: idx = 5, opcode e8 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 60, alloc size: 1464
[build_decode_table]: idx = 6, opcode f8 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 146, alloc size: 3528
[build_decode_table]: idx = 4, opcode 86 for table: pg1_JTA, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 67, alloc size: 1632
[build_decode_table]: idx = 4, opcode 86 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 61, alloc size: 1488
[build_decode_table]: idx = 4, opcode 86 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 147, alloc size: 3552
[build_decode_table]: idx = 4, opcode c6 for table: pg1_JTA, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 68, alloc size: 1656
[build_decode_table]: idx = 4, opcode c6 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 62, alloc size: 1512
[build_decode_table]: idx = 4, opcode c6 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 148, alloc size: 3576
[build_decode_table]: idx = 4, opcode cc for table: pg1_JTA, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 69, alloc size: 1680
[build_decode_table]: idx = 4, opcode cc for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 63, alloc size: 1536
[build_decode_table]: idx = 4, opcode cc for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 17, alloc size: 432
[build_decode_table]: idx = 4, opcode ce for table: pg2_JTA, EQU: LD
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode ce for table: pg2_R1, EQU: S
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode ce for table: pg2_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 149, alloc size: 3600
[build_decode_table]: idx = 4, opcode ce for table: pg1_JTA, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 70, alloc size: 1704
[build_decode_table]: idx = 4, opcode ce for table: pg1_R1, EQU: U
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 64, alloc size: 1560
[build_decode_table]: idx = 4, opcode ce for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 150, alloc size: 3624
[build_decode_table]: idx = 4, opcode 8e for table: pg1_JTA, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 71, alloc size: 1728
[build_decode_table]: idx = 4, opcode 8e for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 65, alloc size: 1584
[build_decode_table]: idx = 4, opcode 8e for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode 8e for table: pg2_JTA, EQU: LD
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode 8e for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode 8e for table: pg2_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 46, alloc size: 1128
[build_decode_table]: idx = 4, opcode 96 for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 47, alloc size: 1152
[build_decode_table]: idx = 5, opcode a6 for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 48, alloc size: 1176
[build_decode_table]: idx = 6, opcode b6 for table: pg1_JTB, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 72, alloc size: 1752
[build_decode_table]: idx = 4, opcode 96 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 73, alloc size: 1776
[build_decode_table]: idx = 5, opcode a6 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 74, alloc size: 1800
[build_decode_table]: idx = 6, opcode b6 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 66, alloc size: 1608
[build_decode_table]: idx = 4, opcode 96 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 67, alloc size: 1632
[build_decode_table]: idx = 5, opcode a6 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 68, alloc size: 1656
[build_decode_table]: idx = 6, opcode b6 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 49, alloc size: 1200
[build_decode_table]: idx = 4, opcode d6 for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 50, alloc size: 1224
[build_decode_table]: idx = 5, opcode e6 for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 51, alloc size: 1248
[build_decode_table]: idx = 6, opcode f6 for table: pg1_JTB, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 75, alloc size: 1824
[build_decode_table]: idx = 4, opcode d6 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 76, alloc size: 1848
[build_decode_table]: idx = 5, opcode e6 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 77, alloc size: 1872
[build_decode_table]: idx = 6, opcode f6 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 69, alloc size: 1680
[build_decode_table]: idx = 4, opcode d6 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 70, alloc size: 1704
[build_decode_table]: idx = 5, opcode e6 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 71, alloc size: 1728
[build_decode_table]: idx = 6, opcode f6 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 52, alloc size: 1272
[build_decode_table]: idx = 4, opcode dc for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 53, alloc size: 1296
[build_decode_table]: idx = 5, opcode ec for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 54, alloc size: 1320
[build_decode_table]: idx = 6, opcode fc for table: pg1_JTB, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 78, alloc size: 1896
[build_decode_table]: idx = 4, opcode dc for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 79, alloc size: 1920
[build_decode_table]: idx = 5, opcode ec for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 80, alloc size: 1944
[build_decode_table]: idx = 6, opcode fc for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 72, alloc size: 1752
[build_decode_table]: idx = 4, opcode dc for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 73, alloc size: 1776
[build_decode_table]: idx = 5, opcode ec for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 74, alloc size: 1800
[build_decode_table]: idx = 6, opcode fc for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode de for table: pg2_JTB, EQU: LD
[add_opcode_to_table]: table pg2_JTB len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode ee for table: pg2_JTB, EQU: LD
[add_opcode_to_table]: table pg2_JTB len: 8, alloc size: 216
[build_decode_table]: idx = 6, opcode fe for table: pg2_JTB, EQU: LD
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 11, alloc size: 288
[build_decode_table]: idx = 4, opcode de for table: pg2_R1, EQU: S
[add_opcode_to_table]: table pg2_R1 len: 12, alloc size: 312
[build_decode_table]: idx = 5, opcode ee for table: pg2_R1, EQU: S
[add_opcode_to_table]: table pg2_R1 len: 13, alloc size: 336
[build_decode_table]: idx = 6, opcode fe for table: pg2_R1, EQU: S
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 11, alloc size: 288
[build_decode_table]: idx = 4, opcode de for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 12, alloc size: 312
[build_decode_table]: idx = 5, opcode ee for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 13, alloc size: 336
[build_decode_table]: idx = 6, opcode fe for table: pg2_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 55, alloc size: 1344
[build_decode_table]: idx = 4, opcode de for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 56, alloc size: 1368
[build_decode_table]: idx = 5, opcode ee for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 57, alloc size: 1392
[build_decode_table]: idx = 6, opcode fe for table: pg1_JTB, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 81, alloc size: 1968
[build_decode_table]: idx = 4, opcode de for table: pg1_R1, EQU: U
[add_opcode_to_table]: table pg1_R1 len: 82, alloc size: 1992
[build_decode_table]: idx = 5, opcode ee for table: pg1_R1, EQU: U
[add_opcode_to_table]: table pg1_R1 len: 83, alloc size: 2016
[build_decode_table]: idx = 6, opcode fe for table: pg1_R1, EQU: U
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 75, alloc size: 1824
[build_decode_table]: idx = 4, opcode de for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 76, alloc size: 1848
[build_decode_table]: idx = 5, opcode ee for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 77, alloc size: 1872
[build_decode_table]: idx = 6, opcode fe for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 58, alloc size: 1416
[build_decode_table]: idx = 4, opcode 9e for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 59, alloc size: 1440
[build_decode_table]: idx = 5, opcode ae for table: pg1_JTB, EQU: LD
[add_opcode_to_table]: table pg1_JTB len: 60, alloc size: 1464
[build_decode_table]: idx = 6, opcode be for table: pg1_JTB, EQU: LD
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 84, alloc size: 2040
[build_decode_table]: idx = 4, opcode 9e for table: pg1_R1, EQU: X
[add_opcode_to_table]: table pg1_R1 len: 85, alloc size: 2064
[build_decode_table]: idx = 5, opcode ae for table: pg1_R1, EQU: X
[add_opcode_to_table]: table pg1_R1 len: 86, alloc size: 2088
[build_decode_table]: idx = 6, opcode be for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 78, alloc size: 1896
[build_decode_table]: idx = 4, opcode 9e for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 79, alloc size: 1920
[build_decode_table]: idx = 5, opcode ae for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 80, alloc size: 1944
[build_decode_table]: idx = 6, opcode be for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 9, alloc size: 240
[build_decode_table]: idx = 4, opcode 9e for table: pg2_JTB, EQU: LD
[add_opcode_to_table]: table pg2_JTB len: 10, alloc size: 264
[build_decode_table]: idx = 5, opcode ae for table: pg2_JTB, EQU: LD
[add_opcode_to_table]: table pg2_JTB len: 11, alloc size: 288
[build_decode_table]: idx = 6, opcode be for table: pg2_JTB, EQU: LD
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode 9e for table: pg2_R1, EQU: Y
[add_opcode_to_table]: table pg2_R1 len: 15, alloc size: 384
[build_decode_table]: idx = 5, opcode ae for table: pg2_R1, EQU: Y
[add_opcode_to_table]: table pg2_R1 len: 16, alloc size: 408
[build_decode_table]: idx = 6, opcode be for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode 9e for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 15, alloc size: 384
[build_decode_table]: idx = 5, opcode ae for table: pg2_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg2_R2 len: 16, alloc size: 408
[build_decode_table]: idx = 6, opcode be for table: pg2_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 151, alloc size: 3648
[build_decode_table]: idx = 4, opcode 8a for table: pg1_JTA, EQU: OR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 87, alloc size: 2112
[build_decode_table]: idx = 4, opcode 8a for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 81, alloc size: 1968
[build_decode_table]: idx = 4, opcode 8a for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 152, alloc size: 3672
[build_decode_table]: idx = 4, opcode ca for table: pg1_JTA, EQU: OR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 88, alloc size: 2136
[build_decode_table]: idx = 4, opcode ca for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 82, alloc size: 1992
[build_decode_table]: idx = 4, opcode ca for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 61, alloc size: 1488
[build_decode_table]: idx = 4, opcode 9a for table: pg1_JTB, EQU: OR
[add_opcode_to_table]: table pg1_JTB len: 62, alloc size: 1512
[build_decode_table]: idx = 5, opcode aa for table: pg1_JTB, EQU: OR
[add_opcode_to_table]: table pg1_JTB len: 63, alloc size: 1536
[build_decode_table]: idx = 6, opcode ba for table: pg1_JTB, EQU: OR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 89, alloc size: 2160
[build_decode_table]: idx = 4, opcode 9a for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 90, alloc size: 2184
[build_decode_table]: idx = 5, opcode aa for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 91, alloc size: 2208
[build_decode_table]: idx = 6, opcode ba for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 83, alloc size: 2016
[build_decode_table]: idx = 4, opcode 9a for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 84, alloc size: 2040
[build_decode_table]: idx = 5, opcode aa for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 85, alloc size: 2064
[build_decode_table]: idx = 6, opcode ba for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 64, alloc size: 1560
[build_decode_table]: idx = 4, opcode da for table: pg1_JTB, EQU: OR
[add_opcode_to_table]: table pg1_JTB len: 65, alloc size: 1584
[build_decode_table]: idx = 5, opcode ea for table: pg1_JTB, EQU: OR
[add_opcode_to_table]: table pg1_JTB len: 66, alloc size: 1608
[build_decode_table]: idx = 6, opcode fa for table: pg1_JTB, EQU: OR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 92, alloc size: 2232
[build_decode_table]: idx = 4, opcode da for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 93, alloc size: 2256
[build_decode_table]: idx = 5, opcode ea for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 94, alloc size: 2280
[build_decode_table]: idx = 6, opcode fa for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 86, alloc size: 2088
[build_decode_table]: idx = 4, opcode da for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 87, alloc size: 2112
[build_decode_table]: idx = 5, opcode ea for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 88, alloc size: 2136
[build_decode_table]: idx = 6, opcode fa for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 153, alloc size: 3696
[build_decode_table]: idx = 4, opcode 1a for table: pg1_JTA, EQU: ORCC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 95, alloc size: 2304
[build_decode_table]: idx = 4, opcode 1a for table: pg1_R1, EQU: CCR
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 89, alloc size: 2160
[build_decode_table]: idx = 4, opcode 1a for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 154, alloc size: 3720
[build_decode_table]: idx = 4, opcode 82 for table: pg1_JTA, EQU: SBC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 96, alloc size: 2328
[build_decode_table]: idx = 4, opcode 82 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 90, alloc size: 2184
[build_decode_table]: idx = 4, opcode 82 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 155, alloc size: 3744
[build_decode_table]: idx = 4, opcode c2 for table: pg1_JTA, EQU: SBC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 97, alloc size: 2352
[build_decode_table]: idx = 4, opcode c2 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 91, alloc size: 2208
[build_decode_table]: idx = 4, opcode c2 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 67, alloc size: 1632
[build_decode_table]: idx = 4, opcode 92 for table: pg1_JTB, EQU: SBC
[add_opcode_to_table]: table pg1_JTB len: 68, alloc size: 1656
[build_decode_table]: idx = 5, opcode a2 for table: pg1_JTB, EQU: SBC
[add_opcode_to_table]: table pg1_JTB len: 69, alloc size: 1680
[build_decode_table]: idx = 6, opcode b2 for table: pg1_JTB, EQU: SBC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 98, alloc size: 2376
[build_decode_table]: idx = 4, opcode 92 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 99, alloc size: 2400
[build_decode_table]: idx = 5, opcode a2 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 100, alloc size: 2424
[build_decode_table]: idx = 6, opcode b2 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 92, alloc size: 2232
[build_decode_table]: idx = 4, opcode 92 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 93, alloc size: 2256
[build_decode_table]: idx = 5, opcode a2 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 94, alloc size: 2280
[build_decode_table]: idx = 6, opcode b2 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 70, alloc size: 1704
[build_decode_table]: idx = 4, opcode d2 for table: pg1_JTB, EQU: SBC
[add_opcode_to_table]: table pg1_JTB len: 71, alloc size: 1728
[build_decode_table]: idx = 5, opcode e2 for table: pg1_JTB, EQU: SBC
[add_opcode_to_table]: table pg1_JTB len: 72, alloc size: 1752
[build_decode_table]: idx = 6, opcode f2 for table: pg1_JTB, EQU: SBC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 101, alloc size: 2448
[build_decode_table]: idx = 4, opcode d2 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 102, alloc size: 2472
[build_decode_table]: idx = 5, opcode e2 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 103, alloc size: 2496
[build_decode_table]: idx = 6, opcode f2 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 95, alloc size: 2304
[build_decode_table]: idx = 4, opcode d2 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 96, alloc size: 2328
[build_decode_table]: idx = 5, opcode e2 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 97, alloc size: 2352
[build_decode_table]: idx = 6, opcode f2 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 156, alloc size: 3768
[build_decode_table]: idx = 4, opcode 80 for table: pg1_JTA, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 104, alloc size: 2520
[build_decode_table]: idx = 4, opcode 80 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 98, alloc size: 2376
[build_decode_table]: idx = 4, opcode 80 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 157, alloc size: 3792
[build_decode_table]: idx = 4, opcode c0 for table: pg1_JTA, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 105, alloc size: 2544
[build_decode_table]: idx = 4, opcode c0 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 99, alloc size: 2400
[build_decode_table]: idx = 4, opcode c0 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 158, alloc size: 3816
[build_decode_table]: idx = 4, opcode 83 for table: pg1_JTA, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 106, alloc size: 2568
[build_decode_table]: idx = 4, opcode 83 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 100, alloc size: 2424
[build_decode_table]: idx = 4, opcode 83 for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 73, alloc size: 1776
[build_decode_table]: idx = 4, opcode 90 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 74, alloc size: 1800
[build_decode_table]: idx = 5, opcode a0 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 75, alloc size: 1824
[build_decode_table]: idx = 6, opcode b0 for table: pg1_JTB, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 107, alloc size: 2592
[build_decode_table]: idx = 4, opcode 90 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 108, alloc size: 2616
[build_decode_table]: idx = 5, opcode a0 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 109, alloc size: 2640
[build_decode_table]: idx = 6, opcode b0 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 101, alloc size: 2448
[build_decode_table]: idx = 4, opcode 90 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 102, alloc size: 2472
[build_decode_table]: idx = 5, opcode a0 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 103, alloc size: 2496
[build_decode_table]: idx = 6, opcode b0 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 76, alloc size: 1848
[build_decode_table]: idx = 4, opcode d0 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 77, alloc size: 1872
[build_decode_table]: idx = 5, opcode e0 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 78, alloc size: 1896
[build_decode_table]: idx = 6, opcode f0 for table: pg1_JTB, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 110, alloc size: 2664
[build_decode_table]: idx = 4, opcode d0 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 111, alloc size: 2688
[build_decode_table]: idx = 5, opcode e0 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 112, alloc size: 2712
[build_decode_table]: idx = 6, opcode f0 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 104, alloc size: 2520
[build_decode_table]: idx = 4, opcode d0 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 105, alloc size: 2544
[build_decode_table]: idx = 5, opcode e0 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 106, alloc size: 2568
[build_decode_table]: idx = 6, opcode f0 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 79, alloc size: 1920
[build_decode_table]: idx = 4, opcode 93 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 80, alloc size: 1944
[build_decode_table]: idx = 5, opcode a3 for table: pg1_JTB, EQU: SUB
[add_opcode_to_table]: table pg1_JTB len: 81, alloc size: 1968
[build_decode_table]: idx = 6, opcode b3 for table: pg1_JTB, EQU: SUB
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 113, alloc size: 2736
[build_decode_table]: idx = 4, opcode 93 for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 114, alloc size: 2760
[build_decode_table]: idx = 5, opcode a3 for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 115, alloc size: 2784
[build_decode_table]: idx = 6, opcode b3 for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 107, alloc size: 2592
[build_decode_table]: idx = 4, opcode 93 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 108, alloc size: 2616
[build_decode_table]: idx = 5, opcode a3 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 109, alloc size: 2640
[build_decode_table]: idx = 6, opcode b3 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 159, alloc size: 3840
[build_decode_table]: idx = 4, opcode 97 for table: pg1_JTA, EQU: ST
[add_opcode_to_table]: table pg1_JTA len: 160, alloc size: 3864
[build_decode_table]: idx = 5, opcode b7 for table: pg1_JTA, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 116, alloc size: 2808
[build_decode_table]: idx = 4, opcode 97 for table: pg1_R1, EQU: A
[add_opcode_to_table]: table pg1_R1 len: 117, alloc size: 2832
[build_decode_table]: idx = 5, opcode b7 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode 97 for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode b7 for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 161, alloc size: 3888
[build_decode_table]: idx = 4, opcode d7 for table: pg1_JTA, EQU: ST
[add_opcode_to_table]: table pg1_JTA len: 162, alloc size: 3912
[build_decode_table]: idx = 5, opcode f7 for table: pg1_JTA, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 118, alloc size: 2856
[build_decode_table]: idx = 4, opcode d7 for table: pg1_R1, EQU: B
[add_opcode_to_table]: table pg1_R1 len: 119, alloc size: 2880
[build_decode_table]: idx = 5, opcode f7 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode d7 for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode f7 for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 163, alloc size: 3936
[build_decode_table]: idx = 4, opcode dd for table: pg1_JTA, EQU: ST
[add_opcode_to_table]: table pg1_JTA len: 164, alloc size: 3960
[build_decode_table]: idx = 5, opcode fd for table: pg1_JTA, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 120, alloc size: 2904
[build_decode_table]: idx = 4, opcode dd for table: pg1_R1, EQU: D
[add_opcode_to_table]: table pg1_R1 len: 121, alloc size: 2928
[build_decode_table]: idx = 5, opcode fd for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode dd for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 5, alloc size: 144
[build_decode_table]: idx = 5, opcode fd for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 19, alloc size: 480
[build_decode_table]: idx = 4, opcode df for table: pg2_JTA, EQU: ST
[add_opcode_to_table]: table pg2_JTA len: 20, alloc size: 504
[build_decode_table]: idx = 5, opcode ff for table: pg2_JTA, EQU: ST
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 17, alloc size: 432
[build_decode_table]: idx = 4, opcode df for table: pg2_R1, EQU: S
[add_opcode_to_table]: table pg2_R1 len: 18, alloc size: 456
[build_decode_table]: idx = 5, opcode ff for table: pg2_R1, EQU: S
[find_table_by_name]: Table index 13, found table pg2_AR!
[add_opcode_to_table]: table pg2_AR len: 0, alloc size: 24
[build_decode_table]: idx = 4, opcode df for table: pg2_AR, EQU: IDATA
[add_opcode_to_table]: table pg2_AR len: 1, alloc size: 48
[build_decode_table]: idx = 5, opcode ff for table: pg2_AR, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 165, alloc size: 3984
[build_decode_table]: idx = 4, opcode df for table: pg1_JTA, EQU: ST
[add_opcode_to_table]: table pg1_JTA len: 166, alloc size: 4008
[build_decode_table]: idx = 5, opcode ff for table: pg1_JTA, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 122, alloc size: 2952
[build_decode_table]: idx = 4, opcode df for table: pg1_R1, EQU: U
[add_opcode_to_table]: table pg1_R1 len: 123, alloc size: 2976
[build_decode_table]: idx = 5, opcode ff for table: pg1_R1, EQU: U
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 6, alloc size: 168
[build_decode_table]: idx = 4, opcode df for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 7, alloc size: 192
[build_decode_table]: idx = 5, opcode ff for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 167, alloc size: 4032
[build_decode_table]: idx = 4, opcode 9f for table: pg1_JTA, EQU: ST
[add_opcode_to_table]: table pg1_JTA len: 168, alloc size: 4056
[build_decode_table]: idx = 5, opcode bf for table: pg1_JTA, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 124, alloc size: 3000
[build_decode_table]: idx = 4, opcode 9f for table: pg1_R1, EQU: X
[add_opcode_to_table]: table pg1_R1 len: 125, alloc size: 3024
[build_decode_table]: idx = 5, opcode bf for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 8, alloc size: 216
[build_decode_table]: idx = 4, opcode 9f for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 9, alloc size: 240
[build_decode_table]: idx = 5, opcode bf for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 21, alloc size: 528
[build_decode_table]: idx = 4, opcode 9f for table: pg2_JTA, EQU: ST
[add_opcode_to_table]: table pg2_JTA len: 22, alloc size: 552
[build_decode_table]: idx = 5, opcode bf for table: pg2_JTA, EQU: ST
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 19, alloc size: 480
[build_decode_table]: idx = 4, opcode 9f for table: pg2_R1, EQU: Y
[add_opcode_to_table]: table pg2_R1 len: 20, alloc size: 504
[build_decode_table]: idx = 5, opcode bf for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 13, found table pg2_AR!
[add_opcode_to_table]: table pg2_AR len: 2, alloc size: 72
[build_decode_table]: idx = 4, opcode 9f for table: pg2_AR, EQU: IDATA
[add_opcode_to_table]: table pg2_AR len: 3, alloc size: 96
[build_decode_table]: idx = 5, opcode bf for table: pg2_AR, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 82, alloc size: 1992
[build_decode_table]: idx = 4, opcode a7 for table: pg1_JTB, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 126, alloc size: 3048
[build_decode_table]: idx = 4, opcode a7 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 10, alloc size: 264
[build_decode_table]: idx = 4, opcode a7 for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 83, alloc size: 2016
[build_decode_table]: idx = 4, opcode e7 for table: pg1_JTB, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 127, alloc size: 3072
[build_decode_table]: idx = 4, opcode e7 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 11, alloc size: 288
[build_decode_table]: idx = 4, opcode e7 for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 84, alloc size: 2040
[build_decode_table]: idx = 4, opcode ed for table: pg1_JTB, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 128, alloc size: 3096
[build_decode_table]: idx = 4, opcode ed for table: pg1_R1, EQU: D
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode ed for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 12, alloc size: 312
[build_decode_table]: idx = 4, opcode ef for table: pg2_JTB, EQU: ST
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 21, alloc size: 528
[build_decode_table]: idx = 4, opcode ef for table: pg2_R1, EQU: S
[find_table_by_name]: Table index 13, found table pg2_AR!
[add_opcode_to_table]: table pg2_AR len: 4, alloc size: 120
[build_decode_table]: idx = 4, opcode ef for table: pg2_AR, EQU: EA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 85, alloc size: 2064
[build_decode_table]: idx = 4, opcode ef for table: pg1_JTB, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 129, alloc size: 3120
[build_decode_table]: idx = 4, opcode ef for table: pg1_R1, EQU: U
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 13, alloc size: 336
[build_decode_table]: idx = 4, opcode ef for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 86, alloc size: 2088
[build_decode_table]: idx = 4, opcode af for table: pg1_JTB, EQU: ST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 130, alloc size: 3144
[build_decode_table]: idx = 4, opcode af for table: pg1_R1, EQU: X
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode af for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 13, alloc size: 336
[build_decode_table]: idx = 4, opcode af for table: pg2_JTB, EQU: ST
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 22, alloc size: 552
[build_decode_table]: idx = 4, opcode af for table: pg2_R1, EQU: Y
[find_table_by_name]: Table index 13, found table pg2_AR!
[add_opcode_to_table]: table pg2_AR len: 5, alloc size: 144
[build_decode_table]: idx = 4, opcode af for table: pg2_AR, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 169, alloc size: 4080
[build_decode_table]: idx = 4, opcode 48 for table: pg1_JTA, EQU: ASL_LSL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 131, alloc size: 3168
[build_decode_table]: idx = 4, opcode 48 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 170, alloc size: 4104
[build_decode_table]: idx = 4, opcode 58 for table: pg1_JTA, EQU: ASL_LSL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 132, alloc size: 3192
[build_decode_table]: idx = 4, opcode 58 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 87, alloc size: 2112
[build_decode_table]: idx = 4, opcode 8 for table: pg1_JTB, EQU: ASL_LSL
[add_opcode_to_table]: table pg1_JTB len: 88, alloc size: 2136
[build_decode_table]: idx = 5, opcode 68 for table: pg1_JTB, EQU: ASL_LSL
[add_opcode_to_table]: table pg1_JTB len: 89, alloc size: 2160
[build_decode_table]: idx = 6, opcode 78 for table: pg1_JTB, EQU: ASL_LSL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 133, alloc size: 3216
[build_decode_table]: idx = 4, opcode 8 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 134, alloc size: 3240
[build_decode_table]: idx = 5, opcode 68 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 135, alloc size: 3264
[build_decode_table]: idx = 6, opcode 78 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 171, alloc size: 4128
[build_decode_table]: idx = 4, opcode 47 for table: pg1_JTA, EQU: ASR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 136, alloc size: 3288
[build_decode_table]: idx = 4, opcode 47 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 172, alloc size: 4152
[build_decode_table]: idx = 4, opcode 57 for table: pg1_JTA, EQU: ASR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 137, alloc size: 3312
[build_decode_table]: idx = 4, opcode 57 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 90, alloc size: 2184
[build_decode_table]: idx = 4, opcode 7 for table: pg1_JTB, EQU: ASR
[add_opcode_to_table]: table pg1_JTB len: 91, alloc size: 2208
[build_decode_table]: idx = 5, opcode 67 for table: pg1_JTB, EQU: ASR
[add_opcode_to_table]: table pg1_JTB len: 92, alloc size: 2232
[build_decode_table]: idx = 6, opcode 77 for table: pg1_JTB, EQU: ASR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 138, alloc size: 3336
[build_decode_table]: idx = 4, opcode 7 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 139, alloc size: 3360
[build_decode_table]: idx = 5, opcode 67 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 140, alloc size: 3384
[build_decode_table]: idx = 6, opcode 77 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 173, alloc size: 4176
[build_decode_table]: idx = 4, opcode 4f for table: pg1_JTA, EQU: CLR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 141, alloc size: 3408
[build_decode_table]: idx = 4, opcode 4f for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 174, alloc size: 4200
[build_decode_table]: idx = 4, opcode 5f for table: pg1_JTA, EQU: CLR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 142, alloc size: 3432
[build_decode_table]: idx = 4, opcode 5f for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 175, alloc size: 4224
[build_decode_table]: idx = 4, opcode f for table: pg1_JTA, EQU: CLR
[add_opcode_to_table]: table pg1_JTA len: 176, alloc size: 4248
[build_decode_table]: idx = 5, opcode 7f for table: pg1_JTA, EQU: CLR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 143, alloc size: 3456
[build_decode_table]: idx = 4, opcode f for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 144, alloc size: 3480
[build_decode_table]: idx = 5, opcode 7f for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 15, alloc size: 384
[build_decode_table]: idx = 4, opcode f for table: pg1_AR, EQU: IDATA
[add_opcode_to_table]: table pg1_AR len: 16, alloc size: 408
[build_decode_table]: idx = 5, opcode 7f for table: pg1_AR, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 93, alloc size: 2256
[build_decode_table]: idx = 4, opcode 6f for table: pg1_JTB, EQU: CLR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 145, alloc size: 3504
[build_decode_table]: idx = 4, opcode 6f for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 17, alloc size: 432
[build_decode_table]: idx = 4, opcode 6f for table: pg1_AR, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 177, alloc size: 4272
[build_decode_table]: idx = 4, opcode 43 for table: pg1_JTA, EQU: COM
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 146, alloc size: 3528
[build_decode_table]: idx = 4, opcode 43 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 110, alloc size: 2664
[build_decode_table]: idx = 4, opcode 43 for table: pg1_R2, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 178, alloc size: 4296
[build_decode_table]: idx = 4, opcode 53 for table: pg1_JTA, EQU: COM
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 147, alloc size: 3552
[build_decode_table]: idx = 4, opcode 53 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 111, alloc size: 2688
[build_decode_table]: idx = 4, opcode 53 for table: pg1_R2, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 94, alloc size: 2280
[build_decode_table]: idx = 4, opcode 3 for table: pg1_JTB, EQU: COM
[add_opcode_to_table]: table pg1_JTB len: 95, alloc size: 2304
[build_decode_table]: idx = 5, opcode 63 for table: pg1_JTB, EQU: COM
[add_opcode_to_table]: table pg1_JTB len: 96, alloc size: 2328
[build_decode_table]: idx = 6, opcode 73 for table: pg1_JTB, EQU: COM
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 148, alloc size: 3576
[build_decode_table]: idx = 4, opcode 3 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 149, alloc size: 3600
[build_decode_table]: idx = 5, opcode 63 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 150, alloc size: 3624
[build_decode_table]: idx = 6, opcode 73 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 112, alloc size: 2712
[build_decode_table]: idx = 4, opcode 3 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 113, alloc size: 2736
[build_decode_table]: idx = 5, opcode 63 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 114, alloc size: 2760
[build_decode_table]: idx = 6, opcode 73 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 179, alloc size: 4320
[build_decode_table]: idx = 4, opcode 4a for table: pg1_JTA, EQU: DEC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 151, alloc size: 3648
[build_decode_table]: idx = 4, opcode 4a for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 180, alloc size: 4344
[build_decode_table]: idx = 4, opcode 5a for table: pg1_JTA, EQU: DEC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 152, alloc size: 3672
[build_decode_table]: idx = 4, opcode 5a for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 97, alloc size: 2352
[build_decode_table]: idx = 4, opcode a for table: pg1_JTB, EQU: DEC
[add_opcode_to_table]: table pg1_JTB len: 98, alloc size: 2376
[build_decode_table]: idx = 5, opcode 6a for table: pg1_JTB, EQU: DEC
[add_opcode_to_table]: table pg1_JTB len: 99, alloc size: 2400
[build_decode_table]: idx = 6, opcode 7a for table: pg1_JTB, EQU: DEC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 153, alloc size: 3696
[build_decode_table]: idx = 4, opcode a for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 154, alloc size: 3720
[build_decode_table]: idx = 5, opcode 6a for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 155, alloc size: 3744
[build_decode_table]: idx = 6, opcode 7a for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 181, alloc size: 4368
[build_decode_table]: idx = 4, opcode 4c for table: pg1_JTA, EQU: INC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 156, alloc size: 3768
[build_decode_table]: idx = 4, opcode 4c for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 182, alloc size: 4392
[build_decode_table]: idx = 4, opcode 5c for table: pg1_JTA, EQU: INC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 157, alloc size: 3792
[build_decode_table]: idx = 4, opcode 5c for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 100, alloc size: 2424
[build_decode_table]: idx = 4, opcode c for table: pg1_JTB, EQU: INC
[add_opcode_to_table]: table pg1_JTB len: 101, alloc size: 2448
[build_decode_table]: idx = 5, opcode 6c for table: pg1_JTB, EQU: INC
[add_opcode_to_table]: table pg1_JTB len: 102, alloc size: 2472
[build_decode_table]: idx = 6, opcode 7c for table: pg1_JTB, EQU: INC
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 158, alloc size: 3816
[build_decode_table]: idx = 4, opcode c for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 159, alloc size: 3840
[build_decode_table]: idx = 5, opcode 6c for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 160, alloc size: 3864
[build_decode_table]: idx = 6, opcode 7c for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 183, alloc size: 4416
[build_decode_table]: idx = 4, opcode 44 for table: pg1_JTA, EQU: LSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 161, alloc size: 3888
[build_decode_table]: idx = 4, opcode 44 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 184, alloc size: 4440
[build_decode_table]: idx = 4, opcode 54 for table: pg1_JTA, EQU: LSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 162, alloc size: 3912
[build_decode_table]: idx = 4, opcode 54 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 103, alloc size: 2496
[build_decode_table]: idx = 4, opcode 4 for table: pg1_JTB, EQU: LSR
[add_opcode_to_table]: table pg1_JTB len: 104, alloc size: 2520
[build_decode_table]: idx = 5, opcode 64 for table: pg1_JTB, EQU: LSR
[add_opcode_to_table]: table pg1_JTB len: 105, alloc size: 2544
[build_decode_table]: idx = 6, opcode 74 for table: pg1_JTB, EQU: LSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 163, alloc size: 3936
[build_decode_table]: idx = 4, opcode 4 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 164, alloc size: 3960
[build_decode_table]: idx = 5, opcode 64 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 165, alloc size: 3984
[build_decode_table]: idx = 6, opcode 74 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 185, alloc size: 4464
[build_decode_table]: idx = 4, opcode 40 for table: pg1_JTA, EQU: NEG
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 166, alloc size: 4008
[build_decode_table]: idx = 4, opcode 40 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 115, alloc size: 2784
[build_decode_table]: idx = 4, opcode 40 for table: pg1_R2, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 186, alloc size: 4488
[build_decode_table]: idx = 4, opcode 50 for table: pg1_JTA, EQU: NEG
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 167, alloc size: 4032
[build_decode_table]: idx = 4, opcode 50 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 116, alloc size: 2808
[build_decode_table]: idx = 4, opcode 50 for table: pg1_R2, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 106, alloc size: 2568
[build_decode_table]: idx = 4, opcode 0 for table: pg1_JTB, EQU: NEG
[add_opcode_to_table]: table pg1_JTB len: 107, alloc size: 2592
[build_decode_table]: idx = 5, opcode 60 for table: pg1_JTB, EQU: NEG
[add_opcode_to_table]: table pg1_JTB len: 108, alloc size: 2616
[build_decode_table]: idx = 6, opcode 70 for table: pg1_JTB, EQU: NEG
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 168, alloc size: 4056
[build_decode_table]: idx = 4, opcode 0 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 169, alloc size: 4080
[build_decode_table]: idx = 5, opcode 60 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 170, alloc size: 4104
[build_decode_table]: idx = 6, opcode 70 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 117, alloc size: 2832
[build_decode_table]: idx = 4, opcode 0 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 118, alloc size: 2856
[build_decode_table]: idx = 5, opcode 60 for table: pg1_R2, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R2 len: 119, alloc size: 2880
[build_decode_table]: idx = 6, opcode 70 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 187, alloc size: 4512
[build_decode_table]: idx = 4, opcode 49 for table: pg1_JTA, EQU: ROL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 171, alloc size: 4128
[build_decode_table]: idx = 4, opcode 49 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 188, alloc size: 4536
[build_decode_table]: idx = 4, opcode 59 for table: pg1_JTA, EQU: ROL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 172, alloc size: 4152
[build_decode_table]: idx = 4, opcode 59 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 109, alloc size: 2640
[build_decode_table]: idx = 4, opcode 9 for table: pg1_JTB, EQU: ROL
[add_opcode_to_table]: table pg1_JTB len: 110, alloc size: 2664
[build_decode_table]: idx = 5, opcode 69 for table: pg1_JTB, EQU: ROL
[add_opcode_to_table]: table pg1_JTB len: 111, alloc size: 2688
[build_decode_table]: idx = 6, opcode 79 for table: pg1_JTB, EQU: ROL
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 173, alloc size: 4176
[build_decode_table]: idx = 4, opcode 9 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 174, alloc size: 4200
[build_decode_table]: idx = 5, opcode 69 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 175, alloc size: 4224
[build_decode_table]: idx = 6, opcode 79 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 189, alloc size: 4560
[build_decode_table]: idx = 4, opcode 46 for table: pg1_JTA, EQU: ROR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 176, alloc size: 4248
[build_decode_table]: idx = 4, opcode 46 for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 190, alloc size: 4584
[build_decode_table]: idx = 4, opcode 56 for table: pg1_JTA, EQU: ROR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 177, alloc size: 4272
[build_decode_table]: idx = 4, opcode 56 for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 112, alloc size: 2712
[build_decode_table]: idx = 4, opcode 6 for table: pg1_JTB, EQU: ROR
[add_opcode_to_table]: table pg1_JTB len: 113, alloc size: 2736
[build_decode_table]: idx = 5, opcode 66 for table: pg1_JTB, EQU: ROR
[add_opcode_to_table]: table pg1_JTB len: 114, alloc size: 2760
[build_decode_table]: idx = 6, opcode 76 for table: pg1_JTB, EQU: ROR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 178, alloc size: 4296
[build_decode_table]: idx = 4, opcode 6 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 179, alloc size: 4320
[build_decode_table]: idx = 5, opcode 66 for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 180, alloc size: 4344
[build_decode_table]: idx = 6, opcode 76 for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 191, alloc size: 4608
[build_decode_table]: idx = 4, opcode 4d for table: pg1_JTA, EQU: TST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 181, alloc size: 4368
[build_decode_table]: idx = 4, opcode 4d for table: pg1_R1, EQU: A
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 192, alloc size: 4632
[build_decode_table]: idx = 4, opcode 5d for table: pg1_JTA, EQU: TST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 182, alloc size: 4392
[build_decode_table]: idx = 4, opcode 5d for table: pg1_R1, EQU: B
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 115, alloc size: 2784
[build_decode_table]: idx = 4, opcode d for table: pg1_JTB, EQU: TST
[add_opcode_to_table]: table pg1_JTB len: 116, alloc size: 2808
[build_decode_table]: idx = 5, opcode 6d for table: pg1_JTB, EQU: TST
[add_opcode_to_table]: table pg1_JTB len: 117, alloc size: 2832
[build_decode_table]: idx = 6, opcode 7d for table: pg1_JTB, EQU: TST
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 183, alloc size: 4416
[build_decode_table]: idx = 4, opcode d for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 184, alloc size: 4440
[build_decode_table]: idx = 5, opcode 6d for table: pg1_R1, EQU: DMEM_RD
[add_opcode_to_table]: table pg1_R1 len: 185, alloc size: 4464
[build_decode_table]: idx = 6, opcode 7d for table: pg1_R1, EQU: DMEM_RD
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 193, alloc size: 4656
[build_decode_table]: idx = 4, opcode 20 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 194, alloc size: 4680
[build_decode_table]: idx = 5, opcode 21 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 195, alloc size: 4704
[build_decode_table]: idx = 6, opcode 22 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 196, alloc size: 4728
[build_decode_table]: idx = 7, opcode 23 for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 118, alloc size: 2856
[build_decode_table]: idx = 4, opcode 20 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 119, alloc size: 2880
[build_decode_table]: idx = 5, opcode 21 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 120, alloc size: 2904
[build_decode_table]: idx = 6, opcode 22 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 121, alloc size: 2928
[build_decode_table]: idx = 7, opcode 23 for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 186, alloc size: 4488
[build_decode_table]: idx = 4, opcode 20 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 187, alloc size: 4512
[build_decode_table]: idx = 5, opcode 21 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 188, alloc size: 4536
[build_decode_table]: idx = 6, opcode 22 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 189, alloc size: 4560
[build_decode_table]: idx = 7, opcode 23 for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 120, alloc size: 2904
[build_decode_table]: idx = 4, opcode 20 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 121, alloc size: 2928
[build_decode_table]: idx = 5, opcode 21 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 122, alloc size: 2952
[build_decode_table]: idx = 6, opcode 22 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 123, alloc size: 2976
[build_decode_table]: idx = 7, opcode 23 for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 197, alloc size: 4752
[build_decode_table]: idx = 4, opcode 24 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 198, alloc size: 4776
[build_decode_table]: idx = 5, opcode 25 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 199, alloc size: 4800
[build_decode_table]: idx = 6, opcode 26 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 200, alloc size: 4824
[build_decode_table]: idx = 7, opcode 27 for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 122, alloc size: 2952
[build_decode_table]: idx = 4, opcode 24 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 123, alloc size: 2976
[build_decode_table]: idx = 5, opcode 25 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 124, alloc size: 3000
[build_decode_table]: idx = 6, opcode 26 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 125, alloc size: 3024
[build_decode_table]: idx = 7, opcode 27 for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 190, alloc size: 4584
[build_decode_table]: idx = 4, opcode 24 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 191, alloc size: 4608
[build_decode_table]: idx = 5, opcode 25 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 192, alloc size: 4632
[build_decode_table]: idx = 6, opcode 26 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 193, alloc size: 4656
[build_decode_table]: idx = 7, opcode 27 for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 124, alloc size: 3000
[build_decode_table]: idx = 4, opcode 24 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 125, alloc size: 3024
[build_decode_table]: idx = 5, opcode 25 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 126, alloc size: 3048
[build_decode_table]: idx = 6, opcode 26 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 127, alloc size: 3072
[build_decode_table]: idx = 7, opcode 27 for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 201, alloc size: 4848
[build_decode_table]: idx = 4, opcode 28 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 202, alloc size: 4872
[build_decode_table]: idx = 5, opcode 29 for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 203, alloc size: 4896
[build_decode_table]: idx = 6, opcode 2a for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 204, alloc size: 4920
[build_decode_table]: idx = 7, opcode 2b for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 126, alloc size: 3048
[build_decode_table]: idx = 4, opcode 28 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 127, alloc size: 3072
[build_decode_table]: idx = 5, opcode 29 for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 128, alloc size: 3096
[build_decode_table]: idx = 6, opcode 2a for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 129, alloc size: 3120
[build_decode_table]: idx = 7, opcode 2b for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 194, alloc size: 4680
[build_decode_table]: idx = 4, opcode 28 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 195, alloc size: 4704
[build_decode_table]: idx = 5, opcode 29 for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 196, alloc size: 4728
[build_decode_table]: idx = 6, opcode 2a for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 197, alloc size: 4752
[build_decode_table]: idx = 7, opcode 2b for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 128, alloc size: 3096
[build_decode_table]: idx = 4, opcode 28 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 129, alloc size: 3120
[build_decode_table]: idx = 5, opcode 29 for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 130, alloc size: 3144
[build_decode_table]: idx = 6, opcode 2a for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 131, alloc size: 3168
[build_decode_table]: idx = 7, opcode 2b for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 205, alloc size: 4944
[build_decode_table]: idx = 4, opcode 2c for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 206, alloc size: 4968
[build_decode_table]: idx = 5, opcode 2d for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 207, alloc size: 4992
[build_decode_table]: idx = 6, opcode 2e for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 208, alloc size: 5016
[build_decode_table]: idx = 7, opcode 2f for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 130, alloc size: 3144
[build_decode_table]: idx = 4, opcode 2c for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 131, alloc size: 3168
[build_decode_table]: idx = 5, opcode 2d for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 132, alloc size: 3192
[build_decode_table]: idx = 6, opcode 2e for table: pg1_JTB, EQU: JMP
[add_opcode_to_table]: table pg1_JTB len: 133, alloc size: 3216
[build_decode_table]: idx = 7, opcode 2f for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 198, alloc size: 4776
[build_decode_table]: idx = 4, opcode 2c for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 199, alloc size: 4800
[build_decode_table]: idx = 5, opcode 2d for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 200, alloc size: 4824
[build_decode_table]: idx = 6, opcode 2e for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 201, alloc size: 4848
[build_decode_table]: idx = 7, opcode 2f for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 132, alloc size: 3192
[build_decode_table]: idx = 4, opcode 2c for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 133, alloc size: 3216
[build_decode_table]: idx = 5, opcode 2d for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 134, alloc size: 3240
[build_decode_table]: idx = 6, opcode 2e for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 135, alloc size: 3264
[build_decode_table]: idx = 7, opcode 2f for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 209, alloc size: 5040
[build_decode_table]: idx = 4, opcode 16 for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 134, alloc size: 3240
[build_decode_table]: idx = 4, opcode 16 for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 202, alloc size: 4872
[build_decode_table]: idx = 4, opcode 16 for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 136, alloc size: 3288
[build_decode_table]: idx = 4, opcode 16 for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 210, alloc size: 5064
[build_decode_table]: idx = 4, opcode 8d for table: pg1_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg1_JTA len: 211, alloc size: 5088
[build_decode_table]: idx = 5, opcode 17 for table: pg1_JTA, EQU: BRANCH
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 135, alloc size: 3264
[build_decode_table]: idx = 4, opcode 8d for table: pg1_JTB, EQU: JSR
[add_opcode_to_table]: table pg1_JTB len: 136, alloc size: 3288
[build_decode_table]: idx = 5, opcode 17 for table: pg1_JTB, EQU: JSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 203, alloc size: 4896
[build_decode_table]: idx = 4, opcode 8d for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 204, alloc size: 4920
[build_decode_table]: idx = 5, opcode 17 for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 137, alloc size: 3312
[build_decode_table]: idx = 4, opcode 8d for table: pg1_R2, EQU: EA
[add_opcode_to_table]: table pg1_R2 len: 138, alloc size: 3336
[build_decode_table]: idx = 5, opcode 17 for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode 8d for table: pg1_AR, EQU: S
[add_opcode_to_table]: table pg1_AR len: 19, alloc size: 480
[build_decode_table]: idx = 5, opcode 17 for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 23, alloc size: 576
[build_decode_table]: idx = 4, opcode 20 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 24, alloc size: 600
[build_decode_table]: idx = 5, opcode 21 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 25, alloc size: 624
[build_decode_table]: idx = 6, opcode 22 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 26, alloc size: 648
[build_decode_table]: idx = 7, opcode 23 for table: pg2_JTA, EQU: BRANCH
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 14, alloc size: 360
[build_decode_table]: idx = 4, opcode 20 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 15, alloc size: 384
[build_decode_table]: idx = 5, opcode 21 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 16, alloc size: 408
[build_decode_table]: idx = 6, opcode 22 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 17, alloc size: 432
[build_decode_table]: idx = 7, opcode 23 for table: pg2_JTB, EQU: JMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 23, alloc size: 576
[build_decode_table]: idx = 4, opcode 20 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 24, alloc size: 600
[build_decode_table]: idx = 5, opcode 21 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 25, alloc size: 624
[build_decode_table]: idx = 6, opcode 22 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 26, alloc size: 648
[build_decode_table]: idx = 7, opcode 23 for table: pg2_R1, EQU: PC
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 17, alloc size: 432
[build_decode_table]: idx = 4, opcode 20 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 18, alloc size: 456
[build_decode_table]: idx = 5, opcode 21 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 19, alloc size: 480
[build_decode_table]: idx = 6, opcode 22 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 20, alloc size: 504
[build_decode_table]: idx = 7, opcode 23 for table: pg2_R2, EQU: EA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 27, alloc size: 672
[build_decode_table]: idx = 4, opcode 24 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 28, alloc size: 696
[build_decode_table]: idx = 5, opcode 25 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 29, alloc size: 720
[build_decode_table]: idx = 6, opcode 26 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 30, alloc size: 744
[build_decode_table]: idx = 7, opcode 27 for table: pg2_JTA, EQU: BRANCH
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 18, alloc size: 456
[build_decode_table]: idx = 4, opcode 24 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 19, alloc size: 480
[build_decode_table]: idx = 5, opcode 25 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 20, alloc size: 504
[build_decode_table]: idx = 6, opcode 26 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 21, alloc size: 528
[build_decode_table]: idx = 7, opcode 27 for table: pg2_JTB, EQU: JMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 27, alloc size: 672
[build_decode_table]: idx = 4, opcode 24 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 28, alloc size: 696
[build_decode_table]: idx = 5, opcode 25 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 29, alloc size: 720
[build_decode_table]: idx = 6, opcode 26 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 30, alloc size: 744
[build_decode_table]: idx = 7, opcode 27 for table: pg2_R1, EQU: PC
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 21, alloc size: 528
[build_decode_table]: idx = 4, opcode 24 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 22, alloc size: 552
[build_decode_table]: idx = 5, opcode 25 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 23, alloc size: 576
[build_decode_table]: idx = 6, opcode 26 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 24, alloc size: 600
[build_decode_table]: idx = 7, opcode 27 for table: pg2_R2, EQU: EA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 31, alloc size: 768
[build_decode_table]: idx = 4, opcode 28 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 32, alloc size: 792
[build_decode_table]: idx = 5, opcode 29 for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 33, alloc size: 816
[build_decode_table]: idx = 6, opcode 2a for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 34, alloc size: 840
[build_decode_table]: idx = 7, opcode 2b for table: pg2_JTA, EQU: BRANCH
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 22, alloc size: 552
[build_decode_table]: idx = 4, opcode 28 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 23, alloc size: 576
[build_decode_table]: idx = 5, opcode 29 for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 24, alloc size: 600
[build_decode_table]: idx = 6, opcode 2a for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 25, alloc size: 624
[build_decode_table]: idx = 7, opcode 2b for table: pg2_JTB, EQU: JMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 31, alloc size: 768
[build_decode_table]: idx = 4, opcode 28 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 32, alloc size: 792
[build_decode_table]: idx = 5, opcode 29 for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 33, alloc size: 816
[build_decode_table]: idx = 6, opcode 2a for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 34, alloc size: 840
[build_decode_table]: idx = 7, opcode 2b for table: pg2_R1, EQU: PC
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 25, alloc size: 624
[build_decode_table]: idx = 4, opcode 28 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 26, alloc size: 648
[build_decode_table]: idx = 5, opcode 29 for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 27, alloc size: 672
[build_decode_table]: idx = 6, opcode 2a for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 28, alloc size: 696
[build_decode_table]: idx = 7, opcode 2b for table: pg2_R2, EQU: EA
[find_table_by_name]: Table index 1, found table pg2_JTA!
[add_opcode_to_table]: table pg2_JTA len: 35, alloc size: 864
[build_decode_table]: idx = 4, opcode 2c for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 36, alloc size: 888
[build_decode_table]: idx = 5, opcode 2d for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 37, alloc size: 912
[build_decode_table]: idx = 6, opcode 2e for table: pg2_JTA, EQU: BRANCH
[add_opcode_to_table]: table pg2_JTA len: 38, alloc size: 936
[build_decode_table]: idx = 7, opcode 2f for table: pg2_JTA, EQU: BRANCH
[find_table_by_name]: Table index 4, found table pg2_JTB!
[add_opcode_to_table]: table pg2_JTB len: 26, alloc size: 648
[build_decode_table]: idx = 4, opcode 2c for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 27, alloc size: 672
[build_decode_table]: idx = 5, opcode 2d for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 28, alloc size: 696
[build_decode_table]: idx = 6, opcode 2e for table: pg2_JTB, EQU: JMP
[add_opcode_to_table]: table pg2_JTB len: 29, alloc size: 720
[build_decode_table]: idx = 7, opcode 2f for table: pg2_JTB, EQU: JMP
[find_table_by_name]: Table index 7, found table pg2_R1!
[add_opcode_to_table]: table pg2_R1 len: 35, alloc size: 864
[build_decode_table]: idx = 4, opcode 2c for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 36, alloc size: 888
[build_decode_table]: idx = 5, opcode 2d for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 37, alloc size: 912
[build_decode_table]: idx = 6, opcode 2e for table: pg2_R1, EQU: PC
[add_opcode_to_table]: table pg2_R1 len: 38, alloc size: 936
[build_decode_table]: idx = 7, opcode 2f for table: pg2_R1, EQU: PC
[find_table_by_name]: Table index 10, found table pg2_R2!
[add_opcode_to_table]: table pg2_R2 len: 29, alloc size: 720
[build_decode_table]: idx = 4, opcode 2c for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 30, alloc size: 744
[build_decode_table]: idx = 5, opcode 2d for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 31, alloc size: 768
[build_decode_table]: idx = 6, opcode 2e for table: pg2_R2, EQU: EA
[add_opcode_to_table]: table pg2_R2 len: 32, alloc size: 792
[build_decode_table]: idx = 7, opcode 2f for table: pg2_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 212, alloc size: 5112
[build_decode_table]: idx = 4, opcode e for table: pg1_JTA, EQU: JMP
[add_opcode_to_table]: table pg1_JTA len: 213, alloc size: 5136
[build_decode_table]: idx = 5, opcode 7e for table: pg1_JTA, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 205, alloc size: 4944
[build_decode_table]: idx = 4, opcode e for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 206, alloc size: 4968
[build_decode_table]: idx = 5, opcode 7e for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 139, alloc size: 3360
[build_decode_table]: idx = 4, opcode e for table: pg1_R2, EQU: IDATA
[add_opcode_to_table]: table pg1_R2 len: 140, alloc size: 3384
[build_decode_table]: idx = 5, opcode 7e for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 137, alloc size: 3312
[build_decode_table]: idx = 4, opcode 6e for table: pg1_JTB, EQU: JMP
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 207, alloc size: 4992
[build_decode_table]: idx = 4, opcode 6e for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 141, alloc size: 3408
[build_decode_table]: idx = 4, opcode 6e for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 214, alloc size: 5160
[build_decode_table]: idx = 4, opcode 9d for table: pg1_JTA, EQU: JSR
[add_opcode_to_table]: table pg1_JTA len: 215, alloc size: 5184
[build_decode_table]: idx = 5, opcode bd for table: pg1_JTA, EQU: JSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 208, alloc size: 5016
[build_decode_table]: idx = 4, opcode 9d for table: pg1_R1, EQU: PC
[add_opcode_to_table]: table pg1_R1 len: 209, alloc size: 5040
[build_decode_table]: idx = 5, opcode bd for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 142, alloc size: 3432
[build_decode_table]: idx = 4, opcode 9d for table: pg1_R2, EQU: IDATA
[add_opcode_to_table]: table pg1_R2 len: 143, alloc size: 3456
[build_decode_table]: idx = 5, opcode bd for table: pg1_R2, EQU: IDATA
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 20, alloc size: 504
[build_decode_table]: idx = 4, opcode 9d for table: pg1_AR, EQU: S
[add_opcode_to_table]: table pg1_AR len: 21, alloc size: 528
[build_decode_table]: idx = 5, opcode bd for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 3, found table pg1_JTB!
[add_opcode_to_table]: table pg1_JTB len: 138, alloc size: 3336
[build_decode_table]: idx = 4, opcode ad for table: pg1_JTB, EQU: JSR
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 210, alloc size: 5064
[build_decode_table]: idx = 4, opcode ad for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 144, alloc size: 3480
[build_decode_table]: idx = 4, opcode ad for table: pg1_R2, EQU: EA
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 22, alloc size: 552
[build_decode_table]: idx = 4, opcode ad for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 216, alloc size: 5208
[build_decode_table]: idx = 4, opcode 39 for table: pg1_JTA, EQU: RTS
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 211, alloc size: 5088
[build_decode_table]: idx = 4, opcode 39 for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 145, alloc size: 3504
[build_decode_table]: idx = 4, opcode 39 for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 23, alloc size: 576
[build_decode_table]: idx = 4, opcode 39 for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 217, alloc size: 5232
[build_decode_table]: idx = 4, opcode 3b for table: pg1_JTA, EQU: RTI
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 212, alloc size: 5112
[build_decode_table]: idx = 4, opcode 3b for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 146, alloc size: 3528
[build_decode_table]: idx = 4, opcode 3b for table: pg1_R2, EQU: DMEM_RD
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 24, alloc size: 600
[build_decode_table]: idx = 4, opcode 3b for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 218, alloc size: 5256
[build_decode_table]: idx = 4, opcode 35 for table: pg1_JTA, EQU: PUL
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 25, alloc size: 624
[build_decode_table]: idx = 4, opcode 35 for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 219, alloc size: 5280
[build_decode_table]: idx = 4, opcode 37 for table: pg1_JTA, EQU: PUL
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 26, alloc size: 648
[build_decode_table]: idx = 4, opcode 37 for table: pg1_AR, EQU: U
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 220, alloc size: 5304
[build_decode_table]: idx = 4, opcode 34 for table: pg1_JTA, EQU: PSH
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 27, alloc size: 672
[build_decode_table]: idx = 4, opcode 34 for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 221, alloc size: 5328
[build_decode_table]: idx = 4, opcode 36 for table: pg1_JTA, EQU: PSH
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 28, alloc size: 696
[build_decode_table]: idx = 4, opcode 36 for table: pg1_AR, EQU: U
[find_table_by_name]: Table index 0, found table pg1_JTA!
[add_opcode_to_table]: table pg1_JTA len: 222, alloc size: 5352
[build_decode_table]: idx = 4, opcode 3f for table: pg1_JTA, EQU: SWI
[find_table_by_name]: Table index 12, found table pg1_AR!
[add_opcode_to_table]: table pg1_AR len: 29, alloc size: 720
[build_decode_table]: idx = 4, opcode 3f for table: pg1_AR, EQU: S
[find_table_by_name]: Table index 6, found table pg1_R1!
[add_opcode_to_table]: table pg1_R1 len: 213, alloc size: 5136
[build_decode_table]: idx = 4, opcode 3f for table: pg1_R1, EQU: PC
[find_table_by_name]: Table index 9, found table pg1_R2!
[add_opcode_to_table]: table pg1_R2 len: 147, alloc size: 3552
[build_decode_table]: idx = 4, opcode 3f for table: pg1_R2, EQU: DMEM_RD
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	microprogram_word_begin
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_MICRO_SEQ_OP 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_MICRO_SEQ_BRANCH_ADDR 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_A_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_B_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_WR_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_ADDR_ALU_REG_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_OP 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_WIDTH_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_SAU_EN 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_CCR_OP 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DATA_ALU_COND_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_MICRO_SEQ_COND_SEL 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_DMEM_OP 
[build_macro_list]: state: 0  	macro_total: 0  	INIT cv_STACK_OP 
[build_macro_list]: state: 0  	macro_total: 0  	microprogram_word_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	microprogram_addr_width 8
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_MICRO_SEQ_OP 3 
[build_macro_list]: state: 0  	macro_total: 0  	OP_CONTINUE EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	OP_JUMP EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	OP_CALL EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	OP_RETURN EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	OP_JUMP_TABLE_B EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	OP_JUMP_TABLE_A_NEXT_PC EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_addr_begin cv_MICRO_SEQ_BRANCH_ADDR 8
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_addr_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_A_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	R1 EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	R2 EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	STACK_REG EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_B_SEL 3
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $7 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $6 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	R2 EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_WR_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	R1 EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	R2 EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	STACK_REG EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_ADDR_ALU_REG_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	AR EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	INDEXED EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_OP 3
[build_macro_list]: state: 0  	macro_total: 0  	A_PLUS_B EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	A_PLUS_NOT_B EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	LSHIFT_A EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	RSHIFT_A EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	A_AND_B EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	A_OR_B EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	A_XOR_B EQU $6 
[build_macro_list]: state: 0  	macro_total: 0  	SAU EQU $7 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_WIDTH_SEL 2 
[build_macro_list]: state: 0  	macro_total: 0  	W_R1 EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	W_R1_OR_IND EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	W_STACK_REG EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	W_16 EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_SAU_EN 1 
[build_macro_list]: state: 0  	macro_total: 0  	FALSE EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	TRUE EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_CCR_OP 4
[build_macro_list]: state: 0  	macro_total: 0  	OP_oooooooo EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	OP_oooooXoo EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	OP_ooooXXXX EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	OP_oooooXoX EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	OP_ooooXXXo EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	OP_ooXoXXXX EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	OP_ooooXXoX EQU $6 
[build_macro_list]: state: 0  	macro_total: 0  	OP_1ooooooo EQU $7 
[build_macro_list]: state: 0  	macro_total: 0  	OP_o1o1oooo EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	OP_XXXXXXXX EQU $9 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DATA_ALU_COND_SEL 2
[build_macro_list]: state: 0  	macro_total: 0  	ZERO_BIT EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ONE_BIT EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	CARRY_BIT EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	SIGN_BIT EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_MICRO_SEQ_COND_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	TRUE EQU $1
[build_macro_list]: state: 0  	macro_total: 0  	NOT_INDIRECT EQU $0
[build_macro_list]: state: 0  	macro_total: 0  	STACK_DONE EQU $2
[build_macro_list]: state: 0  	macro_total: 0  	STACK_NEXT EQU $3
[build_macro_list]: state: 0  	macro_total: 0  	SAU_NOT_DONE EQU $4
[build_macro_list]: state: 0  	macro_total: 0  	E_CLEAR EQU $5
[build_macro_list]: state: 0  	macro_total: 0  	BRANCH_COND EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_DMEM_OP 2 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_OP_IDLE EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_OP_RD EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_OP_WR EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_STACK_OP 2 
[build_macro_list]: state: 0  	macro_total: 0  	STACK_OP_IDLE EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	STACK_OP_PULL EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	STACK_OP_PUSH EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_R1_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	DPR EQU $B 
[build_macro_list]: state: 0  	macro_total: 0  	CCR EQU $A 
[build_macro_list]: state: 0  	macro_total: 0  	B EQU $9 
[build_macro_list]: state: 0  	macro_total: 0  	A EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	SEXB EQU $7 
[build_macro_list]: state: 0  	macro_total: 0  	PC EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	S EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	U EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	Y EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	X EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	D EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end 
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_R2_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	DPR EQU $B 
[build_macro_list]: state: 0  	macro_total: 0  	CCR EQU $A 
[build_macro_list]: state: 0  	macro_total: 0  	B EQU $9 
[build_macro_list]: state: 0  	macro_total: 0  	A EQU $8 
[build_macro_list]: state: 0  	macro_total: 0  	SEXB EQU $7 
[build_macro_list]: state: 0  	macro_total: 0  	PC EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	S EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	U EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	Y EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	X EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	D EQU $0 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end 
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_begin cv_AR_SEL 4
[build_macro_list]: state: 0  	macro_total: 0  	ZERO EQU $F 
[build_macro_list]: state: 0  	macro_total: 0  	IDATA EQU $E 
[build_macro_list]: state: 0  	macro_total: 0  	DMEM_RD EQU $D 
[build_macro_list]: state: 0  	macro_total: 0  	EA EQU $C 
[build_macro_list]: state: 0  	macro_total: 0  	PC EQU $5 
[build_macro_list]: state: 0  	macro_total: 0  	S EQU $4 
[build_macro_list]: state: 0  	macro_total: 0  	U EQU $3 
[build_macro_list]: state: 0  	macro_total: 0  	Y EQU $2 
[build_macro_list]: state: 0  	macro_total: 0  	X EQU $1 
[build_macro_list]: state: 0  	macro_total: 0  	ctrl_vec_end 
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	
[build_macro_list]: state: 0  	macro_total: 0  	macro_begin JUMP
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 1  	cv_MICRO_SEQ_OP set OP_JUMP
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = OP_JUMP, its value = 1
[build_macro_list]: state: 1  	macro_total: 1  	cv_MICRO_SEQ_BRANCH_ADDR arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_BRANCH_ADDR, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 1  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 1  	
[build_macro_list]: state: 0  	macro_total: 1  	macro_begin CALL
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 2  	cv_MICRO_SEQ_OP set OP_CALL
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = OP_CALL, its value = 2
[build_macro_list]: state: 1  	macro_total: 2  	cv_MICRO_SEQ_BRANCH_ADDR arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_BRANCH_ADDR, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 2  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 2  	
[build_macro_list]: state: 0  	macro_total: 2  	macro_begin RETURN
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 3  	cv_MICRO_SEQ_OP set OP_RETURN
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = OP_RETURN, its value = 3
[build_macro_list]: state: 1  	macro_total: 3  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 3  	
[build_macro_list]: state: 0  	macro_total: 3  	macro_begin JUMP_TABLE_B
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 4  	cv_MICRO_SEQ_OP set OP_JUMP_TABLE_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = OP_JUMP_TABLE_B, its value = 4
[build_macro_list]: state: 1  	macro_total: 4  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 4  	
[build_macro_list]: state: 0  	macro_total: 4  	macro_begin JUMP_TABLE_A_NEXT_PC
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 5  	cv_MICRO_SEQ_OP set OP_JUMP_TABLE_A_NEXT_PC
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = OP_JUMP_TABLE_A_NEXT_PC, its value = 5
[build_macro_list]: state: 1  	macro_total: 5  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 5  	
[build_macro_list]: state: 0  	macro_total: 5  	
[build_macro_list]: state: 0  	macro_total: 5  	macro_begin SET_DATA_WIDTH
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 6  	cv_DATA_WIDTH_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_WIDTH_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 6  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 6  	
[build_macro_list]: state: 0  	macro_total: 6  	
[build_macro_list]: state: 0  	macro_total: 6  	macro_begin IF
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 7  	cv_MICRO_SEQ_COND_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_MICRO_SEQ_COND_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 7  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 7  	
[build_macro_list]: state: 0  	macro_total: 7  	
[build_macro_list]: state: 0  	macro_total: 7  	macro_begin ADDR_PASS
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 8  	cv_ADDR_ALU_REG_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_ADDR_ALU_REG_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 8  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 8  	
[build_macro_list]: state: 0  	macro_total: 8  	macro_begin ADDR_INX_OR_LOAD_IND 
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 9  	cv_DATA_WIDTH_SEL set W_R1_OR_IND
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_WIDTH_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = W_R1_OR_IND, its value = 1
[build_macro_list]: state: 1  	macro_total: 9  	cv_ADDR_ALU_REG_SEL set INDEXED
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_ADDR_ALU_REG_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = INDEXED, its value = 0
[build_macro_list]: state: 1  	macro_total: 9  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 9  	
[build_macro_list]: state: 0  	macro_total: 9  	macro_begin STACK_PULL
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 10  	cv_ADDR_ALU_REG_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_ADDR_ALU_REG_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 10  	cv_STACK_OP set STACK_OP_PULL
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_STACK_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = STACK_OP_PULL, its value = 1
[build_macro_list]: state: 1  	macro_total: 10  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 10  	
[build_macro_list]: state: 0  	macro_total: 10  	macro_begin STACK_PUSH
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 11  	cv_ADDR_ALU_REG_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_ADDR_ALU_REG_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 11  	cv_STACK_OP set STACK_OP_PUSH
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_STACK_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = STACK_OP_PUSH, its value = 2
[build_macro_list]: state: 1  	macro_total: 11  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 11  	
[build_macro_list]: state: 0  	macro_total: 11  	
[build_macro_list]: state: 0  	macro_total: 11  	macro_begin DATA_PASS_A
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 12  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 12  	cv_DATA_ALU_OP set A_PLUS_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_B, its value = 0
[build_macro_list]: state: 1  	macro_total: 12  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 12  	cv_DATA_ALU_B_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 7
[build_macro_list]: state: 1  	macro_total: 12  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 12  	
[build_macro_list]: state: 0  	macro_total: 12  	macro_begin DATA_PASS_B
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 13  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 13  	cv_DATA_ALU_OP set A_PLUS_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_B, its value = 0
[build_macro_list]: state: 1  	macro_total: 13  	cv_DATA_ALU_A_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 15
[build_macro_list]: state: 1  	macro_total: 13  	cv_DATA_ALU_B_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 13  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 13  	
[build_macro_list]: state: 0  	macro_total: 13  	macro_begin DATA_INC
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 14  	cv_DATA_ALU_COND_SEL set ONE_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ONE_BIT, its value = 1
[build_macro_list]: state: 1  	macro_total: 14  	cv_DATA_ALU_OP set A_PLUS_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_B, its value = 0
[build_macro_list]: state: 1  	macro_total: 14  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 14  	cv_DATA_ALU_B_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 7
[build_macro_list]: state: 1  	macro_total: 14  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 14  	
[build_macro_list]: state: 0  	macro_total: 14  	macro_begin DATA_DEC
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 15  	cv_DATA_ALU_COND_SEL set ONE_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ONE_BIT, its value = 1
[build_macro_list]: state: 1  	macro_total: 15  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_NOT_B, its value = 1
[build_macro_list]: state: 1  	macro_total: 15  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 15  	cv_DATA_ALU_B_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 7
[build_macro_list]: state: 1  	macro_total: 15  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 15  	
[build_macro_list]: state: 0  	macro_total: 15  	macro_begin DATA_INVERT_B
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 16  	cv_DATA_ALU_COND_SEL set ONE_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ONE_BIT, its value = 1
[build_macro_list]: state: 1  	macro_total: 16  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_NOT_B, its value = 1
[build_macro_list]: state: 1  	macro_total: 16  	cv_DATA_ALU_A_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 15
[build_macro_list]: state: 1  	macro_total: 16  	cv_DATA_ALU_B_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 16  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 16  	
[build_macro_list]: state: 0  	macro_total: 16  	macro_begin DATA_LSHIFT_W 
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 17  	cv_DATA_ALU_COND_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 17  	cv_DATA_ALU_OP set LSHIFT_A
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = LSHIFT_A, its value = 2
[build_macro_list]: state: 1  	macro_total: 17  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 17  	cv_DATA_ALU_B_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 7
[build_macro_list]: state: 1  	macro_total: 17  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 17  	
[build_macro_list]: state: 0  	macro_total: 17  	macro_begin DATA_RSHIFT_W 
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 18  	cv_DATA_ALU_COND_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 18  	cv_DATA_ALU_OP set RSHIFT_A
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = RSHIFT_A, its value = 3
[build_macro_list]: state: 1  	macro_total: 18  	cv_DATA_ALU_A_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 18  	cv_DATA_ALU_B_SEL set ZERO
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO, its value = 7
[build_macro_list]: state: 1  	macro_total: 18  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 18  	
[build_macro_list]: state: 0  	macro_total: 18  	macro_begin DATA_SUB
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 19  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 19  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_NOT_B, its value = 1
[build_macro_list]: state: 1  	macro_total: 19  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 19  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 19  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 19  	
[build_macro_list]: state: 0  	macro_total: 19  	macro_begin DATA_ADD
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 20  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 20  	cv_DATA_ALU_OP set A_PLUS_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_B, its value = 0
[build_macro_list]: state: 1  	macro_total: 20  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 20  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 20  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 20  	
[build_macro_list]: state: 0  	macro_total: 20  	macro_begin DATA_ADDC
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 21  	cv_DATA_ALU_COND_SEL set CARRY_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = CARRY_BIT, its value = 2
[build_macro_list]: state: 1  	macro_total: 21  	cv_DATA_ALU_OP set A_PLUS_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_B, its value = 0
[build_macro_list]: state: 1  	macro_total: 21  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 21  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 21  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 21  	
[build_macro_list]: state: 0  	macro_total: 21  	macro_begin DATA_SUBC
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 22  	cv_DATA_ALU_COND_SEL set CARRY_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = CARRY_BIT, its value = 2
[build_macro_list]: state: 1  	macro_total: 22  	cv_DATA_ALU_OP set A_PLUS_NOT_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_PLUS_NOT_B, its value = 1
[build_macro_list]: state: 1  	macro_total: 22  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 22  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 22  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 22  	
[build_macro_list]: state: 0  	macro_total: 22  	macro_begin DATA_OR
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 23  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 23  	cv_DATA_ALU_OP set A_OR_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_OR_B, its value = 5
[build_macro_list]: state: 1  	macro_total: 23  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 23  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 23  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 23  	
[build_macro_list]: state: 0  	macro_total: 23  	macro_begin DATA_XOR
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 24  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 24  	cv_DATA_ALU_OP set A_XOR_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_XOR_B, its value = 6
[build_macro_list]: state: 1  	macro_total: 24  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 24  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 24  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 24  	
[build_macro_list]: state: 0  	macro_total: 24  	macro_begin DATA_AND
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 25  	cv_DATA_ALU_COND_SEL set ZERO_BIT
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_COND_SEL, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = ZERO_BIT, its value = 0
[build_macro_list]: state: 1  	macro_total: 25  	cv_DATA_ALU_OP set A_AND_B
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = A_AND_B, its value = 4
[build_macro_list]: state: 1  	macro_total: 25  	cv_DATA_ALU_A_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_A_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 25  	cv_DATA_ALU_B_SEL arg 1
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_B_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 1, arg_num = 1
[build_macro_list]: state: 1  	macro_total: 25  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 25  	
[build_macro_list]: state: 0  	macro_total: 25  	macro_begin DATA_SAU_EN
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 26  	cv_DATA_ALU_SAU_EN set TRUE
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_SAU_EN, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = TRUE, its value = 1
[build_macro_list]: state: 1  	macro_total: 26  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 26  	
[build_macro_list]: state: 0  	macro_total: 26  	macro_begin DATA_SAU_DONE
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 27  	cv_DATA_ALU_OP set SAU
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = SAU, its value = 7
[build_macro_list]: state: 1  	macro_total: 27  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 27  	
[build_macro_list]: state: 0  	macro_total: 27  	macro_begin DATA_WRITE
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 28  	cv_DATA_ALU_WR_SEL arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DATA_ALU_WR_SEL, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 28  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 28  	
[build_macro_list]: state: 0  	macro_total: 28  	
[build_macro_list]: state: 0  	macro_total: 28  	macro_begin CCR_OP_W
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 29  	cv_CCR_OP arg 0
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_CCR_OP, type: arg
[add_ctrl_vec_def_by_macro]: ARG add ctrl_vec_def_by_macro: data value: 0, arg_num = 0
[build_macro_list]: state: 1  	macro_total: 29  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 29  	
[build_macro_list]: state: 0  	macro_total: 29  	
[build_macro_list]: state: 0  	macro_total: 29  	macro_begin DMEM_LOAD_W
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 30  	cv_DMEM_OP set DMEM_OP_RD
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DMEM_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = DMEM_OP_RD, its value = 2
[build_macro_list]: state: 1  	macro_total: 30  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 30  	
[build_macro_list]: state: 0  	macro_total: 30  	macro_begin DMEM_STORE_W
[build_macro_list]: Found macro_begin name U
[build_macro_list]: state: 1  	macro_total: 31  	cv_DMEM_OP set DMEM_OP_WR
[add_ctrl_vec_def_by_macro]: Found control vector by name: cv_DMEM_OP, type: set
[add_ctrl_vec_def_by_macro]: VAL add_ctrl_vec_def_by_macro: equ.name = DMEM_OP_WR, its value = 3
[build_macro_list]: state: 1  	macro_total: 31  	macro_end
[build_macro_list]: Found macro_end, going back to find macro_begin...
[build_macro_list]: state: 0  	macro_total: 31  	
[build_macro_list]: state: 0  	macro_total: 31  	
[build_macro_list]: state: 0  	macro_total: 31  	
[build_macro_list]: state: 0  	macro_total: 31  	
[build_macro_list]: state: 0  	macro_total: 31  	
[build_macro_list]: state: 0  	macro_total: 31  	
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = JMP
macro equ is coded? Yes
EQU used 1 times
EQU used 36 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_16
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = IDATA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = IDATA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = INDEXED
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1_OR_IND
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = NOT_INDIRECT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = INDEXED
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1_OR_IND
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = NOT_INDIRECT
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R2
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = GO_NEW_PC
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R2
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = EA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = EA
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooXoo
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = SAU16
macro equ is coded? Yes
EQU used 1 times
EQU used 3 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = TRUE
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = SAU_NOT_DONE
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = SAU8_DONE
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R2
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = SAU
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = SAU8
macro equ is coded? Yes
EQU used 1 times
EQU used 2 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = TRUE
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = SAU_NOT_DONE
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = SAU
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = GO_NEW_PC
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R2
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooXoXXXX
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = CARRY_BIT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooXoXXXX
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_AND_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_AND_B
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_AND_B
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_XOR_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_OR_B
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_OR_B
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = CARRY_BIT
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = LSHIFT_A
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = RSHIFT_A
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXoX
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = SIGN_BIT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ONE_BIT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ONE_BIT
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ONE_BIT
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = RSHIFT_A
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXoX
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 27 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_NOT_B
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 28 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = LSHIFT_A
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXX
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = CARRY_BIT
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 29 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = EA
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = RSHIFT_A
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 27 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXoX
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = CARRY_BIT
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 28 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_ooooXXXo
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 27 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_B
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = IDATA
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = EA
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 29 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 28 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = BRANCH_COND
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 29 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 28 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = GO_NEW_PC
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = R2
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 27 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 29 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 29 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = JMP
macro equ is coded? Yes
EQU used 2 times
EQU used 36 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = R1
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = JMP
macro equ is coded? Yes
EQU used 3 times
EQU used 36 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? Yes
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 21 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 30 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = STACK_REG
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RTS
macro equ is coded? Yes
EQU used 1 times
EQU used 1 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = E_CLEAR
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 11 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = PUL_LOOP
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = NOP
macro equ is coded? Yes
EQU used 1 times
EQU used 3 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_DONE
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = PUL_DONE
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 12 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 22 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_DONE
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = PUL_LOOP
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = STACK_REG
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 23 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 32 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_NEXT
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PULL
macro equ is coded? Yes
EQU used 7 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = GO_NEW_PC
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = DMEM_RD
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = STACK_REG
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_XXXXXXXX
macro equ is coded? Yes
EQU used 8 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 33 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = NOP
macro equ is coded? Yes
EQU used 2 times
EQU used 3 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 15 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 24 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 33 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_DONE
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = PSH_LOOP
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = STACK_REG
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 9 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 34 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_NEXT
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 13 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP_TABLE_A_NEXT_PC
macro equ is coded? Yes
EQU used 32 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 4 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 34 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 16 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 25 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_1ooooooo
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 34 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 18 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = SWI_LOOP
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = STACK_REG
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? Yes
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = AR
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? Yes
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_STACK_REG
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? Yes
EQU used 35 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = STACK_NEXT
macro equ is coded? Yes
EQU used 3 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_WR
macro equ is coded? Yes
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_PUSH
macro equ is coded? Yes
EQU used 6 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 19 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = JMP
macro equ is coded? Yes
EQU used 4 times
EQU used 36 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = IDATA
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_16
macro equ is coded? Yes
EQU used 2 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_o1o1oooo
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 35 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_RD
macro equ is coded? Yes
EQU used 10 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
###############################################################
STATE OF CONTROL VECTORS AT end_state

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_JUMP
macro equ is coded? Yes
EQU used 20 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = TRAP
macro equ is coded? Yes
EQU used 1 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 35 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================

[print_ctrl_vec_list_equ_sel]: Control Vector equ_sel list dump follows:
[print_ctrl_vec_list_equ_sel]: total ctrl_vec count: 17
=============================
list index: 0
name: cv_MICRO_SEQ_OP
index: 0
width: 3
msb: 45
lsb: 43
total equs: 6
macro equ sel = OP_CONTINUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 1
name: cv_MICRO_SEQ_BRANCH_ADDR
index: 1
width: 8
msb: 42
lsb: 35
total equs: 58
macro equ sel = RESET
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 2
name: cv_DATA_ALU_A_SEL
index: 2
width: 4
msb: 34
lsb: 31
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 14 times
EQU used 0 times in decode
=============================
=============================
list index: 3
name: cv_DATA_ALU_B_SEL
index: 3
width: 3
msb: 30
lsb: 28
total equs: 5
macro equ sel = ZERO
macro equ is coded? No
EQU used 17 times
EQU used 0 times in decode
=============================
=============================
list index: 4
name: cv_DATA_ALU_WR_SEL
index: 4
width: 4
msb: 27
lsb: 24
total equs: 7
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 5
name: cv_ADDR_ALU_REG_SEL
index: 5
width: 4
msb: 23
lsb: 20
total equs: 6
macro equ sel = ZERO
macro equ is coded? No
EQU used 5 times
EQU used 0 times in decode
=============================
=============================
list index: 6
name: cv_DATA_ALU_OP
index: 6
width: 3
msb: 19
lsb: 17
total equs: 8
macro equ sel = A_PLUS_B
macro equ is coded? No
EQU used 26 times
EQU used 0 times in decode
=============================
=============================
list index: 7
name: cv_DATA_WIDTH_SEL
index: 7
width: 2
msb: 16
lsb: 15
total equs: 4
macro equ sel = W_R1
macro equ is coded? No
EQU used 31 times
EQU used 0 times in decode
=============================
=============================
list index: 8
name: cv_DATA_ALU_SAU_EN
index: 8
width: 1
msb: 14
lsb: 14
total equs: 2
macro equ sel = FALSE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 9
name: cv_CCR_OP
index: 9
width: 4
msb: 13
lsb: 10
total equs: 10
macro equ sel = OP_oooooooo
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 10
name: cv_DATA_ALU_COND_SEL
index: 10
width: 2
msb: 9
lsb: 8
total equs: 4
macro equ sel = ZERO_BIT
macro equ is coded? No
EQU used 35 times
EQU used 0 times in decode
=============================
=============================
list index: 11
name: cv_MICRO_SEQ_COND_SEL
index: 11
width: 4
msb: 7
lsb: 4
total equs: 7
macro equ sel = TRUE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 12
name: cv_DMEM_OP
index: 12
width: 2
msb: 3
lsb: 2
total equs: 3
macro equ sel = DMEM_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 13
name: cv_STACK_OP
index: 13
width: 2
msb: 1
lsb: 0
total equs: 3
macro equ sel = STACK_OP_IDLE
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 14
name: cv_R1_SEL
index: 14
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 15
name: cv_R2_SEL
index: 15
width: 4
msb: 0
lsb: 0
total equs: 15
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
=============================
list index: 16
name: cv_AR_SEL
index: 16
width: 4
msb: 0
lsb: 0
total equs: 9
macro equ sel = ZERO
macro equ is coded? No
EQU used 0 times
EQU used 0 times in decode
=============================
