

================================================================
== Vitis HLS Report for 'recvData_consumeData'
================================================================
* Date:           Sun Dec 11 15:14:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.534 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1275_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_1281_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 3 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rxByteCnt_V = alloca i32 1"   --->   Operation 5 'alloca' 'rxByteCnt_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nextRxPacketLength3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %expRxBytePerSession, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.40ns)   --->   "%expRxBytePerSession_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %expRxBytePerSession"   --->   Operation 19 'read' 'expRxBytePerSession_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nextRxPacketLength3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln1275 = store i64 0, i64 %rxByteCnt_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1275->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 27 'store' 'store_ln1275' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1275 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1275->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 28 'br' 'br_ln1275' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln1272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1272->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 29 'specloopname' 'specloopname_ln1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, i32 1"   --->   Operation 30 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %nextRxPacketLength3, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 31 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_2 : Operation 32 [1/1] (0.12ns)   --->   "%and_ln1276 = and i1 %tmp, i1 %tmp_i_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1276->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 32 'and' 'and_ln1276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1276 = br i1 %and_ln1276, void %._crit_edge.i.i, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1276->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 33 'br' 'br_ln1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V"   --->   Operation 34 'read' 'empty' <Predicate = (and_ln1276)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%tmp_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %nextRxPacketLength3" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_10' <Predicate = (and_ln1276)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1281 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1281->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 36 'br' 'br_ln1281' <Predicate = (and_ln1276)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 38 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_68 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V"   --->   Operation 39 'read' 'empty_68' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%din_assign = extractvalue i641 %empty_68"   --->   Operation 40 'extractvalue' 'din_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lastWord = extractvalue i641 %empty_68"   --->   Operation 41 'extractvalue' 'lastWord' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %s_data_net_out, i512 %din_assign" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1285 = br i1 %lastWord, void, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1285->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 43 'br' 'br_ln1285' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%rxByteCnt_V_load = load i64 %rxByteCnt_V"   --->   Operation 44 'load' 'rxByteCnt_V_load' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %tmp_10"   --->   Operation 45 'zext' 'zext_ln208' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.14ns)   --->   "%rxByteCnt_V_3 = add i64 %rxByteCnt_V_load, i64 %zext_ln208"   --->   Operation 46 'add' 'rxByteCnt_V_3' <Predicate = (and_ln1276)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln1287 = store i64 %rxByteCnt_V_3, i64 %rxByteCnt_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1287->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 47 'store' 'store_ln1287' <Predicate = (and_ln1276)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1287 = br void %._crit_edge.i.i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1287->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 48 'br' 'br_ln1287' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%rxByteCnt_V_4 = load i64 %rxByteCnt_V"   --->   Operation 49 'load' 'rxByteCnt_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.06ns)   --->   "%icmp_ln878 = icmp_ult  i64 %rxByteCnt_V_4, i64 %expRxBytePerSession_read"   --->   Operation 50 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1289 = br i1 %icmp_ln878, void %.exit, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1289->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 51 'br' 'br_ln1289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln1331 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 52 'ret' 'ret_ln1331' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.41ns
The critical path consists of the following:
	fifo read on port 'expRxBytePerSession' [27]  (1.41 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	fifo read on port 'nextRxPacketLength3' (/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [45]  (1.24 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.41ns
The critical path consists of the following:
	axis read on port 's_axis_tcp_rx_data_V_data_V' [50]  (0 ns)
	fifo write on port 's_data_net_out' (/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [53]  (1.41 ns)

 <State 4>: 1.53ns
The critical path consists of the following:
	'load' operation ('rxByteCnt_V_load') on local variable 'rxByteCnt.V' [56]  (0 ns)
	'add' operation ('rxByteCnt.V') [58]  (1.15 ns)
	'store' operation ('store_ln1287', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1287->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331) of variable 'rxByteCnt.V' on local variable 'rxByteCnt.V' [59]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
