EESchema Schematic File Version 2  date Mon Sep 24 22:18:58 2012
LIBS:bonefpga-cache
EELAYER 25  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 6 7
Title "FPGA Bank 0"
Date "25 sep 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	7150 4900 7300 4900
Wire Wire Line
	7150 4100 7300 4100
Wire Wire Line
	7300 3700 7150 3700
Wire Wire Line
	4000 5300 4100 5300
Wire Wire Line
	4000 4900 4100 4900
Wire Wire Line
	4000 4500 4100 4500
Wire Wire Line
	4000 3700 4100 3700
Wire Wire Line
	4000 2900 4100 2900
Wire Wire Line
	4000 2100 4100 2100
Wire Wire Line
	4000 1700 4100 1700
Wire Wire Line
	2800 3600 2900 3600
Wire Wire Line
	2800 3300 2900 3300
Wire Wire Line
	2800 3000 2900 3000
Wire Wire Line
	2800 2700 2900 2700
Wire Wire Line
	2800 2400 2900 2400
Wire Wire Line
	1450 3600 1350 3600
Wire Wire Line
	1350 3300 1450 3300
Wire Wire Line
	1350 3000 1450 3000
Wire Wire Line
	1350 2700 1450 2700
Wire Wire Line
	1350 2400 1450 2400
Wire Wire Line
	1350 2250 1450 2250
Wire Wire Line
	1350 2550 1450 2550
Wire Wire Line
	1350 2850 1450 2850
Wire Wire Line
	1350 3150 1450 3150
Wire Wire Line
	1350 3450 1450 3450
Wire Wire Line
	2800 2250 2900 2250
Wire Wire Line
	2800 2550 2900 2550
Wire Wire Line
	2800 2850 2900 2850
Wire Wire Line
	2800 3150 2900 3150
Wire Wire Line
	2800 3450 2900 3450
Wire Wire Line
	4000 1500 4100 1500
Wire Wire Line
	4000 1900 4100 1900
Wire Wire Line
	4000 2700 4100 2700
Wire Wire Line
	4000 3500 4100 3500
Wire Wire Line
	4000 4300 4100 4300
Wire Wire Line
	4000 4700 4100 4700
Wire Wire Line
	4000 5100 4100 5100
Wire Wire Line
	7150 3500 7300 3500
Wire Wire Line
	7150 3900 7300 3900
Wire Wire Line
	7150 4700 7300 4700
Text GLabel 7300 4700 2    60   Input ~ 0
BANK0_20
Text GLabel 7300 4900 2    60   Input ~ 0
BANK0_19
Text GLabel 7300 3900 2    60   Input ~ 0
BANK0_18
Text GLabel 7300 4100 2    60   Input ~ 0
BANK0_17
Text GLabel 7300 3500 2    60   Input ~ 0
BANK0_16
Text GLabel 7300 3700 2    60   Input ~ 0
BANK0_15
Text GLabel 4000 5100 0    60   Input ~ 0
BANK0_14
Text GLabel 4000 5300 0    60   Input ~ 0
BANK0_13
Text GLabel 4000 4700 0    60   Input ~ 0
BANK0_12
Text GLabel 4000 4900 0    60   Input ~ 0
BANK0_11
Text GLabel 4000 4300 0    60   Input ~ 0
BANK0_10
Text GLabel 4000 4500 0    60   Input ~ 0
BANK0_9
Text GLabel 4000 3500 0    60   Input ~ 0
BANK0_8
Text GLabel 4000 3700 0    60   Input ~ 0
BANK0_7
Text GLabel 4000 2700 0    60   Input ~ 0
BANK0_6
Text GLabel 4000 2900 0    60   Input ~ 0
BANK0_5
Text GLabel 4000 1900 0    60   Input ~ 0
BANK0_4
Text GLabel 4000 2100 0    60   Input ~ 0
BANK0_3
Text GLabel 4000 1500 0    60   Input ~ 0
BANK0_2
Text GLabel 4000 1700 0    60   Input ~ 0
BANK0_1
Text GLabel 2900 3600 2    60   Input ~ 0
BANK0_20
Text GLabel 2900 3450 2    60   Input ~ 0
BANK0_18
Text GLabel 2900 3300 2    60   Input ~ 0
BANK0_16
Text GLabel 2900 3150 2    60   Input ~ 0
BANK0_14
Text GLabel 2900 3000 2    60   Input ~ 0
BANK0_12
Text GLabel 2900 2850 2    60   Input ~ 0
BANK0_10
Text GLabel 2900 2700 2    60   Input ~ 0
BANK0_8
Text GLabel 2900 2550 2    60   Input ~ 0
BANK0_6
Text GLabel 2900 2400 2    60   Input ~ 0
BANK0_4
Text GLabel 2900 2250 2    60   Input ~ 0
BANK0_2
Text GLabel 1350 3600 0    60   Input ~ 0
BANK0_19
Text GLabel 1350 3450 0    60   Input ~ 0
BANK0_17
Text GLabel 1350 3300 0    60   Input ~ 0
BANK0_15
Text GLabel 1350 3150 0    60   Input ~ 0
BANK0_13
Text GLabel 1350 3000 0    60   Input ~ 0
BANK0_11
Text GLabel 1350 2850 0    60   Input ~ 0
BANK0_9
Text GLabel 1350 2700 0    60   Input ~ 0
BANK0_7
Text GLabel 1350 2550 0    60   Input ~ 0
BANK0_5
Text GLabel 1350 2400 0    60   Input ~ 0
BANK0_3
Text GLabel 1350 2250 0    60   Input ~ 0
BANK0_1
NoConn ~ 7150 5300
NoConn ~ 7150 5100
NoConn ~ 7150 4500
NoConn ~ 7150 4300
NoConn ~ 7150 3300
NoConn ~ 7150 3100
NoConn ~ 7150 2900
NoConn ~ 7150 2700
NoConn ~ 7150 2500
NoConn ~ 7150 2300
NoConn ~ 7150 2100
NoConn ~ 7150 1900
NoConn ~ 7150 1700
NoConn ~ 7150 1500
$Comp
L FPGA_20_PIN_HEADER U601
U 2 1 500F42DA
P 2700 3250
F 0 "U601" H 2600 4400 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 2600 2750 60  0000 C CNN
	2    2700 3250
	1    0    0    -1  
$EndComp
$Comp
L FPGA_20_PIN_HEADER U601
U 1 1 500F42C2
P 1750 3250
F 0 "U601" H 1650 4400 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 1650 2750 60  0000 C CNN
	1    1750 3250
	1    0    0    -1  
$EndComp
$Comp
L XC6SLX25FTG256 U602
U 2 1 4FE55175
P 11050 4900
F 0 "U602" H 4650 8600 60  0000 C CNN
F 1 "XC6SLX25FTG256" H 4750 4000 60  0000 C CNN
	2    11050 4900
	1    0    0    -1  
$EndComp
$EndSCHEMATC
