`timescale 1ns/100ps

module tb_Top;
	reg clk, reset_n, m_req, m_wr;
	reg [15:0] m_addr;
	reg [63:0] m_dout;
	wire m_grant, interrupt;
	wire [63:0] m_din;
	
	always #5 clk = ~clk;
	
	initial begin
		#0;	clk = 1; reset_n = 0; m_req = 0; m_wr = 0; m_addr = 0; m_dout = 0;
		#7;	reset_n = 1;
		
		#10;	m_addr = 16'h7020; m_dout = 1; m_req = 1; m_wr = 1;
		#10;	m_addr = 16'h7018; m_dout = 1;
		#10;	m_addr = 16'h7000; m_dout = 1;
		while(interrupt == 0) #10;
		#10;	s_addr = 16'h7030; s_wr = 0;
	end	
	
endmodule
