#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Mar 07 13:03:20 2017
# Process ID: 13456
# Log file: F:/FPGA2016/DEMO/vivado.log
# Journal file: F:/FPGA2016/DEMO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA2016/DEMO/starfire.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_Project/KCT16/KCT16.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 784.340 ; gain = 205.801
open_bd_design {F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Successfully read diagram <design_1> from BD file <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 07 13:05:23 2017...
