// Seed: 227395223
module module_0 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    output supply0 id_10,
    output wand id_11,
    input supply0 id_12,
    input uwire id_13,
    output tri1 id_14,
    output wire id_15,
    output uwire id_16,
    output tri id_17,
    input tri0 id_18,
    input wire id_19,
    output wire id_20,
    input supply0 id_21,
    input tri id_22,
    output supply1 id_23,
    input tri0 id_24,
    output tri1 id_25
);
  logic [-1 : -1] id_27;
  ;
  assign id_15 = 1'b0;
  logic id_28;
  ;
  logic   id_29;
  supply1 id_30 = -1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_30 = 0;
endmodule
