19:17:06 INFO  : Registering command handlers for SDK TCF services
19:17:09 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:17:11 INFO  : XSCT server has started successfully.
19:17:11 INFO  : Successfully done setting XSCT server connection channel  
19:17:11 INFO  : Successfully done setting SDK workspace  
19:17:11 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:18:51 INFO  : Refreshed build settings on project bootloader
19:23:00 INFO  : Successfully generated /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/src/lscript.ld.
19:23:00 INFO  : Applying linker script to all configurations of project ARTY_firmware.
19:23:00 INFO  : Setting rebuild state to true for all configurations of project ARTY_firmware.
19:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:24 INFO  : Registering command handlers for SDK TCF services
19:27:25 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:27:26 INFO  : XSCT server has started successfully.
19:27:26 INFO  : Successfully done setting XSCT server connection channel  
19:27:26 INFO  : Successfully done setting SDK workspace  
19:27:26 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:27:26 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
19:42:53 INFO  : Registering command handlers for SDK TCF services
19:42:54 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:42:55 INFO  : XSCT server has started successfully.
19:42:55 INFO  : Successfully done setting XSCT server connection channel  
19:42:55 INFO  : Successfully done setting SDK workspace  
19:42:55 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:47:39 INFO  : Registering command handlers for SDK TCF services
19:47:40 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:47:41 INFO  : XSCT server has started successfully.
19:47:41 INFO  : Successfully done setting XSCT server connection channel  
19:47:41 INFO  : Successfully done setting SDK workspace  
19:47:41 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:47:41 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
19:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:01 INFO  : Registering command handlers for SDK TCF services
19:54:01 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:54:02 INFO  : XSCT server has started successfully.
19:54:02 INFO  : Successfully done setting XSCT server connection channel  
19:54:03 INFO  : Successfully done setting SDK workspace  
19:54:03 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:55:40 INFO  : Registering command handlers for SDK TCF services
19:55:41 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
19:55:42 INFO  : XSCT server has started successfully.
19:55:42 INFO  : Successfully done setting XSCT server connection channel  
19:55:42 INFO  : Successfully done setting SDK workspace  
19:55:42 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
19:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:51 INFO  : Inferring section assignments and sizes from elf file: /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf
19:57:55 INFO  : Successfully generated /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/src/lscript.ld.
19:57:55 INFO  : Applying linker script to all configurations of project ARTY_firmware.
19:57:55 INFO  : Setting rebuild state to true for all configurations of project ARTY_firmware.
19:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:35 INFO  : Registering command handlers for SDK TCF services
20:18:36 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
20:18:37 INFO  : XSCT server has started successfully.
20:18:37 INFO  : Successfully done setting XSCT server connection channel  
20:18:37 INFO  : Successfully done setting SDK workspace  
20:18:37 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
20:18:37 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
20:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
20:18:55 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
20:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:40 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
20:20:40 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
20:20:43 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
20:20:44 INFO  : Bootgen command execution is done.
20:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
20:23:14 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
20:59:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
20:59:42 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
20:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:24 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
21:00:24 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
21:00:26 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:00:27 INFO  : Bootgen command execution is done.
21:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:19 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:01:20 INFO  : Bootgen command execution is done.
21:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
21:02:34 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
21:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:48 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
21:02:49 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
21:02:50 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:02:51 INFO  : Bootgen command execution is done.
21:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:23 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:03:24 INFO  : Bootgen command execution is done.
21:08:41 INFO  : Registering command handlers for SDK TCF services
21:08:42 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
21:08:44 INFO  : XSCT server has started successfully.
21:08:44 INFO  : Successfully done setting XSCT server connection channel  
21:08:44 INFO  : Successfully done setting SDK workspace  
21:08:44 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
21:08:44 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
21:11:13 INFO  : No changes in MSS file content so not generating sources.
21:11:40 INFO  : Inferring section assignments and sizes from elf file: /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf
21:12:00 INFO  : Successfully generated /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/src/lscript.ld.
21:12:00 INFO  : Applying linker script to all configurations of project ARTY_firmware.
21:12:00 INFO  : Setting rebuild state to true for all configurations of project ARTY_firmware.
21:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
21:12:35 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
21:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:22 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
21:13:23 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
21:13:24 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:13:25 INFO  : Bootgen command execution is done.
21:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:57 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
21:13:58 INFO  : Bootgen command execution is done.
22:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
22:05:40 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
22:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:01 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
22:06:02 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
22:06:03 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:06:04 INFO  : Bootgen command execution is done.
22:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:35 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:06:36 INFO  : Bootgen command execution is done.
22:25:17 INFO  : Registering command handlers for SDK TCF services
22:25:18 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
22:25:20 INFO  : XSCT server has started successfully.
22:25:21 INFO  : Successfully done setting XSCT server connection channel  
22:25:21 INFO  : Successfully done setting SDK workspace  
22:25:21 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
22:25:21 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
22:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
22:25:37 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
22:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:59 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
22:26:00 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
22:26:00 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:26:01 INFO  : Bootgen command execution is done.
22:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:32 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:26:33 INFO  : Bootgen command execution is done.
22:29:45 INFO  : Registering command handlers for SDK TCF services
22:29:45 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
22:29:46 INFO  : XSCT server has started successfully.
22:29:46 INFO  : Successfully done setting XSCT server connection channel  
22:29:46 INFO  : Successfully done setting SDK workspace  
22:29:46 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
22:29:47 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
22:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
22:30:09 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
22:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:00 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
22:31:01 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
22:31:01 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:31:02 INFO  : Bootgen command execution is done.
22:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:57 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
22:31:59 INFO  : Bootgen command execution is done.
14:17:33 INFO  : Registering command handlers for SDK TCF services
14:17:34 INFO  : Launching XSCT server: xsct -n -interactive /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/temp_xsdb_launch_script.tcl
14:17:36 INFO  : XSCT server has started successfully.
14:17:36 INFO  : Successfully done setting XSCT server connection channel  
14:17:36 INFO  : Successfully done setting SDK workspace  
14:17:36 INFO  : Processing command line option -hwspec /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper.hdf.
14:17:36 INFO  : Checking for hwspec changes in the project ARTY_firmware_wrapper_hw_platform_0.
14:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A28D9FA" && level==0} -index 0' command is executed.
14:21:36 INFO  : FPGA configured successfully with bitstream "/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/download.bit"
14:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:55 INFO  : Converting 'microblaze' ELF file '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware/Debug/ARTY_firmware.elf' into bootable SREC format.
14:21:56 INFO  : Caching converted image as '/home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/ARTY_firmware.elf.srec'.
14:21:57 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
14:21:58 INFO  : Bootgen command execution is done.
14:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:30 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/bootimage.bif -w -o /home/daq/Xilinx/ARTY_firmware/ARTY_firmware.sdk/ARTY_firmware_wrapper_hw_platform_0/cache/BOOT.bin  -interface spi
14:22:31 INFO  : Bootgen command execution is done.
