Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 31 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 12 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 31 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
WARNING:EDK:4107 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - U:\hlocal\pablo\extraordinaria\proyecto\_xps_tempmhsfilename.mhs line 14 
WARNING:EDK:4107 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - U:\hlocal\pablo\extraordinaria\proyecto\_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4107 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - U:\hlocal\pablo\extraordinaria\proyecto\_xps_tempmhsfilename.mhs line 14 
WARNING:EDK:4107 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - U:\hlocal\pablo\extraordinaria\proyecto\_xps_tempmhsfilename.mhs line 35 
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.gui
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.gui
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver keypad 1.00.a for instance keypad_0
keypad_0 has been added to the project
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port PLB_Clk external with net as port name
Instance plb_v46_0 port PLB_Clk connector undefined, using plb_v46_0_PLB_Clk
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port SYS_Rst external with net as port name
Instance plb_v46_0 port SYS_Rst connector undefined, using plb_v46_0_SYS_Rst
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port TX external with net as port name
Instance xps_uartlite_0 port TX connector undefined, using xps_uartlite_0_TX
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance keypad_0 port R external with net as port name
Instance keypad_0 port R connector undefined, using keypad_0_R
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance keypad_0 port S external with net as port name
Instance keypad_0 port S connector undefined, using keypad_0_S
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 14 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 35 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jun 07 12:25:21 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/pablo/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\pablo\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2_
   1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\pablo\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2_
   1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\pablo\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2_
   1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 40 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line
13 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs
line 21 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 33
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line
40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 46 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
U:\hlocal\pablo\extraordinaria\proyecto\system.mhs line 13 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc3s1000ft256-5 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/microblaze_0_wrapper/sys
tem_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 254.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile
C:/software/electronica/xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory U:/hlocal/pablo/extraordinaria/proyecto/implementation 

Using Flow File:
U:/hlocal/pablo/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/pablo/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/pablo/extraordinaria/proyecto/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_microblaze_0_wrap
per.ngc"...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_xps_uartlite_0_wr
apper.ngc"...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_plb_v46_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_bram_block_0_wrap
per.ngc"...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_xps_bram_if_cntlr
_0_wrapper.ngc"...
Loading design module
"U:/hlocal/pablo/extraordinaria/proyecto/implementation/system_keypad_0_wrapper.
ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:aa0b5b59) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:aa0b5b59) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aa0b5b59) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:72446540) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:72446540) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
...................................................
Phase 6.4  Local Placement Optimization (Checksum:72446540) REAL time: 6 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:72446540) REAL time: 6 secs 

Phase 8.8  Global Placement
.............................................................................................................
...........................
..............................................................................................
..................
Phase 8.8  Global Placement (Checksum:c1943a68) REAL time: 9 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:c1943a68) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c1943a68) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d0ac7222) REAL time: 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d0ac7222) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,131 out of  15,360    7
  Number of 4 input LUTs:             2,256 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,448 out of   7,680   18
    Number of Slices containing only related logic:   1,448 out of   1,448 100
    Number of Slices containing unrelated logic:          0 out of   1,448   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,297 out of  15,360   14
    Number used as logic:             1,788
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     173    6
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4519 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  12 out of 173     6
      Number of LOCed IOBs                  12 out of 12    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1448 out of 7680   18
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12343 unrouted;      REAL time: 3 secs 

Phase  2  : 10932 unrouted;      REAL time: 4 secs 

Phase  3  : 3597 unrouted;      REAL time: 4 secs 

Phase  4  : 3893 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 33 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 33 secs 

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1142 |  0.459     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX4| No   |   23 |  0.188     |  0.936      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.186ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.698ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.130ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.763ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  4473 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Jun 07 12:31:59 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Fri Jun 07 12:32:02 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 12:32:08 2024
 xsdk.exe -hwspec U:\hlocal\pablo\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\pablo\extraordinaria\proyecto\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jun 07 15:40:51 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/git/SE/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 50 - Copying cache
implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 37
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 70 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 24.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'lcd_0/lcd_0' with type 'lcd' could not be
   resolved. A pin name misspelling can cause this, a missing edif or ngc file,
   case mismatch between the block name and the edif or ngc file name, or the
   misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   5

Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Jun 07 15:43:27 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'lcd_0/lcd_0' with type 'lcd' could not be
   resolved. A pin name misspelling can cause this, a missing edif or ngc file,
   case mismatch between the block name and the edif or ngc file name, or the
   misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   5

Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Jun 07 15:44:01 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'lcd_0/lcd_0' with type 'lcd' could not be
   resolved. A pin name misspelling can cause this, a missing edif or ngc file,
   case mismatch between the block name and the edif or ngc file name, or the
   misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   5

Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Project files have changed on disk.
Project files have changed on disk.
Project files have changed on disk.
Project files have changed on disk.
Project files have changed on disk.
Project files have changed on disk.
Project files have changed on disk.
Deleting External port : lcd_rw 
Deleting Internal port lcd_0:rw 
Deleting External port : lcd_rs 
Deleting Internal port lcd_0:rs 
Deleting External port : lcd_e 
Deleting Internal port lcd_0:e 
Deleting External port : lcd_data 
Deleting Internal port lcd_0:lcd_data 
lcd_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   lcd_data
   lcd_e
   lcd_rs
   lcd_rw
ERROR:EDK:1405 - File not found in any repository 'lcd_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'lcd_v1_00_a/hdl/vhdl/lcd_controller.vhd'
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jun 07 16:06:09 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/git/SE/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 50 - Copying cache
implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs
line 70 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 70 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 21.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8392254b) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8392254b) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8392254b) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8f9a19d4) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
...................................
.......................
Phase 6.4  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 7 secs 

Phase 8.8  Global Placement
.................................
.......................
.........
...................................................................
........................
......................................
Phase 8.8  Global Placement (Checksum:1d46b145) REAL time: 11 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:1d46b145) REAL time: 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d46b145) REAL time: 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:58b2b83f) REAL time: 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:58b2b83f) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,356 out of  15,360    8
  Number of 4 input LUTs:             2,579 out of  15,360   16
Logic Distribution:
  Number of occupied Slices:          1,728 out of   7,680   22
    Number of Slices containing only related logic:   1,728 out of   1,728 100
    Number of Slices containing unrelated logic:          0 out of   1,728   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,673 out of  15,360   17
    Number used as logic:             2,111
    Number used as a route-thru:         94
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of     173   13
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4520 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  23 out of 173    13
      Number of LOCed IOBs                  23 out of 23    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1728 out of 7680   22
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14130 unrouted;      REAL time: 3 secs 

Phase  2  : 12481 unrouted;      REAL time: 4 secs 

Phase  3  : 4206 unrouted;      REAL time: 5 secs 

Phase  4  : 4420 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1347 |  0.461     |  1.082      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX4| No   |   23 |  0.182     |  0.955      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.087ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.649ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.941ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.894ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  4473 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Jun 07 16:08:48 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Fri Jun 07 16:08:50 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 16:08:58 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 16:17:53 2024
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 16:17:53 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 16:30:22 2024
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Jun 07 16:30:22 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : lcd_rw 
Deleting Internal port lcd_0:rw 
Deleting External port : lcd_rs 
Deleting Internal port lcd_0:rs 
Deleting External port : lcd_e 
Deleting Internal port lcd_0:e 
Deleting External port : lcd_data 
Deleting Internal port lcd_0:lcd_data 
lcd_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   lcd_data
   lcd_e
   lcd_rs
   lcd_rw
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Jun 10 14:03:18 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/git/SE/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 50 - Copying cache
implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs
line 70 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 44 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 60
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 70 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 20.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8392254b) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8392254b) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8392254b) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8f9a19d4) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
...................................
.......................
Phase 6.4  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:8f9a19d4) REAL time: 7 secs 

Phase 8.8  Global Placement
.................................
.......................
.........
...................................................................
........................
......................................
Phase 8.8  Global Placement (Checksum:1d46b145) REAL time: 10 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:1d46b145) REAL time: 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d46b145) REAL time: 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:58b2b83f) REAL time: 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:58b2b83f) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,356 out of  15,360    8
  Number of 4 input LUTs:             2,579 out of  15,360   16
Logic Distribution:
  Number of occupied Slices:          1,728 out of   7,680   22
    Number of Slices containing only related logic:   1,728 out of   1,728 100
    Number of Slices containing unrelated logic:          0 out of   1,728   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,673 out of  15,360   17
    Number used as logic:             2,111
    Number used as a route-thru:         94
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of     173   13
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4523 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  23 out of 173    13
      Number of LOCed IOBs                  23 out of 23    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1728 out of 7680   22
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14130 unrouted;      REAL time: 3 secs 

Phase  2  : 12481 unrouted;      REAL time: 4 secs 

Phase  3  : 4206 unrouted;      REAL time: 4 secs 

Phase  4  : 4420 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1347 |  0.461     |  1.082      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX4| No   |   23 |  0.182     |  0.955      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.087ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.649ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.941ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.894ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 21 secs 

Peak Memory Usage:  4476 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Jun 10 14:05:49 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Mon Jun 10 14:05:52 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jun 10 14:05:58 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Assigned Driver leds 1.00.a for instance leds_0
leds_0 has been added to the project
WARNING:EDK:2137 - Peripheral leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance leds_0 port red external with net as port name
Instance leds_0 port red connector undefined, using leds_0_red
Make instance leds_0 port green external with net as port name
Instance leds_0 port green connector undefined, using leds_0_green
Make instance leds_0 port blue external with net as port name
Instance leds_0 port blue connector undefined, using leds_0_blue
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7400000-0xc740ffff) leds_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Jun 10 16:36:08 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing leds_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/git/SE/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7400000-0xc740ffff) leds_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 29 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs
line 73 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 47 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 40
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 63
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 73 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 85 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:792 - "U:/hlocal/git/SE/extraordinaria/proyecto/pcores/leds_v1_00_a/hdl/vhdl/user_logic.vhd" line 176: Index 2 is not in range of signal <Bus2IP_WrCE>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\git\SE\extraordinaria\proyecto\synthesis\system_leds_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : leds_red 
Deleting Internal port leds_0:red 
Deleting External port : leds_green 
Deleting Internal port leds_0:green 
Deleting External port : leds_blue 
Deleting Internal port leds_0:blue 
leds_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds_blue
   leds_green
   leds_red
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver leds 1.00.a for instance leds_0
leds_0 has been added to the project
WARNING:EDK:2137 - Peripheral leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance leds_0 port red external with net as port name
Instance leds_0 port red connector undefined, using leds_0_red
Make instance leds_0 port green external with net as port name
Instance leds_0 port green connector undefined, using leds_0_green
Make instance leds_0 port blue external with net as port name
Instance leds_0 port blue connector undefined, using leds_0_blue
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7400000-0xc740ffff) leds_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui

********************************************************************************
At Local date and time: Mon Jun 10 16:42:40 2024
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing leds_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/git/SE/extraordinaria/proyecto/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7400000-0xc740ffff) leds_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\keypad_v1_00_a\data\keypad_v2
   _1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\lcd_v1_00_a\data\lcd_v2_1_0.m
   pd line 29 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: leds, INSTANCE:leds_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\git\SE\extraordinaria\proyecto\pcores\leds_v1_00_a\data\leds_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 40 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs
line 73 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 47 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 63
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 73 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_0 - U:\hlocal\git\SE\extraordinaria\proyecto\system.mhs line 85 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_leds_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:92521b9a) REAL time: 8 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:92521b9a) REAL time: 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:92521b9a) REAL time: 8 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3b84cd8) REAL time: 9 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3b84cd8) REAL time: 9 secs 

Phase 6.4  Local Placement Optimization
...................................
...............
Phase 6.4  Local Placement Optimization (Checksum:3b84cd8) REAL time: 11 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:3b84cd8) REAL time: 11 secs 

Phase 8.8  Global Placement
.....................................
.............................
............
........................................................................................................
...........................................................
.................................................................................
Phase 8.8  Global Placement (Checksum:813c6109) REAL time: 16 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:813c6109) REAL time: 16 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:813c6109) REAL time: 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c39637eb) REAL time: 22 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c39637eb) REAL time: 22 secs 

Total REAL time to Placer completion: 23 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,588 out of  15,360   10
  Number of 4 input LUTs:             2,766 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,977 out of   7,680   25
    Number of Slices containing only related logic:   1,977 out of   1,977 100
    Number of Slices containing unrelated logic:          0 out of   1,977   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,881 out of  15,360   18
    Number used as logic:             2,298
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4540 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  26 out of 26    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1977 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15409 unrouted;      REAL time: 4 secs 

Phase  2  : 13560 unrouted;      REAL time: 4 secs 

Phase  3  : 4013 unrouted;      REAL time: 5 secs 

Phase  4  : 4269 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1550 |  0.474     |  1.087      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX4| No   |   21 |  0.238     |  0.958      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.874ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.661ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.197ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.702ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  4477 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Jun 10 16:45:28 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Mon Jun 10 16:45:32 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jun 10 16:45:38 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Jun 10 17:02:51 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_leds_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J14) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "keypad_0_R_pin_3_IBUF" (Output Signal = keypad_0_R_pin_3_IBUF)
   	PAD symbol "keypad_0_R_pin<3>" (Pad Signal = keypad_0_R_pin<3>)
   	PAD symbol "leds_red" (Pad Signal = leds_red)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jun 10 17:03:42 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_leds_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "red" FLOAT;> [system.ucf(60)]: NET
   "red" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "green" FLOAT;> [system.ucf(61)]:
   NET "green" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "blue" FLOAT;> [system.ucf(62)]: NET
   "blue" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jun 10 17:04:22 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_leds_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "red" FLOAT;> [system.ucf(60)]: NET
   "red" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "green" FLOAT;> [system.ucf(61)]:
   NET "green" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "blue" FLOAT;> [system.ucf(62)]: NET
   "blue" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   12 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jun 10 17:05:09 2024
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/git/SE/extraordinaria/proyecto/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system.ngc" ...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_microblaze_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_uartlite_0_w
rapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_plb_v46_0_wrappe
r.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_bram_block_0_wra
pper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_xps_bram_if_cntl
r_0_wrapper.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_keypad_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_lcd_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/git/SE/extraordinaria/proyecto/implementation/system_leds_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:92521b9a) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:92521b9a) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:92521b9a) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3b84cd8) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3b84cd8) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
...................................
...............
Phase 6.4  Local Placement Optimization (Checksum:3b84cd8) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:3b84cd8) REAL time: 7 secs 

Phase 8.8  Global Placement
.....................................
.............................
............
........................................................................................................
...........................................................
.................................................................................
Phase 8.8  Global Placement (Checksum:813c6109) REAL time: 12 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:813c6109) REAL time: 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:813c6109) REAL time: 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c39637eb) REAL time: 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c39637eb) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,588 out of  15,360   10
  Number of 4 input LUTs:             2,766 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,977 out of   7,680   25
    Number of Slices containing only related logic:   1,977 out of   1,977 100
    Number of Slices containing unrelated logic:          0 out of   1,977   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,881 out of  15,360   18
    Number used as logic:             2,298
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4540 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  26 out of 26    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1977 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15409 unrouted;      REAL time: 3 secs 

Phase  2  : 13560 unrouted;      REAL time: 4 secs 

Phase  3  : 4013 unrouted;      REAL time: 5 secs 

Phase  4  : 4269 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1550 |  0.474     |  1.087      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX4| No   |   21 |  0.238     |  0.958      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.874ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.661ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.197ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.702ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  4477 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Jun 10 17:06:15 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Mon Jun 10 17:06:18 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1;2100@fdilicencias1'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jun 10 17:06:23 2024
 xsdk.exe -hwspec U:\hlocal\git\SE\extraordinaria\proyecto\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\git\SE\extraordinaria\proyecto\etc\system.gui
