<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nrf24l01: NRF24L01 SPI Register Mask Definitions  &lt;br&gt;</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nrf24l01
   </div>
   <div id="projectbrief">Driver for the nRF24L01(+) transceiver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NRF24L01 SPI Register Mask Definitions &lt;br&gt;</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae50f69a3e72e9808c870d92582e6487b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#gae50f69a3e72e9808c870d92582e6487b">NRF24L01_RX_PW_P0_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga56e635d8d7242ac91bf3bab50bc65824">NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</a></td></tr>
<tr class="separator:gae50f69a3e72e9808c870d92582e6487b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefbb94c758edbd4a4b8b2440df595eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#gaefbb94c758edbd4a4b8b2440df595eaa">NRF24L01_RX_PW_P1_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga3be8522e7e611ff4d9ff89833b48f615">NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</a></td></tr>
<tr class="separator:gaefbb94c758edbd4a4b8b2440df595eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8319e11869023d015d6e8704c708a9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga8319e11869023d015d6e8704c708a9cf">NRF24L01_RX_PW_P2_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga90bb195381ac44c201b873adce47b4c0">NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</a></td></tr>
<tr class="separator:ga8319e11869023d015d6e8704c708a9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d351694874655eaa9e96b525e8547e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga9d351694874655eaa9e96b525e8547e1">NRF24L01_RX_PW_P3_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gacdd6fb18d96503fa63ff289c5d256ee9">NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</a></td></tr>
<tr class="separator:ga9d351694874655eaa9e96b525e8547e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dda8b375e7dea8b778f166bdba1c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga26dda8b375e7dea8b778f166bdba1c61">NRF24L01_RX_PW_P4_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gab2f7dbb934f21ae896d371d71886db85">NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</a></td></tr>
<tr class="separator:ga26dda8b375e7dea8b778f166bdba1c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c40fc97a4e727d5b2e557599cd744ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga2c40fc97a4e727d5b2e557599cd744ea">NRF24L01_RX_PW_P5_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga6b74786d8514062858134d1844ff4909">NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</a></td></tr>
<tr class="separator:ga2c40fc97a4e727d5b2e557599cd744ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d111b14ef0248315017c75d3644533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga5d111b14ef0248315017c75d3644533b">NRF24L01_FIFO_STATUS_MASK_REG</a></td></tr>
<tr class="memdesc:ga5d111b14ef0248315017c75d3644533b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits in FIFO_STATUS register.  <a href="group__reg__masks.html#ga5d111b14ef0248315017c75d3644533b">More...</a><br /></td></tr>
<tr class="separator:ga5d111b14ef0248315017c75d3644533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126c535baa29906a93377d73a7606b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga126c535baa29906a93377d73a7606b88">NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</a></td></tr>
<tr class="memdesc:ga126c535baa29906a93377d73a7606b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register.  <a href="group__reg__masks.html#ga126c535baa29906a93377d73a7606b88">More...</a><br /></td></tr>
<tr class="separator:ga126c535baa29906a93377d73a7606b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebc498d12f20e62032b4e09895eed72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga6ebc498d12f20e62032b4e09895eed72">NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</a></td></tr>
<tr class="memdesc:ga6ebc498d12f20e62032b4e09895eed72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register.  <a href="group__reg__masks.html#ga6ebc498d12f20e62032b4e09895eed72">More...</a><br /></td></tr>
<tr class="separator:ga6ebc498d12f20e62032b4e09895eed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca31bba48c198e02249c3c9e44bbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#ga20ca31bba48c198e02249c3c9e44bbb6">NRF24L01_DYNPD_MASK_REG</a></td></tr>
<tr class="memdesc:ga20ca31bba48c198e02249c3c9e44bbb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for DPL_Px[5:0] bits in DYNPD feature register.  <a href="group__reg__masks.html#ga20ca31bba48c198e02249c3c9e44bbb6">More...</a><br /></td></tr>
<tr class="separator:ga20ca31bba48c198e02249c3c9e44bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef555b549150409d5dbeca12f4cbbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__masks.html#gadef555b549150409d5dbeca12f4cbbea">NRF24L01_FEATURE_MASK_REG</a></td></tr>
<tr class="separator:gadef555b549150409d5dbeca12f4cbbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Configuration Register (CONFIG)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6fd658ddb186c3859e5e165e430daf91"></a>Provides a register mask, an interrupt mask and a CRC mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=53&amp;search=%22CONFIG%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:gad4b0e603d7d7516285f0dd714c46d30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gad4b0e603d7d7516285f0dd714c46d30f">NRF24L01_CONFIG_MASK_REG</a></td></tr>
<tr class="memdesc:gad4b0e603d7d7516285f0dd714c46d30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; Mask for all defined bits[6:0] in CONFIG register  <a href="group__reg__bits.html#gad4b0e603d7d7516285f0dd714c46d30f">More...</a><br /></td></tr>
<tr class="separator:gad4b0e603d7d7516285f0dd714c46d30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6a1aa06e4ebbc4cb47b95733673b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gacb6a1aa06e4ebbc4cb47b95733673b71">NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</a></td></tr>
<tr class="memdesc:gacb6a1aa06e4ebbc4cb47b95733673b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CRC[3:2] bits in CONFIG register.  <a href="group__reg__bits.html#gacb6a1aa06e4ebbc4cb47b95733673b71">More...</a><br /></td></tr>
<tr class="separator:gacb6a1aa06e4ebbc4cb47b95733673b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d7c9521fa1081e2e8fe0a58174da57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gad6d7c9521fa1081e2e8fe0a58174da57">NRF24L01_CONFIG_MASK_CRC</a></td></tr>
<tr class="memdesc:gad6d7c9521fa1081e2e8fe0a58174da57"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_DR[6] bit in CONFIG register.  <a href="group__reg__bits.html#gad6d7c9521fa1081e2e8fe0a58174da57">More...</a><br /></td></tr>
<tr class="separator:gad6d7c9521fa1081e2e8fe0a58174da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Enhanced ShockBurst™ Enable Register (EN_AA)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpda1aedb8b49d5c3aa6284862ed1740f8"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_AA%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga05bf3963b795f309058d9a92ca8a5520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga05bf3963b795f309058d9a92ca8a5520">NRF24L01_EN_AA_MASK_REG</a></td></tr>
<tr class="memdesc:ga05bf3963b795f309058d9a92ca8a5520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[5:0] in EN_AA register.  <a href="group__reg__bits.html#ga05bf3963b795f309058d9a92ca8a5520">More...</a><br /></td></tr>
<tr class="separator:ga05bf3963b795f309058d9a92ca8a5520"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RX Pipe Enable Register (EN_RXADDR)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp961505815e86fbad96e18c99e351a9c5"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_RXADDR%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga82d253030685cb1f3f422f17f396e98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga82d253030685cb1f3f422f17f396e98c">NRF24L01_EN_RXADDR_MASK_REG</a></td></tr>
<tr class="memdesc:ga82d253030685cb1f3f422f17f396e98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[5:0] in EN_RXADDR register.  <a href="group__reg__bits.html#ga82d253030685cb1f3f422f17f396e98c">More...</a><br /></td></tr>
<tr class="separator:ga82d253030685cb1f3f422f17f396e98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Pipe Address Width Common Configuration Register (SETUP_AW)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd29b448d97d5b6764c396e0a0a477cd0"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_AW%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga041619332e10394c0c2ce2b00f89bbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga041619332e10394c0c2ce2b00f89bbc8">NRF24L01_SETUP_AW_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga842a6568877c432e0602aa58a3c1e090">NRF24L01_SETUP_AW_REG_BITS_AW</a></td></tr>
<tr class="memdesc:ga041619332e10394c0c2ce2b00f89bbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[1:0] in AW register.  <a href="group__reg__bits.html#ga041619332e10394c0c2ce2b00f89bbc8">More...</a><br /></td></tr>
<tr class="separator:ga041619332e10394c0c2ce2b00f89bbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Automatic Retransmission Configuration Register (SETUP_RETR)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9f025f7e0c3af8abaa3e6236b306b29f"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_RETR%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:gaed2587ff5be89d74eb9e2b8bd104087c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gaed2587ff5be89d74eb9e2b8bd104087c">NRF24L01_SETUP_RETR_MASK_REG</a></td></tr>
<tr class="memdesc:gaed2587ff5be89d74eb9e2b8bd104087c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[7:0] in SETUP_RETR register.  <a href="group__reg__bits.html#gaed2587ff5be89d74eb9e2b8bd104087c">More...</a><br /></td></tr>
<tr class="separator:gaed2587ff5be89d74eb9e2b8bd104087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RF Channel Configuration Register (RF_CH)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp15080122e469b5f9fcb11bdfcaa28745"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_CH%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga2fa80a1d3906f9b5b8733ead96c3133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga2fa80a1d3906f9b5b8733ead96c3133e">NRF24L01_RF_CH_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gae876cf8ae818b8ce339491beaa187f75">NRF24L01_RF_CH_REG_BITS_RF_CH</a></td></tr>
<tr class="memdesc:ga2fa80a1d3906f9b5b8733ead96c3133e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[6:0] in RF_CH register.  <a href="group__reg__bits.html#ga2fa80a1d3906f9b5b8733ead96c3133e">More...</a><br /></td></tr>
<tr class="separator:ga2fa80a1d3906f9b5b8733ead96c3133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RF Configuration Register (RF_SETUP)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf948f4152ad50be31a32cf93e48ceab7"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_SETUP%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga3d14c145be751bbc3a81afe59a976373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga3d14c145be751bbc3a81afe59a976373">NRF24L01_RF_SETUP_MASK_REG</a></td></tr>
<tr class="memdesc:ga3d14c145be751bbc3a81afe59a976373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[4:0] in RF_SETUP register.  <a href="group__reg__bits.html#ga3d14c145be751bbc3a81afe59a976373">More...</a><br /></td></tr>
<tr class="separator:ga3d14c145be751bbc3a81afe59a976373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Device Status Register (STATUS)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfacc00c81cbd1fe1e95aa8adedd52a47"></a>Provides a register mask and an IRQ flags mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=55&amp;search=%22STATUS%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga9b3f68550ed4db25487d9d8d1ebc2584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga9b3f68550ed4db25487d9d8d1ebc2584">NRF24L01_STATUS_MASK_REG</a></td></tr>
<tr class="memdesc:ga9b3f68550ed4db25487d9d8d1ebc2584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[6:0] in STATUS register.  <a href="group__reg__bits.html#ga9b3f68550ed4db25487d9d8d1ebc2584">More...</a><br /></td></tr>
<tr class="separator:ga9b3f68550ed4db25487d9d8d1ebc2584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65308c300f8760ae900a7ee93bad1f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga65308c300f8760ae900a7ee93bad1f31">NRF24L01_STATUS_MASK_IRQ_FLAGS</a></td></tr>
<tr class="memdesc:ga65308c300f8760ae900a7ee93bad1f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for IRQ[6:4] interrupt flag bits in STATUS register.  <a href="group__reg__bits.html#ga65308c300f8760ae900a7ee93bad1f31">More...</a><br /></td></tr>
<tr class="separator:ga65308c300f8760ae900a7ee93bad1f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Transmission Observation Register (OBSERVE_TX)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb1358a2aeae19a44379ba7b85d7a8318"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=55&amp;search=%22OBSERVE_TX%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga58da17119f4d8a23ba58ca18eefa590f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga58da17119f4d8a23ba58ca18eefa590f">NRF24L01_OBSERVE_TX_MASK_REG</a></td></tr>
<tr class="memdesc:ga58da17119f4d8a23ba58ca18eefa590f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[7:0] in OBSERVE_TX register.  <a href="group__reg__bits.html#ga58da17119f4d8a23ba58ca18eefa590f">More...</a><br /></td></tr>
<tr class="separator:ga58da17119f4d8a23ba58ca18eefa590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Carrier Detect Register (CD)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp206f956f3ce7e2d07d4ea2b2a46f0a26"></a>Provides a register mask</p>
<p><a href="nRF24L01_product_specifications.pdf#page=55&amp;search=%22CD%22"><b><u>View details in datasheet</u></b></a> for more information </p>
</td></tr>
<tr class="memitem:ga1bed277a8a0f3095f24098066a045557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga1bed277a8a0f3095f24098066a045557">NRF24L01_CD_MASK_REG</a>&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gab0f3db1fbf3ef0b7f9ac2d5079186118">NRF24L01_CD_REG_BIT_CD</a></td></tr>
<tr class="memdesc:ga1bed277a8a0f3095f24098066a045557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all defined bits[0:0] in CD register.  <a href="group__reg__bits.html#ga1bed277a8a0f3095f24098066a045557">More...</a><br /></td></tr>
<tr class="separator:ga1bed277a8a0f3095f24098066a045557"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>These definitions should be used when trying to mask out on or more properties of the NRF24L01. For individual bit definitions see <a class="el" href="group__reg__bits.html">NRF24L01 SPI Register Bit Definitions <br  />
</a></p>
<p>The naming convention for all definitions is <b>NRF24L01_r_MASK_x</b> where <b>r</b> is the register name where the bit is found and <b>x</b> an arbitrary assigned name Each register also has a full mask defined for it under the name <b>NRF24L01_r_MASK_REG</b> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1bed277a8a0f3095f24098066a045557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bed277a8a0f3095f24098066a045557">&#9670;&nbsp;</a></span>NRF24L01_CD_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CD_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gab0f3db1fbf3ef0b7f9ac2d5079186118">NRF24L01_CD_REG_BIT_CD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits[0:0] in CD register. </p>

</div>
</div>
<a id="gad6d7c9521fa1081e2e8fe0a58174da57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d7c9521fa1081e2e8fe0a58174da57">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga86c93150a41fc94e5c71dcb94014f6af"><div class="ttname"><a href="group__reg__bits.html#ga86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_CRCO</div><div class="ttdoc">CRCO[2] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:228</div></div>
<div class="ttc" id="agroup__reg__bits_html_gab47cc5e8cbc0ab4ce27d17922243c53d"><div class="ttname"><a href="group__reg__bits.html#gab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_EN_CRC</div><div class="ttdoc">EN_CRC[3] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:227</div></div>
</div><!-- fragment -->
<p>RX_DR[6] bit in CONFIG register. </p>

</div>
</div>
<a id="gacb6a1aa06e4ebbc4cb47b95733673b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6a1aa06e4ebbc4cb47b95733673b71">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_INTERRUPT_MASKS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaf07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a> |                \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaf4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a> |                \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga5583dfd06a0bf72e08fa6d70fbf5bec2"><div class="ttname"><a href="group__reg__bits.html#ga5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</div><div class="ttdoc">MAX_RT[4] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:226</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaf07a996a70a3bee7953b416d1a32b002"><div class="ttname"><a href="group__reg__bits.html#gaf07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</div><div class="ttdoc">RX_DR[6] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:224</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaf4f3994a6d6ab185a8924c6abf8eaa9e"><div class="ttname"><a href="group__reg__bits.html#gaf4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</div><div class="ttdoc">TX_DS[5] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:225</div></div>
</div><!-- fragment -->
<p>Mask for CRC[3:2] bits in CONFIG register. </p>

</div>
</div>
<a id="gad4b0e603d7d7516285f0dd714c46d30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b0e603d7d7516285f0dd714c46d30f">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaf07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a> |                   \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaf4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a> |                   \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a> |                  \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a> |                       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a> |                         \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a> |                       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_gaaa23d4f4f3baf923f14efaf6c4a81634"><div class="ttname"><a href="group__reg__bits.html#gaaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_PWR_UP</div><div class="ttdoc">PWR_UP[1] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:229</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaaa8ba84687af61aa404bc4c55d8bea58"><div class="ttname"><a href="group__reg__bits.html#gaaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a></div><div class="ttdeci">#define NRF24L01_CONFIG_REG_BIT_PRIM_RX</div><div class="ttdoc">PRIM_RX[0] bit in CONFIG register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:230</div></div>
</div><!-- fragment -->
<p>&lt; Mask for all defined bits[6:0] in CONFIG register </p>
<p>Mask for INTERRUPT[6:4] bits in CONFIG register </p>

</div>
</div>
<a id="ga20ca31bba48c198e02249c3c9e44bbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ca31bba48c198e02249c3c9e44bbb6">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga1b2f06df93ea13f904f12a38e9d18b8e">NRF24L01_DYNPD_REG_BIT_DPL_P5</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga624204a11f1a8bf5cc8f706f85da1ca7">NRF24L01_DYNPD_REG_BIT_DPL_P4</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga5b907ad1b65bae1c84c1025741a305c0">NRF24L01_DYNPD_REG_BIT_DPL_P3</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaab81cb4636b051ee82d369429c3dfc97">NRF24L01_DYNPD_REG_BIT_DPL_P2</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gab81a4fe1bfdb985b3d70c6177d0193ea">NRF24L01_DYNPD_REG_BIT_DPL_P1</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga53517492dc16ee2f186aec29b00208f1">NRF24L01_DYNPD_REG_BIT_DPL_P0</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga1b2f06df93ea13f904f12a38e9d18b8e"><div class="ttname"><a href="group__reg__bits.html#ga1b2f06df93ea13f904f12a38e9d18b8e">NRF24L01_DYNPD_REG_BIT_DPL_P5</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P5</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:389</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga53517492dc16ee2f186aec29b00208f1"><div class="ttname"><a href="group__reg__bits.html#ga53517492dc16ee2f186aec29b00208f1">NRF24L01_DYNPD_REG_BIT_DPL_P0</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P0</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:394</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga5b907ad1b65bae1c84c1025741a305c0"><div class="ttname"><a href="group__reg__bits.html#ga5b907ad1b65bae1c84c1025741a305c0">NRF24L01_DYNPD_REG_BIT_DPL_P3</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P3</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:391</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga624204a11f1a8bf5cc8f706f85da1ca7"><div class="ttname"><a href="group__reg__bits.html#ga624204a11f1a8bf5cc8f706f85da1ca7">NRF24L01_DYNPD_REG_BIT_DPL_P4</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P4</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:390</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaab81cb4636b051ee82d369429c3dfc97"><div class="ttname"><a href="group__reg__bits.html#gaab81cb4636b051ee82d369429c3dfc97">NRF24L01_DYNPD_REG_BIT_DPL_P2</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P2</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:392</div></div>
<div class="ttc" id="agroup__reg__bits_html_gab81a4fe1bfdb985b3d70c6177d0193ea"><div class="ttname"><a href="group__reg__bits.html#gab81a4fe1bfdb985b3d70c6177d0193ea">NRF24L01_DYNPD_REG_BIT_DPL_P1</a></div><div class="ttdeci">#define NRF24L01_DYNPD_REG_BIT_DPL_P1</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:393</div></div>
</div><!-- fragment -->
<p>Mask for DPL_Px[5:0] bits in DYNPD feature register. </p>

</div>
</div>
<a id="ga05bf3963b795f309058d9a92ca8a5520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05bf3963b795f309058d9a92ca8a5520">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gacbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gabd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga1f955ff7e6783511cef35bcafb90ef2c"><div class="ttname"><a href="group__reg__bits.html#ga1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P4</div><div class="ttdoc">ENAA_P4[4] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:239</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga4b0b5a0edf62ea3223e1a7c442155a64"><div class="ttname"><a href="group__reg__bits.html#ga4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P1</div><div class="ttdoc">ENAA_P1[1] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:242</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga69624aff4d39f013e27d2de3f0570c96"><div class="ttname"><a href="group__reg__bits.html#ga69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P2</div><div class="ttdoc">ENAA_P2[2] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:241</div></div>
<div class="ttc" id="agroup__reg__bits_html_gabd053e5d74243e0631e0c7c2d490cfa4"><div class="ttname"><a href="group__reg__bits.html#gabd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P3</div><div class="ttdoc">ENAA_P3[3] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:240</div></div>
<div class="ttc" id="agroup__reg__bits_html_gac2b508cebf1521e07d4a03657443bf9f"><div class="ttname"><a href="group__reg__bits.html#gac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P0</div><div class="ttdoc">ENAA_P0[0] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:243</div></div>
<div class="ttc" id="agroup__reg__bits_html_gacbf49029ffa1a2ebc51a1d701318734e"><div class="ttname"><a href="group__reg__bits.html#gacbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a></div><div class="ttdeci">#define NRF24L01_EN_AA_REG_BIT_ENAA_P5</div><div class="ttdoc">ENAA_P5[5] bit in EN_AA register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:238</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[5:0] in EN_AA register. </p>

</div>
</div>
<a id="ga82d253030685cb1f3f422f17f396e98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d253030685cb1f3f422f17f396e98c">&#9670;&nbsp;</a></span>NRF24L01_EN_RXADDR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RXADDR_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga110a62b986c828e8fb33224456bc7701">NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga35644cd0fae11474735e7d1c6fa02d46">NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga667807ef7dcd76644bf962e2f9201214">NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaf19a2bbb619d22d23361d6fb337ee696">NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga0055fa74ca23ed1298c775ed5d3c6f8a">NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gab3e77e8cf2f8480c38d5f0911d09db0b">NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga0055fa74ca23ed1298c775ed5d3c6f8a"><div class="ttname"><a href="group__reg__bits.html#ga0055fa74ca23ed1298c775ed5d3c6f8a">NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P1</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:255</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga110a62b986c828e8fb33224456bc7701"><div class="ttname"><a href="group__reg__bits.html#ga110a62b986c828e8fb33224456bc7701">NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P5</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:251</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga35644cd0fae11474735e7d1c6fa02d46"><div class="ttname"><a href="group__reg__bits.html#ga35644cd0fae11474735e7d1c6fa02d46">NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P4</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:252</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga667807ef7dcd76644bf962e2f9201214"><div class="ttname"><a href="group__reg__bits.html#ga667807ef7dcd76644bf962e2f9201214">NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P3</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:253</div></div>
<div class="ttc" id="agroup__reg__bits_html_gab3e77e8cf2f8480c38d5f0911d09db0b"><div class="ttname"><a href="group__reg__bits.html#gab3e77e8cf2f8480c38d5f0911d09db0b">NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P0</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:256</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaf19a2bbb619d22d23361d6fb337ee696"><div class="ttname"><a href="group__reg__bits.html#gaf19a2bbb619d22d23361d6fb337ee696">NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</a></div><div class="ttdeci">#define NRF24L01_EN_RXADDR_REG_BIT_ERX_P2</div><div class="ttdoc">Mask for all defined bits[5:0] in EN_RXADDR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:254</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[5:0] in EN_RXADDR register. </p>

</div>
</div>
<a id="gadef555b549150409d5dbeca12f4cbbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadef555b549150409d5dbeca12f4cbbea">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga4b85a513bebb44da033bb14ceb9f0a78">NRF24L01_FEATURE_REG_BIT_EN_DPL</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga28198919ed370728c240b5b54a724a5a">NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</a> |    \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga40bc85952ef764e0e62b756e3a86bd2f">NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga28198919ed370728c240b5b54a724a5a"><div class="ttname"><a href="group__reg__bits.html#ga28198919ed370728c240b5b54a724a5a">NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY</div><div class="ttdoc">EN_ACK_PAY[1] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:403</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga40bc85952ef764e0e62b756e3a86bd2f"><div class="ttname"><a href="group__reg__bits.html#ga40bc85952ef764e0e62b756e3a86bd2f">NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK</div><div class="ttdoc">EN_DYN_ACK[0] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:404</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga4b85a513bebb44da033bb14ceb9f0a78"><div class="ttname"><a href="group__reg__bits.html#ga4b85a513bebb44da033bb14ceb9f0a78">NRF24L01_FEATURE_REG_BIT_EN_DPL</a></div><div class="ttdeci">#define NRF24L01_FEATURE_REG_BIT_EN_DPL</div><div class="ttdoc">EN_DPL[2] bit in FEATURE register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:402</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5d111b14ef0248315017c75d3644533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d111b14ef0248315017c75d3644533b">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gafb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a> |      \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a> |      \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gafc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga5fb8820dd499ab41d2f03eefa4c4a4ab"><div class="ttname"><a href="group__reg__bits.html#ga5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</div><div class="ttdoc">RX_FULL[1] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:380</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga8a7a179f3f0746249c7a1dc354fac1a6"><div class="ttname"><a href="group__reg__bits.html#ga8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</div><div class="ttdoc">TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:379</div></div>
<div class="ttc" id="agroup__reg__bits_html_gae7baf256acf0559807dc0caf2479a4e2"><div class="ttname"><a href="group__reg__bits.html#gae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</div><div class="ttdoc">TX_FULL[6] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:378</div></div>
<div class="ttc" id="agroup__reg__bits_html_gafb58388c5ed1aa20f6c59fded51a1e83"><div class="ttname"><a href="group__reg__bits.html#gafb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</div><div class="ttdoc">TX_REUSE[5] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:377</div></div>
<div class="ttc" id="agroup__reg__bits_html_gafc82f1b356f7e93f59691d7055faf111"><div class="ttname"><a href="group__reg__bits.html#gafc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a></div><div class="ttdeci">#define NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</div><div class="ttdoc">RX_EMPTY[0] status bit in FIFO_STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:381</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="ga126c535baa29906a93377d73a7606b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga126c535baa29906a93377d73a7606b88">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_RX_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga5fb8820dd499ab41d2f03eefa4c4a4ab">NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL</a> |            \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gafc82f1b356f7e93f59691d7055faf111">NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY</a>)</div>
</div><!-- fragment -->
<p>Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="ga6ebc498d12f20e62032b4e09895eed72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ebc498d12f20e62032b4e09895eed72">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_MASK_TX_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gafb58388c5ed1aa20f6c59fded51a1e83">NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE</a> |           \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gae7baf256acf0559807dc0caf2479a4e2">NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL</a> |            \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga8a7a179f3f0746249c7a1dc354fac1a6">NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY</a>)</div>
</div><!-- fragment -->
<p>Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="ga58da17119f4d8a23ba58ca18eefa590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58da17119f4d8a23ba58ca18eefa590f">&#9670;&nbsp;</a></span>NRF24L01_OBSERVE_TX_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_OBSERVE_TX_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaba57489490c88664da4969efbd8bebcf">NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</a> |     \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga8b58638de626b7edbbbb339295c39d71">NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga8b58638de626b7edbbbb339295c39d71"><div class="ttname"><a href="group__reg__bits.html#ga8b58638de626b7edbbbb339295c39d71">NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</a></div><div class="ttdeci">#define NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT</div><div class="ttdoc">ARC_CNT[3:0] resent packet count bits in OBSERVE_TX register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:313</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaba57489490c88664da4969efbd8bebcf"><div class="ttname"><a href="group__reg__bits.html#gaba57489490c88664da4969efbd8bebcf">NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</a></div><div class="ttdeci">#define NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT</div><div class="ttdoc">PLOS_CNT[7:4] lost packet count bits in OBSERVE_TX register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:312</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[7:0] in OBSERVE_TX register. </p>

</div>
</div>
<a id="ga2fa80a1d3906f9b5b8733ead96c3133e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa80a1d3906f9b5b8733ead96c3133e">&#9670;&nbsp;</a></span>NRF24L01_RF_CH_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_CH_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gae876cf8ae818b8ce339491beaa187f75">NRF24L01_RF_CH_REG_BITS_RF_CH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits[6:0] in RF_CH register. </p>

</div>
</div>
<a id="ga3d14c145be751bbc3a81afe59a976373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d14c145be751bbc3a81afe59a976373">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaef9765800247b3682b53571ec1befebe">NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</a> |      \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga495f104a00541af9187c9609b81f425e">NRF24L01_RF_SETUP_REG_BIT_RF_DR</a> |         \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga53c3e47c67cd0f3ab4810ac49cec823d">NRF24L01_RF_SETUP_REG_BITS_RF_PWR</a> |       \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga796c669655b7fe2c98ac33159dc09b7d">NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga495f104a00541af9187c9609b81f425e"><div class="ttname"><a href="group__reg__bits.html#ga495f104a00541af9187c9609b81f425e">NRF24L01_RF_SETUP_REG_BIT_RF_DR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_RF_DR</div><div class="ttdoc">RF_DR[4] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:290</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga53c3e47c67cd0f3ab4810ac49cec823d"><div class="ttname"><a href="group__reg__bits.html#ga53c3e47c67cd0f3ab4810ac49cec823d">NRF24L01_RF_SETUP_REG_BITS_RF_PWR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BITS_RF_PWR</div><div class="ttdoc">RF_PWR[2:1] bits in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:291</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga796c669655b7fe2c98ac33159dc09b7d"><div class="ttname"><a href="group__reg__bits.html#ga796c669655b7fe2c98ac33159dc09b7d">NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR</div><div class="ttdoc">LNA_HCURR[0] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:292</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaef9765800247b3682b53571ec1befebe"><div class="ttname"><a href="group__reg__bits.html#gaef9765800247b3682b53571ec1befebe">NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</a></div><div class="ttdeci">#define NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK</div><div class="ttdoc">PLL_LOCK[5] bit in RF_SETUP register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:289</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[4:0] in RF_SETUP register. </p>

</div>
</div>
<a id="gae50f69a3e72e9808c870d92582e6487b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae50f69a3e72e9808c870d92582e6487b">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P0_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P0_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga56e635d8d7242ac91bf3bab50bc65824">NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaefbb94c758edbd4a4b8b2440df595eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefbb94c758edbd4a4b8b2440df595eaa">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P1_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P1_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga3be8522e7e611ff4d9ff89833b48f615">NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8319e11869023d015d6e8704c708a9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8319e11869023d015d6e8704c708a9cf">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P2_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P2_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga90bb195381ac44c201b873adce47b4c0">NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d351694874655eaa9e96b525e8547e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d351694874655eaa9e96b525e8547e1">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P3_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P3_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gacdd6fb18d96503fa63ff289c5d256ee9">NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26dda8b375e7dea8b778f166bdba1c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26dda8b375e7dea8b778f166bdba1c61">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P4_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P4_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#gab2f7dbb934f21ae896d371d71886db85">NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c40fc97a4e727d5b2e557599cd744ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c40fc97a4e727d5b2e557599cd744ea">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P5_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P5_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga6b74786d8514062858134d1844ff4909">NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga041619332e10394c0c2ce2b00f89bbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga041619332e10394c0c2ce2b00f89bbc8">&#9670;&nbsp;</a></span>NRF24L01_SETUP_AW_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_AW_MASK_REG&#160;&#160;&#160;(uint8_t) <a class="el" href="group__reg__bits.html#ga842a6568877c432e0602aa58a3c1e090">NRF24L01_SETUP_AW_REG_BITS_AW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all defined bits[1:0] in AW register. </p>

</div>
</div>
<a id="gaed2587ff5be89d74eb9e2b8bd104087c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2587ff5be89d74eb9e2b8bd104087c">&#9670;&nbsp;</a></span>NRF24L01_SETUP_RETR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_RETR_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga172d9d8a92a7d01c2bb099c119924097">NRF24L01_SETUP_RETR_REG_BITS_ARD</a> |          \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga37ad5787c92303338675bf2567b452e2">NRF24L01_SETUP_RETR_REG_BITS_ARC</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga172d9d8a92a7d01c2bb099c119924097"><div class="ttname"><a href="group__reg__bits.html#ga172d9d8a92a7d01c2bb099c119924097">NRF24L01_SETUP_RETR_REG_BITS_ARD</a></div><div class="ttdeci">#define NRF24L01_SETUP_RETR_REG_BITS_ARD</div><div class="ttdoc">ARD[7:4] bits in SETUP_RETR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:272</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga37ad5787c92303338675bf2567b452e2"><div class="ttname"><a href="group__reg__bits.html#ga37ad5787c92303338675bf2567b452e2">NRF24L01_SETUP_RETR_REG_BITS_ARC</a></div><div class="ttdeci">#define NRF24L01_SETUP_RETR_REG_BITS_ARC</div><div class="ttdoc">ARC[3:0] bits in SETUP_RETR register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:273</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[7:0] in SETUP_RETR register. </p>

</div>
</div>
<a id="ga65308c300f8760ae900a7ee93bad1f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65308c300f8760ae900a7ee93bad1f31">&#9670;&nbsp;</a></span>NRF24L01_STATUS_MASK_IRQ_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_MASK_IRQ_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a> |               \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a> |               \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga420b4a05f738b72880dbcef809dc9ce0"><div class="ttname"><a href="group__reg__bits.html#ga420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_MAX_RT</div><div class="ttdoc">MAX_RT[4] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:302</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga87cdeb4d1a693f8a60a474cdc726a541"><div class="ttname"><a href="group__reg__bits.html#ga87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_RX_DR</div><div class="ttdoc">RX_DR[6] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:300</div></div>
<div class="ttc" id="agroup__reg__bits_html_ga9d52b8ddcff97ff40c2809687da106d8"><div class="ttname"><a href="group__reg__bits.html#ga9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_TX_DS</div><div class="ttdoc">TX_DS[5] interrupt flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:301</div></div>
</div><!-- fragment -->
<p>Mask for IRQ[6:4] interrupt flag bits in STATUS register. </p>

</div>
</div>
<a id="ga9b3f68550ed4db25487d9d8d1ebc2584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3f68550ed4db25487d9d8d1ebc2584">&#9670;&nbsp;</a></span>NRF24L01_STATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (uint8_t)( \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga87cdeb4d1a693f8a60a474cdc726a541">NRF24L01_STATUS_REG_BIT_RX_DR</a> |         \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga9d52b8ddcff97ff40c2809687da106d8">NRF24L01_STATUS_REG_BIT_TX_DS</a> |         \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga420b4a05f738b72880dbcef809dc9ce0">NRF24L01_STATUS_REG_BIT_MAX_RT</a> |        \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#gaaef3b9cc042253007cc2da9110a26311">NRF24L01_STATUS_REG_BITS_RX_P_NO</a> |      \</div>
<div class="line">    <a class="code" href="group__reg__bits.html#ga9bc0e8f67ae6f89af0797280511f28e1">NRF24L01_STATUS_REG_BIT_TX_FULL</a>)</div>
<div class="ttc" id="agroup__reg__bits_html_ga9bc0e8f67ae6f89af0797280511f28e1"><div class="ttname"><a href="group__reg__bits.html#ga9bc0e8f67ae6f89af0797280511f28e1">NRF24L01_STATUS_REG_BIT_TX_FULL</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BIT_TX_FULL</div><div class="ttdoc">TX_FULL[0] flag bit in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:304</div></div>
<div class="ttc" id="agroup__reg__bits_html_gaaef3b9cc042253007cc2da9110a26311"><div class="ttname"><a href="group__reg__bits.html#gaaef3b9cc042253007cc2da9110a26311">NRF24L01_STATUS_REG_BITS_RX_P_NO</a></div><div class="ttdeci">#define NRF24L01_STATUS_REG_BITS_RX_P_NO</div><div class="ttdoc">RX_P_NO[3:1] pipe number bits in STATUS register.</div><div class="ttdef"><b>Definition:</b> nrf24l01_defs.h:303</div></div>
</div><!-- fragment -->
<p>Mask for all defined bits[6:0] in STATUS register. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
