$date
	Thu Sep 01 20:50:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 3 ! LB [2:0] $end
$var wire 3 " LA [2:0] $end
$var reg 1 # P $end
$var reg 1 $ R $end
$var reg 1 % TA $end
$var reg 1 & TB $end
$var reg 1 ' clk $end
$var reg 1 ( reset $end
$scope module U1 $end
$var wire 1 # P $end
$var wire 1 $ R $end
$var wire 1 % TA $end
$var wire 1 & TB $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 ) M $end
$var wire 3 * LB [2:0] $end
$var wire 3 + LA [2:0] $end
$scope module FSM1 $end
$var wire 1 % TA $end
$var wire 1 & TB $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 ) M $end
$var reg 3 , LA [2:0] $end
$var reg 3 - LB [2:0] $end
$var reg 2 . next_state [1:0] $end
$var reg 2 / state [1:0] $end
$upscope $end
$scope module FSM2 $end
$var wire 1 # P $end
$var wire 1 $ R $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var reg 1 ) M $end
$var reg 1 0 next_state $end
$var reg 1 1 state $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
b0 /
b1 .
b100 -
b1 ,
b1 +
b100 *
0)
1(
0'
0&
0%
0$
0#
b1 "
b100 !
$end
#5
1'
#7
0(
#10
0'
#15
b10 .
b10 "
b10 +
b10 ,
b1 /
1'
#20
0'
#25
b11 .
b1 !
b1 *
b1 -
b100 "
b100 +
b100 ,
b10 /
1'
#30
0'
#35
b0 .
b10 !
b10 *
b10 -
b11 /
1'
#37
1%
#40
0'
#45
b100 !
b100 *
b100 -
b1 "
b1 +
b1 ,
b0 /
1'
#47
1&
#50
0'
#55
1'
#60
0'
#65
1'
#67
b1 .
0%
#70
0'
#75
b10 .
b10 "
b10 +
b10 ,
b1 /
1'
#80
0'
#85
b1 !
b1 *
b1 -
b100 "
b100 +
b100 ,
b10 /
1'
#90
0'
#95
1'
#97
b11 .
0&
#100
0'
#105
b0 .
b10 !
b10 *
b10 -
b11 /
1'
#107
10
1#
#110
0'
#115
b1 .
b100 !
b100 *
b100 -
b1 "
b1 +
b1 ,
1)
b0 /
11
1'
#120
0'
#125
b10 .
b10 "
b10 +
b10 ,
b1 /
1'
#130
0'
#135
b1 !
b1 *
b1 -
b100 "
b100 +
b100 ,
b10 /
1'
#137
0#
#140
0'
#145
1'
#150
0'
#155
1'
#160
0'
#165
1'
#170
0'
#175
1'
#180
0'
#185
1'
#190
0'
#195
1'
#200
0'
