For Di, I model the Verilog-ams in blackbox manner. During testing include the Verilog model and the VAMS topmodle under dlf and div folder
