<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='392' type='VReg2SUnitMultiMap'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='954' u='m' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='955' u='m' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='959' u='m' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='960' u='m' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='991' u='m' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='992' u='m' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1109' u='m' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1109' u='m' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1141' u='m' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1141' u='m' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1338' u='m' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1338' u='m' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<offset>20800</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='391'>/// Maps vregs to the SUnits of their uses in the current scheduling region.</doc>
