# Model Template for automation script
# Created by Kartik Shenoy (a0393831)

# verilog module; will be picked up from libdir
module : ooschf18gv

# x/x - denotes one time step / resolution
timescale : 1ns/1ns

timestep : 100
waitstep : 0

# Please ensure that for inout pins, inputs are specified only as 'L,H,Y' and outputs as '0,1,X,Z,M'
resselect : 0000
gz        : 0011
xia       : LH00
sw1       : 0000
sw2       : 0000
rf        : 0000
pad       : 10ZZ
xoa       : 10ZZ
