{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599893094665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599893094665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 14:44:54 2020 " "Processing started: Sat Sep 12 14:44:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599893094665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599893094665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599893094666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599893095229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/5_seg_led_static/rtl/time_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/5_seg_led_static/rtl/time_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_count " "Found entity 1: time_count" {  } { { "../rtl/time_count.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/time_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893095288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893095288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/5_seg_led_static/rtl/seg_led_static_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/5_seg_led_static/rtl/seg_led_static_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static_top " "Found entity 1: seg_led_static_top" {  } { { "../rtl/seg_led_static_top.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893095291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893095291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/5_seg_led_static/rtl/seg_led_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/5_seg_led_static/rtl/seg_led_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/seg_led_static.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893095294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893095294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_led_static_top " "Elaborating entity \"seg_led_static_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599893095331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_static seg_led_static:u_seg_led_static " "Elaborating entity \"seg_led_static\" for hierarchy \"seg_led_static:u_seg_led_static\"" {  } { { "../rtl/seg_led_static_top.v" "u_seg_led_static" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893095335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_count time_count:u_time_count " "Elaborating entity \"time_count\" for hierarchy \"time_count:u_time_count\"" {  } { { "../rtl/seg_led_static_top.v" "u_time_count" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893095338 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led_static.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599893095769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599893095769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599893095917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599893096191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893096191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599893096234 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599893096234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599893096234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599893096234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599893096255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 14:44:56 2020 " "Processing ended: Sat Sep 12 14:44:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599893096255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599893096255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599893096255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599893096255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599893098227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599893098228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 14:44:57 2020 " "Processing started: Sat Sep 12 14:44:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599893098228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599893098228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg_led_static -c seg_led_static " "Command: quartus_fit --read_settings_files=off --write_settings_files=off seg_led_static -c seg_led_static" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599893098228 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599893098408 ""}
{ "Info" "0" "" "Project  = seg_led_static" {  } {  } 0 0 "Project  = seg_led_static" 0 0 "Fitter" 0 0 1599893098409 ""}
{ "Info" "0" "" "Revision = seg_led_static" {  } {  } 0 0 "Revision = seg_led_static" 0 0 "Fitter" 0 0 1599893098409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1599893098473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_led_static EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"seg_led_static\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599893098509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599893098561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599893098561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599893098561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599893098642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599893098971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599893098971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599893098971 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599893098971 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599893098974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599893098974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599893098974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599893098974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599893098974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599893098974 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_D9 IOPAD_X18_Y24_N14 " "Can't place multiple pins assigned to pin location Pin_D9 (IOPAD_X18_Y24_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "seg_led\[7\] Pin_D9 IOPAD_X18_Y24_N14 " "Pin seg_led\[7\] is assigned to pin location Pin_D9 (IOPAD_X18_Y24_N14)" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { seg_led[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[7\]" } } } } { "../rtl/seg_led_static_top.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static_top.v" 6 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1599893098975 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sys_rst_n Pin_D9 IOPAD_X18_Y24_N14 " "Pin sys_rst_n is assigned to pin location Pin_D9 (IOPAD_X18_Y24_N14)" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/seg_led_static_top.v" "" { Text "F:/Code/FPGA_learning/5_seg_led_static/rtl/seg_led_static_top.v" 3 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Code/FPGA_learning/5_seg_led_static/par/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1599893098975 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1599893098975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599893098976 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1599893099012 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599893099126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 12 14:44:59 2020 " "Processing ended: Sat Sep 12 14:44:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599893099126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599893099126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599893099126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599893099126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599893099705 ""}
