{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "950852ea_4a84adf1",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 1,
      "author": {
        "id": 1003224
      },
      "writtenOn": "2024-03-27T02:39:22Z",
      "side": 1,
      "message": "was there a reason you added to this linaro memset rather than the arm-optimized-routines one?",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "02dd0c86_06cb78fe",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 1,
      "author": {
        "id": 3329763
      },
      "writtenOn": "2024-03-27T05:13:56Z",
      "side": 1,
      "message": "arm-optimized-routines uses Q register for the memset implementation, whereas for Oryon CPUs, as of today we want to use X registers (more optimal) instead of Q registers (SIMD).",
      "parentUuid": "950852ea_4a84adf1",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "6918b89d_72425867",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 1,
      "author": {
        "id": 1003224
      },
      "writtenOn": "2024-03-27T15:02:32Z",
      "side": 1,
      "message": "ah, okay. i assumed that was a _regression_ from using the linaro code...",
      "parentUuid": "02dd0c86_06cb78fe",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "8337a0e3_3d911a93",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 60,
      "author": {
        "id": 1003224
      },
      "writtenOn": "2024-03-27T02:39:22Z",
      "side": 1,
      "message": "if you\u0027re going to use the linaro code (where this seems to be the main difference from the arm code) as a base, remove the unused #if stuff, hard-code the zva availability for your SoC?\n\nor does the linaro code have the stnp stuff too? (if so, yeah, let\u0027s keep it as close to upstream as possible.)",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "f817c0f5_4927b107",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 60,
      "author": {
        "id": 3329763
      },
      "writtenOn": "2024-03-27T17:45:38Z",
      "side": 1,
      "message": "Removed #if check for DC ZVA from the code",
      "parentUuid": "8337a0e3_3d911a93",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "f193ee25_de8953b3",
        "filename": "libc/arch-arm64/oryon/memset-nt.S",
        "patchSetId": 1
      },
      "lineNbr": 60,
      "author": {
        "id": 1003224
      },
      "writtenOn": "2024-03-27T17:58:18Z",
      "side": 1,
      "message": "Acknowledged",
      "parentUuid": "f817c0f5_4927b107",
      "revId": "3d2a4af516c2df7a356752325b3065755276a6db",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    }
  ]
}