ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 4.20
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2014, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:.\Generated_Source\PSoC5/cyPm.c **** 
  28:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:.\Generated_Source\PSoC5/cyPm.c **** 
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:.\Generated_Source\PSoC5/cyPm.c **** 
  37:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** 
  44:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** 
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:.\Generated_Source\PSoC5/cyPm.c **** *
  52:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  55:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  56:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:.\Generated_Source\PSoC5/cyPm.c **** *
  59:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:.\Generated_Source\PSoC5/cyPm.c **** *
  66:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:.\Generated_Source\PSoC5/cyPm.c **** *  None
  72:.\Generated_Source\PSoC5/cyPm.c **** *
  73:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  74:.\Generated_Source\PSoC5/cyPm.c **** *  None
  75:.\Generated_Source\PSoC5/cyPm.c **** *
  76:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:.\Generated_Source\PSoC5/cyPm.c **** *
  79:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 81 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  82:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 83 0
  57 0004 914B     		ldr	r3, .L27
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8F4B     		ldr	r3, .L27+4
  63 0012 1A70     		strb	r2, [r3]
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 84 0
  65 0014 8F4B     		ldr	r3, .L27+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8D4B     		ldr	r3, .L27+4
  69 001c 5A70     		strb	r2, [r3, #1]
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 85 0
  71 001e 8B4A     		ldr	r2, .L27
  72 0020 8A4B     		ldr	r3, .L27
  73 0022 1B78     		ldrb	r3, [r3]
  74 0024 DBB2     		uxtb	r3, r3
  75 0026 23F00F03 		bic	r3, r3, #15
  76 002a DBB2     		uxtb	r3, r3
  77 002c 1370     		strb	r3, [r2]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 4


  78              		.loc 1 86 0
  79 002e 894B     		ldr	r3, .L27+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 884B     		ldr	r3, .L27+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  87:.\Generated_Source\PSoC5/cyPm.c **** 
  88:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 89 0
  85 0038 874B     		ldr	r3, .L27+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 824B     		ldr	r3, .L27+4
  91 0046 5A71     		strb	r2, [r3, #5]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 90 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 93 0
  96 004e 834B     		ldr	r3, .L27+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7D4B     		ldr	r3, .L27+4
 102 005c DA70     		strb	r2, [r3, #3]
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 94 0
 104 005e 7F4B     		ldr	r3, .L27+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 794B     		ldr	r3, .L27+4
 110 006c 1A71     		strb	r2, [r3, #4]
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 97 0
 112 006e 7B4B     		ldr	r3, .L27+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  98:.\Generated_Source\PSoC5/cyPm.c ****     {
  99:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 100 0
 119 007c 744B     		ldr	r3, .L27+4
 120 007e 0122     		movs	r2, #1
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 5


 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 101:.\Generated_Source\PSoC5/cyPm.c ****     }
 102:.\Generated_Source\PSoC5/cyPm.c ****     else
 103:.\Generated_Source\PSoC5/cyPm.c ****     {
 104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 105 0
 125 0084 724B     		ldr	r3, .L27+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 106:.\Generated_Source\PSoC5/cyPm.c ****     }
 107:.\Generated_Source\PSoC5/cyPm.c **** 
 108:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 109:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 109 0
 130 008a 754B     		ldr	r3, .L27+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6E4B     		ldr	r3, .L27+4
 136 0098 9A70     		strb	r2, [r3, #2]
 110:.\Generated_Source\PSoC5/cyPm.c **** 
 111:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 112 0
 138 009a 6D4B     		ldr	r3, .L27+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 1CD1     		bne	.L4
 113:.\Generated_Source\PSoC5/cyPm.c ****     {
 114:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 114 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 153 00ba 0BE0     		b	.L26
 154              	.L7:
 115:.\Generated_Source\PSoC5/cyPm.c ****         {
 116:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 117:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 155              		.loc 1 117 0
 156 00bc 0020     		movs	r0, #0
 157 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 118:.\Generated_Source\PSoC5/cyPm.c ****             break;
 158              		.loc 1 118 0
 159 00c2 0BE0     		b	.L4
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 6


 160              	.L6:
 119:.\Generated_Source\PSoC5/cyPm.c **** 
 120:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 161              		.loc 1 121 0
 162 00c4 0220     		movs	r0, #2
 163 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 164              		.loc 1 122 0
 165 00ca 07E0     		b	.L4
 166              	.L8:
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 124:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 167              		.loc 1 125 0
 168 00cc 0320     		movs	r0, #3
 169 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 170              		.loc 1 126 0
 171 00d2 03E0     		b	.L4
 172              	.L26:
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 128:.\Generated_Source\PSoC5/cyPm.c ****         default:
 129:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 173              		.loc 1 129 0
 174 00d4 0020     		movs	r0, #0
 175 00d6 FFF7FEFF 		bl	CyHalt
 130:.\Generated_Source\PSoC5/cyPm.c ****             break;
 176              		.loc 1 130 0
 177 00da 00BF     		nop
 178              	.L4:
 131:.\Generated_Source\PSoC5/cyPm.c ****         }
 132:.\Generated_Source\PSoC5/cyPm.c ****     }
 133:.\Generated_Source\PSoC5/cyPm.c **** 
 134:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 135:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 179              		.loc 1 135 0
 180 00dc 614B     		ldr	r3, .L27+24
 181 00de 1B78     		ldrb	r3, [r3]
 182 00e0 DBB2     		uxtb	r3, r3
 183 00e2 03F00103 		and	r3, r3, #1
 184 00e6 002B     		cmp	r3, #0
 185 00e8 05D0     		beq	.L9
 136:.\Generated_Source\PSoC5/cyPm.c ****     {
 137:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 138:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 186              		.loc 1 138 0
 187 00ea 594B     		ldr	r3, .L27+4
 188 00ec 0122     		movs	r2, #1
 189 00ee 9A73     		strb	r2, [r3, #14]
 139:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 190              		.loc 1 139 0
 191 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 192 00f4 02E0     		b	.L10
 193              	.L9:
 140:.\Generated_Source\PSoC5/cyPm.c ****     }
 141:.\Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 7


 142:.\Generated_Source\PSoC5/cyPm.c ****     {
 143:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 144:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 194              		.loc 1 144 0
 195 00f6 564B     		ldr	r3, .L27+4
 196 00f8 0022     		movs	r2, #0
 197 00fa 9A73     		strb	r2, [r3, #14]
 198              	.L10:
 145:.\Generated_Source\PSoC5/cyPm.c ****     }
 146:.\Generated_Source\PSoC5/cyPm.c **** 
 147:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 148:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 199              		.loc 1 148 0
 200 00fc 0420     		movs	r0, #4
 201 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 149:.\Generated_Source\PSoC5/cyPm.c **** 
 150:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 151:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 202              		.loc 1 151 0
 203 0102 594B     		ldr	r3, .L27+28
 204 0104 1B78     		ldrb	r3, [r3]
 205 0106 DBB2     		uxtb	r3, r3
 206 0108 03F01003 		and	r3, r3, #16
 207 010c DBB2     		uxtb	r3, r3
 208 010e 002B     		cmp	r3, #0
 209 0110 03D0     		beq	.L11
 152:.\Generated_Source\PSoC5/cyPm.c ****     {
 153:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 154:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 210              		.loc 1 154 0
 211 0112 4F4B     		ldr	r3, .L27+4
 212 0114 0122     		movs	r2, #1
 213 0116 9A71     		strb	r2, [r3, #6]
 214 0118 08E0     		b	.L12
 215              	.L11:
 155:.\Generated_Source\PSoC5/cyPm.c ****     }
 156:.\Generated_Source\PSoC5/cyPm.c ****     else
 157:.\Generated_Source\PSoC5/cyPm.c ****     {
 158:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 216              		.loc 1 159 0
 217 011a 4D4B     		ldr	r3, .L27+4
 218 011c 0022     		movs	r2, #0
 219 011e 9A71     		strb	r2, [r3, #6]
 160:.\Generated_Source\PSoC5/cyPm.c **** 
 161:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 162:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 220              		.loc 1 162 0
 221 0120 0020     		movs	r0, #0
 222 0122 FFF7FEFF 		bl	CyIMO_Start
 163:.\Generated_Source\PSoC5/cyPm.c **** 
 164:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 165:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 223              		.loc 1 165 0
 224 0126 0620     		movs	r0, #6
 225 0128 FFF7FEFF 		bl	CyDelayUs
 226              	.L12:
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 8


 166:.\Generated_Source\PSoC5/cyPm.c ****     }
 167:.\Generated_Source\PSoC5/cyPm.c **** 
 168:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 169:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 227              		.loc 1 169 0
 228 012c 4B4B     		ldr	r3, .L27+16
 229 012e 1B78     		ldrb	r3, [r3]
 230 0130 DBB2     		uxtb	r3, r3
 231 0132 03F02003 		and	r3, r3, #32
 232 0136 002B     		cmp	r3, #0
 233 0138 10D0     		beq	.L13
 170:.\Generated_Source\PSoC5/cyPm.c ****     {
 171:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 173 0
 235 013a 4FF04023 		mov	r3, #1073758208
 236 013e 1B78     		ldrb	r3, [r3]
 237 0140 DBB2     		uxtb	r3, r3
 238 0142 03F04003 		and	r3, r3, #64
 172:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 239              		.loc 1 172 0
 240 0146 002B     		cmp	r3, #0
 241 0148 01D1     		bne	.L14
 172:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 242              		.loc 1 172 0 is_stmt 0 discriminator 1
 243 014a 0222     		movs	r2, #2
 244 014c 00E0     		b	.L15
 245              	.L14:
 172:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 246              		.loc 1 172 0 discriminator 2
 247 014e 0122     		movs	r2, #1
 248              	.L15:
 172:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 249              		.loc 1 172 0 discriminator 4
 250 0150 3F4B     		ldr	r3, .L27+4
 251 0152 DA71     		strb	r2, [r3, #7]
 174:.\Generated_Source\PSoC5/cyPm.c **** 
 175:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 176:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 252              		.loc 1 176 0 is_stmt 1 discriminator 4
 253 0154 0020     		movs	r0, #0
 254 0156 FFF7FEFF 		bl	CyIMO_SetSource
 255 015a 02E0     		b	.L16
 256              	.L13:
 177:.\Generated_Source\PSoC5/cyPm.c ****     }
 178:.\Generated_Source\PSoC5/cyPm.c ****     else
 179:.\Generated_Source\PSoC5/cyPm.c ****     {
 180:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 181:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 257              		.loc 1 181 0
 258 015c 3C4B     		ldr	r3, .L27+4
 259 015e 0022     		movs	r2, #0
 260 0160 DA71     		strb	r2, [r3, #7]
 261              	.L16:
 182:.\Generated_Source\PSoC5/cyPm.c ****     }
 183:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 9


 184:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 185:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 262              		.loc 1 185 0
 263 0162 4FF04023 		mov	r3, #1073758208
 264 0166 1B78     		ldrb	r3, [r3]
 265 0168 DBB2     		uxtb	r3, r3
 266 016a 03F03003 		and	r3, r3, #48
 267 016e DAB2     		uxtb	r2, r3
 268 0170 374B     		ldr	r3, .L27+4
 269 0172 1A72     		strb	r2, [r3, #8]
 186:.\Generated_Source\PSoC5/cyPm.c **** 
 187:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 188:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 270              		.loc 1 188 0
 271 0174 364B     		ldr	r3, .L27+4
 272 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 273 0178 002B     		cmp	r3, #0
 274 017a 09D0     		beq	.L17
 189:.\Generated_Source\PSoC5/cyPm.c ****     {
 190:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 191:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 275              		.loc 1 191 0
 276 017c 4FF04022 		mov	r2, #1073758208
 277 0180 4FF04023 		mov	r3, #1073758208
 278 0184 1B78     		ldrb	r3, [r3]
 279 0186 DBB2     		uxtb	r3, r3
 280 0188 23F03003 		bic	r3, r3, #48
 281 018c DBB2     		uxtb	r3, r3
 282 018e 1370     		strb	r3, [r2]
 283              	.L17:
 192:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 193:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 194:.\Generated_Source\PSoC5/cyPm.c **** 
 195:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 196:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 284              		.loc 1 196 0
 285 0190 324B     		ldr	r3, .L27+16
 286 0192 1B78     		ldrb	r3, [r3]
 287 0194 DBB2     		uxtb	r3, r3
 288 0196 03F01003 		and	r3, r3, #16
 289 019a 002B     		cmp	r3, #0
 290 019c 01D0     		beq	.L18
 197:.\Generated_Source\PSoC5/cyPm.c ****     {
 198:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 291              		.loc 1 198 0
 292 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 293              	.L18:
 199:.\Generated_Source\PSoC5/cyPm.c ****     }
 200:.\Generated_Source\PSoC5/cyPm.c **** 
 201:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 202:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 294              		.loc 1 202 0
 295 01a2 324B     		ldr	r3, .L27+32
 296 01a4 1B78     		ldrb	r3, [r3]
 297 01a6 DAB2     		uxtb	r2, r3
 298 01a8 294B     		ldr	r3, .L27+4
 299 01aa 9A72     		strb	r2, [r3, #10]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 10


 203:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 300              		.loc 1 203 0
 301 01ac 284B     		ldr	r3, .L27+4
 302 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 303 01b0 002B     		cmp	r3, #0
 304 01b2 02D0     		beq	.L19
 204:.\Generated_Source\PSoC5/cyPm.c ****     {
 205:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 305              		.loc 1 205 0
 306 01b4 0020     		movs	r0, #0
 307 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 308              	.L19:
 206:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 207:.\Generated_Source\PSoC5/cyPm.c **** 
 208:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 209:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 309              		.loc 1 209 0
 310 01ba 254B     		ldr	r3, .L27+4
 311 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 312 01be 002B     		cmp	r3, #0
 313 01c0 02D0     		beq	.L20
 210:.\Generated_Source\PSoC5/cyPm.c ****     {
 211:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 314              		.loc 1 211 0
 315 01c2 0020     		movs	r0, #0
 316 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 317              	.L20:
 212:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 213:.\Generated_Source\PSoC5/cyPm.c **** 
 214:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 215:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 318              		.loc 1 215 0
 319 01c8 294B     		ldr	r3, .L27+36
 320 01ca 1B78     		ldrb	r3, [r3]
 321 01cc DBB2     		uxtb	r3, r3
 322 01ce 9BB2     		uxth	r3, r3
 323 01d0 1B02     		lsls	r3, r3, #8
 324 01d2 9AB2     		uxth	r2, r3
 325 01d4 1E4B     		ldr	r3, .L27+4
 326 01d6 9A81     		strh	r2, [r3, #12]	@ movhi
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 327              		.loc 1 216 0
 328 01d8 264B     		ldr	r3, .L27+40
 329 01da 1B78     		ldrb	r3, [r3]
 330 01dc D9B2     		uxtb	r1, r3
 331 01de 1C4B     		ldr	r3, .L27+4
 332 01e0 9A89     		ldrh	r2, [r3, #12]
 333 01e2 8BB2     		uxth	r3, r1
 334 01e4 1343     		orrs	r3, r3, r2
 335 01e6 9AB2     		uxth	r2, r3
 336 01e8 194B     		ldr	r3, .L27+4
 337 01ea 9A81     		strh	r2, [r3, #12]	@ movhi
 217:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 338              		.loc 1 217 0
 339 01ec 184B     		ldr	r3, .L27+4
 340 01ee 9B89     		ldrh	r3, [r3, #12]
 341 01f0 002B     		cmp	r3, #0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 11


 342 01f2 02D0     		beq	.L21
 218:.\Generated_Source\PSoC5/cyPm.c ****     {
 219:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 343              		.loc 1 219 0
 344 01f4 0020     		movs	r0, #0
 345 01f6 FFF7FEFF 		bl	CyBusClk_SetDivider
 346              	.L21:
 220:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 221:.\Generated_Source\PSoC5/cyPm.c **** 
 222:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 223:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 347              		.loc 1 223 0
 348 01fa 184B     		ldr	r3, .L27+16
 349 01fc 1B78     		ldrb	r3, [r3]
 350 01fe DBB2     		uxtb	r3, r3
 351 0200 03F00703 		and	r3, r3, #7
 352 0204 1C4A     		ldr	r2, .L27+44
 353 0206 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 354 0208 1846     		mov	r0, r3
 355 020a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 224:.\Generated_Source\PSoC5/cyPm.c **** 
 225:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 226:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 356              		.loc 1 226 0
 357 020e 1B4B     		ldr	r3, .L27+48
 358 0210 1B78     		ldrb	r3, [r3]
 359 0212 DBB2     		uxtb	r3, r3
 360 0214 03F00103 		and	r3, r3, #1
 361 0218 002B     		cmp	r3, #0
 362 021a 05D0     		beq	.L22
 227:.\Generated_Source\PSoC5/cyPm.c ****     {
 228:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 229:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 363              		.loc 1 229 0
 364 021c 0C4B     		ldr	r3, .L27+4
 365 021e 0122     		movs	r2, #1
 366 0220 DA73     		strb	r2, [r3, #15]
 230:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 367              		.loc 1 230 0
 368 0222 FFF7FEFF 		bl	CyXTAL_Stop
 369 0226 02E0     		b	.L23
 370              	.L22:
 231:.\Generated_Source\PSoC5/cyPm.c ****     }
 232:.\Generated_Source\PSoC5/cyPm.c ****     else
 233:.\Generated_Source\PSoC5/cyPm.c ****     {
 234:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 235:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 371              		.loc 1 235 0
 372 0228 094B     		ldr	r3, .L27+4
 373 022a 0022     		movs	r2, #0
 374 022c DA73     		strb	r2, [r3, #15]
 375              	.L23:
 236:.\Generated_Source\PSoC5/cyPm.c ****     }
 237:.\Generated_Source\PSoC5/cyPm.c **** 
 238:.\Generated_Source\PSoC5/cyPm.c **** 
 239:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 240:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 12


 241:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 242:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 243:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 244:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 376              		.loc 1 244 0
 377 022e 144B     		ldr	r3, .L27+52
 378 0230 1B78     		ldrb	r3, [r3]
 379 0232 DBB2     		uxtb	r3, r3
 380 0234 03F00403 		and	r3, r3, #4
 381 0238 002B     		cmp	r3, #0
 382 023a 03D0     		beq	.L24
 245:.\Generated_Source\PSoC5/cyPm.c ****     {
 246:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 383              		.loc 1 246 0
 384 023c 044B     		ldr	r3, .L27+4
 385 023e 0122     		movs	r2, #1
 386 0240 1A74     		strb	r2, [r3, #16]
 387 0242 02E0     		b	.L1
 388              	.L24:
 247:.\Generated_Source\PSoC5/cyPm.c ****     }
 248:.\Generated_Source\PSoC5/cyPm.c ****     else
 249:.\Generated_Source\PSoC5/cyPm.c ****     {
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 389              		.loc 1 250 0
 390 0244 024B     		ldr	r3, .L27+4
 391 0246 0022     		movs	r2, #0
 392 0248 1A74     		strb	r2, [r3, #16]
 393              	.L1:
 251:.\Generated_Source\PSoC5/cyPm.c ****     }
 252:.\Generated_Source\PSoC5/cyPm.c **** }
 394              		.loc 1 252 0
 395 024a 80BD     		pop	{r7, pc}
 396              	.L28:
 397              		.align	2
 398              	.L27:
 399 024c A1430040 		.word	1073759137
 400 0250 30000000 		.word	cyPmClockBackup
 401 0254 A2430040 		.word	1073759138
 402 0258 00480040 		.word	1073760256
 403 025c 00420040 		.word	1073758720
 404 0260 05400040 		.word	1073758213
 405 0264 20420040 		.word	1073758752
 406 0268 A0430040 		.word	1073759136
 407 026c 04400040 		.word	1073758212
 408 0270 07400040 		.word	1073758215
 409 0274 06400040 		.word	1073758214
 410 0278 00000000 		.word	cyPmImoFreqReg2Mhz
 411 027c 10420040 		.word	1073758736
 412 0280 0B400040 		.word	1073758219
 413              		.cfi_endproc
 414              	.LFE0:
 415              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 416              		.section	.rodata
 417 0007 00       		.align	2
 418              	.LC0:
 419 0008 02       		.byte	2
 420 0009 01       		.byte	1
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 13


 421 000a 03       		.byte	3
 422 000b 00       		.byte	0
 423 000c 04       		.byte	4
 424 000d 05       		.byte	5
 425 000e 06       		.byte	6
 426 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 427              		.align	2
 428              		.global	CyPmRestoreClocks
 429              		.thumb
 430              		.thumb_func
 431              		.type	CyPmRestoreClocks, %function
 432              	CyPmRestoreClocks:
 433              	.LFB1:
 253:.\Generated_Source\PSoC5/cyPm.c **** 
 254:.\Generated_Source\PSoC5/cyPm.c **** 
 255:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 256:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 257:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 258:.\Generated_Source\PSoC5/cyPm.c **** *
 259:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 260:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 261:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 262:.\Generated_Source\PSoC5/cyPm.c **** *
 263:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 264:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 265:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 266:.\Generated_Source\PSoC5/cyPm.c **** *
 267:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 268:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 269:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 270:.\Generated_Source\PSoC5/cyPm.c **** *
 271:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 272:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 273:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 274:.\Generated_Source\PSoC5/cyPm.c **** *
 275:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 276:.\Generated_Source\PSoC5/cyPm.c **** *  None
 277:.\Generated_Source\PSoC5/cyPm.c **** *
 278:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 279:.\Generated_Source\PSoC5/cyPm.c **** *  None
 280:.\Generated_Source\PSoC5/cyPm.c **** *
 281:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 282:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 283:.\Generated_Source\PSoC5/cyPm.c **** {
 434              		.loc 1 283 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 24
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0000 80B5     		push	{r7, lr}
 439              		.cfi_def_cfa_offset 8
 440              		.cfi_offset 7, -8
 441              		.cfi_offset 14, -4
 442 0002 86B0     		sub	sp, sp, #24
 443              		.cfi_def_cfa_offset 32
 444 0004 00AF     		add	r7, sp, #0
 445              		.cfi_def_cfa_register 7
 284:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 14


 446              		.loc 1 284 0
 447 0006 1023     		movs	r3, #16
 448 0008 3B61     		str	r3, [r7, #16]
 285:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 286:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 287:.\Generated_Source\PSoC5/cyPm.c **** 
 288:.\Generated_Source\PSoC5/cyPm.c **** 
 289:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 449              		.loc 1 290 0
 450 000a 7D4A     		ldr	r2, .L55
 451 000c 3B1D     		adds	r3, r7, #4
 452 000e 1068     		ldr	r0, [r2]	@ unaligned
 453 0010 1860     		str	r0, [r3]	@ unaligned
 454 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 455 0014 9279     		ldrb	r2, [r2, #6]
 456 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 457 0018 9A71     		strb	r2, [r3, #6]
 291:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 292:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 293:.\Generated_Source\PSoC5/cyPm.c **** 
 294:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 458              		.loc 1 295 0
 459 001a 7A4B     		ldr	r3, .L55+4
 460 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 461 001e 012B     		cmp	r3, #1
 462 0020 17D1     		bne	.L30
 296:.\Generated_Source\PSoC5/cyPm.c ****     {
 297:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 463              		.loc 1 299 0
 464 0022 794B     		ldr	r3, .L55+8
 465 0024 1B78     		ldrb	r3, [r3]
 466 0026 DBB2     		uxtb	r3, r3
 467 0028 03F00703 		and	r3, r3, #7
 468 002c 774A     		ldr	r2, .L55+12
 469 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 298:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 470              		.loc 1 298 0
 471 0030 1A46     		mov	r2, r3
 472 0032 1346     		mov	r3, r2
 473 0034 9B00     		lsls	r3, r3, #2
 474 0036 1344     		add	r3, r3, r2
 475 0038 1A01     		lsls	r2, r3, #4
 476 003a D31A     		subs	r3, r2, r3
 477 003c 1846     		mov	r0, r3
 478 003e FFF7FEFF 		bl	CyDelayCycles
 300:.\Generated_Source\PSoC5/cyPm.c **** 
 301:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 479              		.loc 1 301 0
 480 0042 734A     		ldr	r2, .L55+16
 481 0044 724B     		ldr	r3, .L55+16
 482 0046 1B78     		ldrb	r3, [r3]
 483 0048 DBB2     		uxtb	r3, r3
 484 004a 43F00403 		orr	r3, r3, #4
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 15


 485 004e DBB2     		uxtb	r3, r3
 486 0050 1370     		strb	r3, [r2]
 487              	.L30:
 302:.\Generated_Source\PSoC5/cyPm.c ****     }
 303:.\Generated_Source\PSoC5/cyPm.c **** 
 304:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 305:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 488              		.loc 1 305 0
 489 0052 6C4B     		ldr	r3, .L55+4
 490 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 491 0056 012B     		cmp	r3, #1
 492 0058 26D1     		bne	.L31
 306:.\Generated_Source\PSoC5/cyPm.c ****     {
 307:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 308:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 309:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 310:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 311:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 312:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 313:.\Generated_Source\PSoC5/cyPm.c **** 
 314:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 315:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 493              		.loc 1 315 0
 494 005a 0020     		movs	r0, #0
 495 005c FFF7FEFF 		bl	CyXTAL_Start
 316:.\Generated_Source\PSoC5/cyPm.c **** 
 317:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 318:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 496              		.loc 1 318 0
 497 0060 6C4B     		ldr	r3, .L55+20
 498 0062 1B78     		ldrb	r3, [r3]
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 320:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 499              		.loc 1 321 0
 500 0064 0523     		movs	r3, #5
 501 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 502 0068 1BE0     		b	.L32
 503              	.L35:
 322:.\Generated_Source\PSoC5/cyPm.c ****         {
 323:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 324:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 504              		.loc 1 324 0
 505 006a 674B     		ldr	r3, .L55+8
 506 006c 1B78     		ldrb	r3, [r3]
 507 006e DBB2     		uxtb	r3, r3
 508 0070 03F00703 		and	r3, r3, #7
 509 0074 654A     		ldr	r2, .L55+12
 510 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 511 0078 1A46     		mov	r2, r3
 512 007a C823     		movs	r3, #200
 513 007c 03FB02F3 		mul	r3, r3, r2
 514 0080 1846     		mov	r0, r3
 515 0082 FFF7FEFF 		bl	CyDelayCycles
 325:.\Generated_Source\PSoC5/cyPm.c **** 
 326:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 327:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 16


 516              		.loc 1 327 0
 517 0086 634B     		ldr	r3, .L55+20
 518 0088 1B78     		ldrb	r3, [r3]
 519 008a DBB2     		uxtb	r3, r3
 520 008c DBB2     		uxtb	r3, r3
 521 008e 5BB2     		sxtb	r3, r3
 522 0090 002B     		cmp	r3, #0
 523 0092 03DB     		blt	.L33
 328:.\Generated_Source\PSoC5/cyPm.c ****             {
 329:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 524              		.loc 1 329 0
 525 0094 0023     		movs	r3, #0
 526 0096 3B61     		str	r3, [r7, #16]
 330:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 527              		.loc 1 330 0
 528 0098 00BF     		nop
 529 009a 05E0     		b	.L31
 530              	.L33:
 321:.\Generated_Source\PSoC5/cyPm.c ****         {
 531              		.loc 1 321 0 discriminator 2
 532 009c FB8A     		ldrh	r3, [r7, #22]
 533 009e 013B     		subs	r3, r3, #1
 534 00a0 FB82     		strh	r3, [r7, #22]	@ movhi
 535              	.L32:
 321:.\Generated_Source\PSoC5/cyPm.c ****         {
 536              		.loc 1 321 0 is_stmt 0 discriminator 1
 537 00a2 FB8A     		ldrh	r3, [r7, #22]
 538 00a4 002B     		cmp	r3, #0
 539 00a6 E0D1     		bne	.L35
 540              	.L31:
 331:.\Generated_Source\PSoC5/cyPm.c ****             }
 332:.\Generated_Source\PSoC5/cyPm.c ****         }
 333:.\Generated_Source\PSoC5/cyPm.c **** 
 334:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 335:.\Generated_Source\PSoC5/cyPm.c ****         {
 336:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 337:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 338:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 339:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 340:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 341:.\Generated_Source\PSoC5/cyPm.c **** 
 342:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 343:.\Generated_Source\PSoC5/cyPm.c ****         }
 344:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 345:.\Generated_Source\PSoC5/cyPm.c **** 
 346:.\Generated_Source\PSoC5/cyPm.c **** 
 347:.\Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set maximum flash wait cycles */
 348:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 541              		.loc 1 348 0 is_stmt 1
 542 00a8 3720     		movs	r0, #55
 543 00aa FFF7FEFF 		bl	CyFlash_SetWaitCycles
 349:.\Generated_Source\PSoC5/cyPm.c **** 
 350:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 351:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 544              		.loc 1 351 0
 545 00ae 554B     		ldr	r3, .L55+4
 546 00b0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 17


 547 00b2 022B     		cmp	r3, #2
 548 00b4 03D0     		beq	.L36
 352:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 549              		.loc 1 352 0 discriminator 1
 550 00b6 534B     		ldr	r3, .L55+4
 551 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 351:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 552              		.loc 1 351 0 discriminator 1
 553 00ba 032B     		cmp	r3, #3
 554 00bc 10D1     		bne	.L37
 555              	.L36:
 353:.\Generated_Source\PSoC5/cyPm.c ****     {
 354:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 355:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 556              		.loc 1 355 0
 557 00be 564B     		ldr	r3, .L55+24
 558 00c0 1B78     		ldrb	r3, [r3]
 559 00c2 DAB2     		uxtb	r2, r3
 560 00c4 4F4B     		ldr	r3, .L55+4
 561 00c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 562 00c8 9A42     		cmp	r2, r3
 563 00ca 04D0     		beq	.L38
 356:.\Generated_Source\PSoC5/cyPm.c ****         {
 357:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 358:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 564              		.loc 1 358 0
 565 00cc 4D4B     		ldr	r3, .L55+4
 566 00ce 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 567 00d0 1846     		mov	r0, r3
 568 00d2 FFF7FEFF 		bl	CyMasterClk_SetDivider
 569              	.L38:
 359:.\Generated_Source\PSoC5/cyPm.c ****         }
 360:.\Generated_Source\PSoC5/cyPm.c **** 
 361:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 362:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 570              		.loc 1 362 0
 571 00d6 4B4B     		ldr	r3, .L55+4
 572 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 573 00da 1846     		mov	r0, r3
 574 00dc FFF7FEFF 		bl	CyMasterClk_SetSource
 575              	.L37:
 363:.\Generated_Source\PSoC5/cyPm.c ****     }
 364:.\Generated_Source\PSoC5/cyPm.c **** 
 365:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 576              		.loc 1 366 0
 577 00e0 484B     		ldr	r3, .L55+4
 578 00e2 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 579 00e4 03F04003 		and	r3, r3, #64
 580 00e8 002B     		cmp	r3, #0
 581 00ea 0CD0     		beq	.L39
 367:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 582              		.loc 1 367 0 discriminator 1
 583 00ec 454B     		ldr	r3, .L55+4
 584 00ee DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 585 00f0 07F11802 		add	r2, r7, #24
 586 00f4 1344     		add	r3, r3, r2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 18


 587 00f6 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 366:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 588              		.loc 1 366 0 discriminator 1
 589 00fa 032B     		cmp	r3, #3
 590 00fc 03D1     		bne	.L39
 368:.\Generated_Source\PSoC5/cyPm.c ****     {
 369:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 591              		.loc 1 370 0
 592 00fe 0820     		movs	r0, #8
 593 0100 FFF7FEFF 		bl	CyIMO_SetFreq
 594 0104 20E0     		b	.L40
 595              	.L39:
 371:.\Generated_Source\PSoC5/cyPm.c ****     }
 372:.\Generated_Source\PSoC5/cyPm.c ****     else
 373:.\Generated_Source\PSoC5/cyPm.c ****     {
 374:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 375:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 596              		.loc 1 375 0
 597 0106 3F4B     		ldr	r3, .L55+4
 598 0108 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 599 010a 07F11802 		add	r2, r7, #24
 600 010e 1344     		add	r3, r3, r2
 601 0110 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 602 0114 1846     		mov	r0, r3
 603 0116 FFF7FEFF 		bl	CyIMO_SetFreq
 376:.\Generated_Source\PSoC5/cyPm.c **** 
 377:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 604              		.loc 1 377 0
 605 011a 3A4B     		ldr	r3, .L55+4
 606 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 607 011e 03F04003 		and	r3, r3, #64
 608 0122 002B     		cmp	r3, #0
 609 0124 08D0     		beq	.L41
 378:.\Generated_Source\PSoC5/cyPm.c ****         {
 379:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 610              		.loc 1 379 0
 611 0126 384A     		ldr	r2, .L55+8
 612 0128 374B     		ldr	r3, .L55+8
 613 012a 1B78     		ldrb	r3, [r3]
 614 012c DBB2     		uxtb	r3, r3
 615 012e 43F04003 		orr	r3, r3, #64
 616 0132 DBB2     		uxtb	r3, r3
 617 0134 1370     		strb	r3, [r2]
 618 0136 07E0     		b	.L40
 619              	.L41:
 380:.\Generated_Source\PSoC5/cyPm.c ****         }
 381:.\Generated_Source\PSoC5/cyPm.c ****         else
 382:.\Generated_Source\PSoC5/cyPm.c ****         {
 383:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 620              		.loc 1 383 0
 621 0138 334A     		ldr	r2, .L55+8
 622 013a 334B     		ldr	r3, .L55+8
 623 013c 1B78     		ldrb	r3, [r3]
 624 013e DBB2     		uxtb	r3, r3
 625 0140 23F04003 		bic	r3, r3, #64
 626 0144 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 19


 627 0146 1370     		strb	r3, [r2]
 628              	.L40:
 384:.\Generated_Source\PSoC5/cyPm.c ****         }
 385:.\Generated_Source\PSoC5/cyPm.c ****     }
 386:.\Generated_Source\PSoC5/cyPm.c **** 
 387:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 629              		.loc 1 388 0
 630 0148 2E4B     		ldr	r3, .L55+4
 631 014a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 632 014c 012B     		cmp	r3, #1
 633 014e 0AD1     		bne	.L42
 389:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 634              		.loc 1 389 0 discriminator 1
 635 0150 324B     		ldr	r3, .L55+28
 636 0152 1B78     		ldrb	r3, [r3]
 637 0154 DBB2     		uxtb	r3, r3
 638 0156 03F01003 		and	r3, r3, #16
 639 015a DBB2     		uxtb	r3, r3
 388:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 640              		.loc 1 388 0 discriminator 1
 641 015c 002B     		cmp	r3, #0
 642 015e 02D1     		bne	.L42
 390:.\Generated_Source\PSoC5/cyPm.c ****     {
 391:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 392:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 643              		.loc 1 392 0
 644 0160 0020     		movs	r0, #0
 645 0162 FFF7FEFF 		bl	CyIMO_Start
 646              	.L42:
 393:.\Generated_Source\PSoC5/cyPm.c ****     }
 394:.\Generated_Source\PSoC5/cyPm.c **** 
 395:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 396:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 647              		.loc 1 396 0
 648 0166 274B     		ldr	r3, .L55+4
 649 0168 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 650 016a 1846     		mov	r0, r3
 651 016c FFF7FEFF 		bl	CyIMO_SetSource
 397:.\Generated_Source\PSoC5/cyPm.c **** 
 398:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 399:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 652              		.loc 1 399 0
 653 0170 244B     		ldr	r3, .L55+4
 654 0172 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 655 0174 012B     		cmp	r3, #1
 656 0176 01D1     		bne	.L43
 400:.\Generated_Source\PSoC5/cyPm.c ****     {
 401:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 657              		.loc 1 401 0
 658 0178 FFF7FEFF 		bl	CyIMO_EnableDoubler
 659              	.L43:
 402:.\Generated_Source\PSoC5/cyPm.c ****     }
 403:.\Generated_Source\PSoC5/cyPm.c **** 
 404:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 405:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 660              		.loc 1 405 0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 20


 661 017c 214B     		ldr	r3, .L55+4
 662 017e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 663 0180 1A46     		mov	r2, r3
 664 0182 4FF04023 		mov	r3, #1073758208
 665 0186 1B78     		ldrb	r3, [r3]
 666 0188 DBB2     		uxtb	r3, r3
 667 018a 03F03003 		and	r3, r3, #48
 668 018e 9A42     		cmp	r2, r3
 669 0190 10D0     		beq	.L44
 406:.\Generated_Source\PSoC5/cyPm.c ****     {
 407:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 670              		.loc 1 407 0
 671 0192 4FF04023 		mov	r3, #1073758208
 672 0196 4FF04022 		mov	r2, #1073758208
 673 019a 1278     		ldrb	r2, [r2]
 674 019c D2B2     		uxtb	r2, r2
 675 019e D2B2     		uxtb	r2, r2
 676 01a0 22F03002 		bic	r2, r2, #48
 677 01a4 D1B2     		uxtb	r1, r2
 408:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 678              		.loc 1 408 0
 679 01a6 174A     		ldr	r2, .L55+4
 680 01a8 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 407:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 681              		.loc 1 407 0
 682 01aa D2B2     		uxtb	r2, r2
 683 01ac 0A43     		orrs	r2, r2, r1
 684 01ae D2B2     		uxtb	r2, r2
 685 01b0 D2B2     		uxtb	r2, r2
 686 01b2 1A70     		strb	r2, [r3]
 687              	.L44:
 409:.\Generated_Source\PSoC5/cyPm.c ****     }
 410:.\Generated_Source\PSoC5/cyPm.c **** 
 411:.\Generated_Source\PSoC5/cyPm.c **** 
 412:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 688              		.loc 1 413 0
 689 01b4 134B     		ldr	r3, .L55+4
 690 01b6 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 691 01b8 012B     		cmp	r3, #1
 692 01ba 39D1     		bne	.L45
 414:.\Generated_Source\PSoC5/cyPm.c ****     {
 415:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 416:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 417:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 418:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 419:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 420:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 421:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 693              		.loc 1 421 0
 694 01bc 1023     		movs	r3, #16
 695 01be 3B61     		str	r3, [r7, #16]
 422:.\Generated_Source\PSoC5/cyPm.c **** 
 423:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 424:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 696              		.loc 1 424 0
 697 01c0 0020     		movs	r0, #0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 21


 698 01c2 FFF7FEFF 		bl	CyPLL_OUT_Start
 425:.\Generated_Source\PSoC5/cyPm.c **** 
 426:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 427:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 699              		.loc 1 427 0
 700 01c6 5020     		movs	r0, #80
 701 01c8 FFF7FEFF 		bl	CyDelayUs
 428:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 702              		.loc 1 428 0
 703 01cc 144B     		ldr	r3, .L55+32
 704 01ce 1B78     		ldrb	r3, [r3]
 429:.\Generated_Source\PSoC5/cyPm.c **** 
 430:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 705              		.loc 1 431 0
 706 01d0 AB23     		movs	r3, #171
 707 01d2 FB82     		strh	r3, [r7, #22]	@ movhi
 708 01d4 29E0     		b	.L46
 709              	.L49:
 432:.\Generated_Source\PSoC5/cyPm.c ****         {
 433:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 710              		.loc 1 433 0
 711 01d6 0120     		movs	r0, #1
 712 01d8 FFF7FEFF 		bl	CyDelayUs
 434:.\Generated_Source\PSoC5/cyPm.c **** 
 435:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 713              		.loc 1 436 0
 714 01dc 104B     		ldr	r3, .L55+32
 715 01de 1B78     		ldrb	r3, [r3]
 716 01e0 DBB2     		uxtb	r3, r3
 717 01e2 03F00103 		and	r3, r3, #1
 718 01e6 002B     		cmp	r3, #0
 719 01e8 1CD0     		beq	.L47
 437:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 720              		.loc 1 437 0 discriminator 1
 721 01ea 0D4B     		ldr	r3, .L55+32
 722 01ec 1B78     		ldrb	r3, [r3]
 723 01ee DBB2     		uxtb	r3, r3
 724 01f0 03F00103 		and	r3, r3, #1
 436:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 725              		.loc 1 436 0 discriminator 1
 726 01f4 002B     		cmp	r3, #0
 727 01f6 15D0     		beq	.L47
 438:.\Generated_Source\PSoC5/cyPm.c ****             {
 439:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 728              		.loc 1 439 0
 729 01f8 0023     		movs	r3, #0
 730 01fa 3B61     		str	r3, [r7, #16]
 440:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 731              		.loc 1 440 0
 732 01fc 00BF     		nop
 733 01fe 17E0     		b	.L45
 734              	.L56:
 735              		.align	2
 736              	.L55:
 737 0200 08000000 		.word	.LC0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 22


 738 0204 30000000 		.word	cyPmClockBackup
 739 0208 00420040 		.word	1073758720
 740 020c 00000000 		.word	cyPmImoFreqReg2Mhz
 741 0210 0B400040 		.word	1073758219
 742 0214 10420040 		.word	1073758736
 743 0218 04400040 		.word	1073758212
 744 021c A0430040 		.word	1073759136
 745 0220 25420040 		.word	1073758757
 746              	.L47:
 431:.\Generated_Source\PSoC5/cyPm.c ****         {
 747              		.loc 1 431 0 discriminator 2
 748 0224 FB8A     		ldrh	r3, [r7, #22]
 749 0226 013B     		subs	r3, r3, #1
 750 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 751              	.L46:
 431:.\Generated_Source\PSoC5/cyPm.c ****         {
 752              		.loc 1 431 0 is_stmt 0 discriminator 1
 753 022a FB8A     		ldrh	r3, [r7, #22]
 754 022c 002B     		cmp	r3, #0
 755 022e D2D1     		bne	.L49
 756              	.L45:
 441:.\Generated_Source\PSoC5/cyPm.c ****             }
 442:.\Generated_Source\PSoC5/cyPm.c ****         }
 443:.\Generated_Source\PSoC5/cyPm.c **** 
 444:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 445:.\Generated_Source\PSoC5/cyPm.c ****         {
 446:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 447:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 448:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 449:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 450:.\Generated_Source\PSoC5/cyPm.c **** 
 451:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 452:.\Generated_Source\PSoC5/cyPm.c ****         }
 453:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 454:.\Generated_Source\PSoC5/cyPm.c **** 
 455:.\Generated_Source\PSoC5/cyPm.c **** 
 456:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 457:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 757              		.loc 1 457 0 is_stmt 1
 758 0230 2B4B     		ldr	r3, .L57
 759 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 760 0234 002B     		cmp	r3, #0
 761 0236 03D0     		beq	.L50
 458:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 762              		.loc 1 458 0 discriminator 1
 763 0238 294B     		ldr	r3, .L57
 764 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 457:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 765              		.loc 1 457 0 discriminator 1
 766 023c 012B     		cmp	r3, #1
 767 023e 10D1     		bne	.L51
 768              	.L50:
 459:.\Generated_Source\PSoC5/cyPm.c ****     {
 460:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 461:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 769              		.loc 1 461 0
 770 0240 284B     		ldr	r3, .L57+4
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 23


 771 0242 1B78     		ldrb	r3, [r3]
 772 0244 DAB2     		uxtb	r2, r3
 773 0246 264B     		ldr	r3, .L57
 774 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 775 024a 9A42     		cmp	r2, r3
 776 024c 04D0     		beq	.L52
 462:.\Generated_Source\PSoC5/cyPm.c ****         {
 463:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 777              		.loc 1 463 0
 778 024e 244B     		ldr	r3, .L57
 779 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 780 0252 1846     		mov	r0, r3
 781 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 782              	.L52:
 464:.\Generated_Source\PSoC5/cyPm.c ****         }
 465:.\Generated_Source\PSoC5/cyPm.c **** 
 466:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 467:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 783              		.loc 1 467 0
 784 0258 214B     		ldr	r3, .L57
 785 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 786 025c 1846     		mov	r0, r3
 787 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 788              	.L51:
 468:.\Generated_Source\PSoC5/cyPm.c ****     }
 469:.\Generated_Source\PSoC5/cyPm.c **** 
 470:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 789              		.loc 1 471 0
 790 0262 1F4B     		ldr	r3, .L57
 791 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 792 0266 002B     		cmp	r3, #0
 793 0268 09D1     		bne	.L53
 472:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 794              		.loc 1 472 0 discriminator 1
 795 026a 1F4B     		ldr	r3, .L57+8
 796 026c 1B78     		ldrb	r3, [r3]
 797 026e DBB2     		uxtb	r3, r3
 798 0270 03F01003 		and	r3, r3, #16
 799 0274 DBB2     		uxtb	r3, r3
 471:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 800              		.loc 1 471 0 discriminator 1
 801 0276 002B     		cmp	r3, #0
 802 0278 01D0     		beq	.L53
 473:.\Generated_Source\PSoC5/cyPm.c ****     {
 474:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 803              		.loc 1 474 0
 804 027a FFF7FEFF 		bl	CyIMO_Stop
 805              	.L53:
 475:.\Generated_Source\PSoC5/cyPm.c ****     }
 476:.\Generated_Source\PSoC5/cyPm.c **** 
 477:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 478:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 806              		.loc 1 478 0
 807 027e 1B4B     		ldr	r3, .L57+12
 808 0280 1B78     		ldrb	r3, [r3]
 809 0282 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 24


 810 0284 9BB2     		uxth	r3, r3
 811 0286 1B02     		lsls	r3, r3, #8
 812 0288 FB81     		strh	r3, [r7, #14]	@ movhi
 479:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 813              		.loc 1 479 0
 814 028a 194B     		ldr	r3, .L57+16
 815 028c 1B78     		ldrb	r3, [r3]
 816 028e DBB2     		uxtb	r3, r3
 817 0290 9AB2     		uxth	r2, r3
 818 0292 FB89     		ldrh	r3, [r7, #14]	@ movhi
 819 0294 1343     		orrs	r3, r3, r2
 820 0296 FB81     		strh	r3, [r7, #14]	@ movhi
 480:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 821              		.loc 1 480 0
 822 0298 114B     		ldr	r3, .L57
 823 029a 9B89     		ldrh	r3, [r3, #12]
 824 029c FA89     		ldrh	r2, [r7, #14]
 825 029e 9A42     		cmp	r2, r3
 826 02a0 04D0     		beq	.L54
 481:.\Generated_Source\PSoC5/cyPm.c ****     {
 482:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 827              		.loc 1 482 0
 828 02a2 0F4B     		ldr	r3, .L57
 829 02a4 9B89     		ldrh	r3, [r3, #12]
 830 02a6 1846     		mov	r0, r3
 831 02a8 FFF7FEFF 		bl	CyBusClk_SetDivider
 832              	.L54:
 483:.\Generated_Source\PSoC5/cyPm.c ****     }
 484:.\Generated_Source\PSoC5/cyPm.c **** 
 485:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 833              		.loc 1 486 0
 834 02ac 114B     		ldr	r3, .L57+20
 835 02ae 114A     		ldr	r2, .L57+20
 836 02b0 1278     		ldrb	r2, [r2]
 837 02b2 D2B2     		uxtb	r2, r2
 838 02b4 D2B2     		uxtb	r2, r2
 839 02b6 02F03F02 		and	r2, r2, #63
 840 02ba D1B2     		uxtb	r1, r2
 487:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 841              		.loc 1 487 0
 842 02bc 084A     		ldr	r2, .L57
 843 02be 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 486:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 844              		.loc 1 486 0
 845 02c0 D2B2     		uxtb	r2, r2
 846 02c2 0A43     		orrs	r2, r2, r1
 847 02c4 D2B2     		uxtb	r2, r2
 848 02c6 D2B2     		uxtb	r2, r2
 849 02c8 1A70     		strb	r2, [r3]
 488:.\Generated_Source\PSoC5/cyPm.c **** 
 489:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 490:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 850              		.loc 1 490 0
 851 02ca 0B4B     		ldr	r3, .L57+24
 852 02cc 044A     		ldr	r2, .L57
 853 02ce 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 25


 854 02d0 1A70     		strb	r2, [r3]
 491:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 855              		.loc 1 491 0
 856 02d2 0A4B     		ldr	r3, .L57+28
 857 02d4 024A     		ldr	r2, .L57
 858 02d6 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 859 02d8 1A70     		strb	r2, [r3]
 492:.\Generated_Source\PSoC5/cyPm.c **** }
 860              		.loc 1 492 0
 861 02da 1837     		adds	r7, r7, #24
 862              		.cfi_def_cfa_offset 8
 863 02dc BD46     		mov	sp, r7
 864              		.cfi_def_cfa_register 13
 865              		@ sp needed
 866 02de 80BD     		pop	{r7, pc}
 867              	.L58:
 868              		.align	2
 869              	.L57:
 870 02e0 30000000 		.word	cyPmClockBackup
 871 02e4 04400040 		.word	1073758212
 872 02e8 A0430040 		.word	1073759136
 873 02ec 07400040 		.word	1073758215
 874 02f0 06400040 		.word	1073758214
 875 02f4 00480040 		.word	1073760256
 876 02f8 A1430040 		.word	1073759137
 877 02fc A2430040 		.word	1073759138
 878              		.cfi_endproc
 879              	.LFE1:
 880              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 881              		.section	.text.CyPmAltAct,"ax",%progbits
 882              		.align	2
 883              		.global	CyPmAltAct
 884              		.thumb
 885              		.thumb_func
 886              		.type	CyPmAltAct, %function
 887              	CyPmAltAct:
 888              	.LFB2:
 493:.\Generated_Source\PSoC5/cyPm.c **** 
 494:.\Generated_Source\PSoC5/cyPm.c **** 
 495:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 496:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 497:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 498:.\Generated_Source\PSoC5/cyPm.c **** *
 499:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 500:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 501:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 502:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 503:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 504:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 505:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 506:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 507:.\Generated_Source\PSoC5/cyPm.c **** *
 508:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 509:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 26


 513:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 515:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 516:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 517:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 518:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 521:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 522:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 523:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 524:.\Generated_Source\PSoC5/cyPm.c **** *
 525:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 526:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 527:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 528:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 529:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 530:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 533:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 534:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 535:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 536:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 537:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 538:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 539:.\Generated_Source\PSoC5/cyPm.c **** *
 540:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 541:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 542:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 543:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 544:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 545:.\Generated_Source\PSoC5/cyPm.c **** *
 546:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 547:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 548:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 549:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 550:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 551:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 552:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 553:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 554:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 555:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 556:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 557:.\Generated_Source\PSoC5/cyPm.c **** *
 558:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 559:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 560:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 561:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 562:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 563:.\Generated_Source\PSoC5/cyPm.c **** *
 564:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 565:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 566:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 567:.\Generated_Source\PSoC5/cyPm.c **** *
 568:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 569:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 27


 570:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 571:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 572:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 573:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 574:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 575:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 576:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 577:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 578:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 579:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 580:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *
 585:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 586:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 587:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 588:.\Generated_Source\PSoC5/cyPm.c **** *
 589:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 590:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will be
 591:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 592:.\Generated_Source\PSoC5/cyPm.c **** *
 593:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 594:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 595:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 596:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 597:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 598:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 599:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 600:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 601:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 602:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 603:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 604:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 605:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 608:.\Generated_Source\PSoC5/cyPm.c **** *
 609:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 610:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 611:.\Generated_Source\PSoC5/cyPm.c **** *
 612:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 613:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 614:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named MyComp the
 615:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 616:.\Generated_Source\PSoC5/cyPm.c **** *
 617:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 618:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 619:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 620:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 621:.\Generated_Source\PSoC5/cyPm.c **** *
 622:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 623:.\Generated_Source\PSoC5/cyPm.c **** *  None
 624:.\Generated_Source\PSoC5/cyPm.c **** *
 625:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 626:.\Generated_Source\PSoC5/cyPm.c **** *  No
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 28


 627:.\Generated_Source\PSoC5/cyPm.c **** *
 628:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 629:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 630:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 631:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 632:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 633:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 634:.\Generated_Source\PSoC5/cyPm.c **** *
 635:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 636:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 637:.\Generated_Source\PSoC5/cyPm.c **** {
 889              		.loc 1 637 0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 8
 892              		@ frame_needed = 1, uses_anonymous_args = 0
 893 0000 80B5     		push	{r7, lr}
 894              		.cfi_def_cfa_offset 8
 895              		.cfi_offset 7, -8
 896              		.cfi_offset 14, -4
 897 0002 82B0     		sub	sp, sp, #8
 898              		.cfi_def_cfa_offset 16
 899 0004 00AF     		add	r7, sp, #0
 900              		.cfi_def_cfa_register 7
 901 0006 0346     		mov	r3, r0
 902 0008 0A46     		mov	r2, r1
 903 000a FB80     		strh	r3, [r7, #6]	@ movhi
 904 000c 1346     		mov	r3, r2	@ movhi
 905 000e BB80     		strh	r3, [r7, #4]	@ movhi
 638:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 639:.\Generated_Source\PSoC5/cyPm.c **** 
 640:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 641:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 906              		.loc 1 641 0
 907 0010 FB88     		ldrh	r3, [r7, #6]
 908 0012 002B     		cmp	r3, #0
 909 0014 02D0     		beq	.L61
 910              		.loc 1 641 0 is_stmt 0 discriminator 1
 911 0016 0020     		movs	r0, #0
 912 0018 FFF7FEFF 		bl	CyHalt
 913              	.L61:
 642:.\Generated_Source\PSoC5/cyPm.c **** 
 643:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 644:.\Generated_Source\PSoC5/cyPm.c ****         {
 645:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 646:.\Generated_Source\PSoC5/cyPm.c ****         }
 647:.\Generated_Source\PSoC5/cyPm.c **** 
 648:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 649:.\Generated_Source\PSoC5/cyPm.c **** 
 650:.\Generated_Source\PSoC5/cyPm.c **** 
 651:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 652:.\Generated_Source\PSoC5/cyPm.c **** 
 653:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 654:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 655:.\Generated_Source\PSoC5/cyPm.c ****         {
 656:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 657:.\Generated_Source\PSoC5/cyPm.c **** 
 658:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 29


 659:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 660:.\Generated_Source\PSoC5/cyPm.c ****         }
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 664:.\Generated_Source\PSoC5/cyPm.c ****         {
 665:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 666:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 667:.\Generated_Source\PSoC5/cyPm.c **** 
 668:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 669:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 670:.\Generated_Source\PSoC5/cyPm.c ****         }
 671:.\Generated_Source\PSoC5/cyPm.c **** 
 672:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 673:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 674:.\Generated_Source\PSoC5/cyPm.c ****         {
 675:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 676:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 677:.\Generated_Source\PSoC5/cyPm.c **** 
 678:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 679:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 680:.\Generated_Source\PSoC5/cyPm.c ****         }
 681:.\Generated_Source\PSoC5/cyPm.c **** 
 682:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 683:.\Generated_Source\PSoC5/cyPm.c **** 
 684:.\Generated_Source\PSoC5/cyPm.c **** 
 685:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 686:.\Generated_Source\PSoC5/cyPm.c **** 
 687:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 914              		.loc 1 688 0 is_stmt 1
 915 001c 214B     		ldr	r3, .L62
 916 001e 1B78     		ldrb	r3, [r3]
 917 0020 DAB2     		uxtb	r2, r3
 918 0022 214B     		ldr	r3, .L62+4
 919 0024 1A71     		strb	r2, [r3, #4]
 689:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 920              		.loc 1 689 0
 921 0026 1F4A     		ldr	r2, .L62
 922 0028 BB88     		ldrh	r3, [r7, #4]
 923 002a 1B09     		lsrs	r3, r3, #4
 924 002c 9BB2     		uxth	r3, r3
 925 002e DBB2     		uxtb	r3, r3
 926 0030 1370     		strb	r3, [r2]
 690:.\Generated_Source\PSoC5/cyPm.c **** 
 691:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 927              		.loc 1 692 0
 928 0032 1E4B     		ldr	r3, .L62+8
 929 0034 1B78     		ldrb	r3, [r3]
 930 0036 DAB2     		uxtb	r2, r3
 931 0038 1B4B     		ldr	r3, .L62+4
 932 003a 5A71     		strb	r2, [r3, #5]
 693:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 933              		.loc 1 693 0
 934 003c 1B4A     		ldr	r2, .L62+8
 935 003e BB88     		ldrh	r3, [r7, #4]	@ movhi
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 30


 936 0040 DBB2     		uxtb	r3, r3
 937 0042 03F00F03 		and	r3, r3, #15
 938 0046 DBB2     		uxtb	r3, r3
 939 0048 1370     		strb	r3, [r2]
 694:.\Generated_Source\PSoC5/cyPm.c **** 
 695:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 940              		.loc 1 696 0
 941 004a 194B     		ldr	r3, .L62+12
 942 004c 1B78     		ldrb	r3, [r3]
 943 004e DAB2     		uxtb	r2, r3
 944 0050 154B     		ldr	r3, .L62+4
 945 0052 9A71     		strb	r2, [r3, #6]
 697:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 946              		.loc 1 697 0
 947 0054 164A     		ldr	r2, .L62+12
 948 0056 BB88     		ldrh	r3, [r7, #4]
 949 0058 1B0B     		lsrs	r3, r3, #12
 950 005a 9BB2     		uxth	r3, r3
 951 005c DBB2     		uxtb	r3, r3
 952 005e 03F00103 		and	r3, r3, #1
 953 0062 DBB2     		uxtb	r3, r3
 954 0064 1370     		strb	r3, [r2]
 698:.\Generated_Source\PSoC5/cyPm.c **** 
 699:.\Generated_Source\PSoC5/cyPm.c **** 
 700:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 955              		.loc 1 701 0
 956 0066 134A     		ldr	r2, .L62+16
 957 0068 124B     		ldr	r3, .L62+16
 958 006a 1B78     		ldrb	r3, [r3]
 959 006c DBB2     		uxtb	r3, r3
 960 006e 23F00703 		bic	r3, r3, #7
 961 0072 DBB2     		uxtb	r3, r3
 962 0074 43F00103 		orr	r3, r3, #1
 963 0078 DBB2     		uxtb	r3, r3
 964 007a 1370     		strb	r3, [r2]
 702:.\Generated_Source\PSoC5/cyPm.c **** 
 703:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 704:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 965              		.loc 1 704 0
 966 007c 0D4B     		ldr	r3, .L62+16
 967 007e 1B78     		ldrb	r3, [r3]
 705:.\Generated_Source\PSoC5/cyPm.c **** 
 706:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 707:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 968              		.loc 1 707 0
 969              	@ 707 ".\Generated_Source\PSoC5\cyPm.c" 1
 970 0080 00BF     		NOP
 971              	
 972              	@ 0 "" 2
 708:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 973              		.loc 1 708 0
 974              	@ 708 ".\Generated_Source\PSoC5\cyPm.c" 1
 975 0082 00BF     		NOP
 976              	
 977              	@ 0 "" 2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 31


 709:.\Generated_Source\PSoC5/cyPm.c **** 
 710:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 711:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 978              		.loc 1 711 0
 979              	@ 711 ".\Generated_Source\PSoC5\cyPm.c" 1
 980 0084 30BF     		WFI 
 981              	
 982              	@ 0 "" 2
 712:.\Generated_Source\PSoC5/cyPm.c **** 
 713:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 716:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 983              		.loc 1 716 0
 984              		.thumb
 985 0086 074B     		ldr	r3, .L62
 986 0088 074A     		ldr	r2, .L62+4
 987 008a 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 988 008c 1A70     		strb	r2, [r3]
 717:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 989              		.loc 1 717 0
 990 008e 074B     		ldr	r3, .L62+8
 991 0090 054A     		ldr	r2, .L62+4
 992 0092 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 993 0094 1A70     		strb	r2, [r3]
 718:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 994              		.loc 1 718 0
 995 0096 064B     		ldr	r3, .L62+12
 996 0098 034A     		ldr	r2, .L62+4
 997 009a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 998 009c 1A70     		strb	r2, [r3]
 719:.\Generated_Source\PSoC5/cyPm.c **** }
 999              		.loc 1 719 0
 1000 009e 0837     		adds	r7, r7, #8
 1001              		.cfi_def_cfa_offset 8
 1002 00a0 BD46     		mov	sp, r7
 1003              		.cfi_def_cfa_register 13
 1004              		@ sp needed
 1005 00a2 80BD     		pop	{r7, pc}
 1006              	.L63:
 1007              		.align	2
 1008              	.L62:
 1009 00a4 98430040 		.word	1073759128
 1010 00a8 00000000 		.word	cyPmBackup
 1011 00ac 99430040 		.word	1073759129
 1012 00b0 9A430040 		.word	1073759130
 1013 00b4 93430040 		.word	1073759123
 1014              		.cfi_endproc
 1015              	.LFE2:
 1016              		.size	CyPmAltAct, .-CyPmAltAct
 1017              		.section	.text.CyPmSleep,"ax",%progbits
 1018              		.align	2
 1019              		.global	CyPmSleep
 1020              		.thumb
 1021              		.thumb_func
 1022              		.type	CyPmSleep, %function
 1023              	CyPmSleep:
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 32


 1024              	.LFB3:
 720:.\Generated_Source\PSoC5/cyPm.c **** 
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 723:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 724:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 725:.\Generated_Source\PSoC5/cyPm.c **** *
 726:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 727:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 728:.\Generated_Source\PSoC5/cyPm.c **** *
 729:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 730:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 731:.\Generated_Source\PSoC5/cyPm.c **** *
 732:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 733:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 734:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 735:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 736:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 739:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 740:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 741:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 742:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 743:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 744:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 745:.\Generated_Source\PSoC5/cyPm.c **** *
 746:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 747:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 748:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 749:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 750:.\Generated_Source\PSoC5/cyPm.c **** *
 751:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 752:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 753:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 754:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 755:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 756:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 757:.\Generated_Source\PSoC5/cyPm.c **** *
 758:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 759:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 760:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 761:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 762:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 763:.\Generated_Source\PSoC5/cyPm.c **** *
 764:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 765:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 766:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 767:.\Generated_Source\PSoC5/cyPm.c **** *
 768:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 769:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 770:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 771:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 772:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 773:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 774:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 775:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 33


 776:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 777:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 778:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 779:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 780:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 783:.\Generated_Source\PSoC5/cyPm.c **** *
 784:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 785:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 786:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 787:.\Generated_Source\PSoC5/cyPm.c **** *
 788:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 792:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 793:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 794:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 795:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 796:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 797:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 798:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 799:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 800:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 801:.\Generated_Source\PSoC5/cyPm.c **** *
 802:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 803:.\Generated_Source\PSoC5/cyPm.c **** *
 804:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 805:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 806:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 807:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 808:.\Generated_Source\PSoC5/cyPm.c **** *
 809:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 810:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 811:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 812:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 813:.\Generated_Source\PSoC5/cyPm.c **** *
 814:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 815:.\Generated_Source\PSoC5/cyPm.c **** *  None
 816:.\Generated_Source\PSoC5/cyPm.c **** *
 817:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 818:.\Generated_Source\PSoC5/cyPm.c **** *  No
 819:.\Generated_Source\PSoC5/cyPm.c **** *
 820:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 821:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 822:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 823:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 824:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 827:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 828:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 829:.\Generated_Source\PSoC5/cyPm.c **** *
 830:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 831:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 832:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 34


 833:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 834:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 835:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 836:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 837:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 838:.\Generated_Source\PSoC5/cyPm.c **** *
 839:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 840:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 841:.\Generated_Source\PSoC5/cyPm.c **** {
 1025              		.loc 1 841 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029 0000 80B5     		push	{r7, lr}
 1030              		.cfi_def_cfa_offset 8
 1031              		.cfi_offset 7, -8
 1032              		.cfi_offset 14, -4
 1033 0002 84B0     		sub	sp, sp, #16
 1034              		.cfi_def_cfa_offset 24
 1035 0004 00AF     		add	r7, sp, #0
 1036              		.cfi_def_cfa_register 7
 1037 0006 0346     		mov	r3, r0
 1038 0008 0A46     		mov	r2, r1
 1039 000a FB71     		strb	r3, [r7, #7]
 1040 000c 1346     		mov	r3, r2	@ movhi
 1041 000e BB80     		strh	r3, [r7, #4]	@ movhi
 842:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 843:.\Generated_Source\PSoC5/cyPm.c **** 
 844:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 845:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1042              		.loc 1 845 0
 1043 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1044 0014 0346     		mov	r3, r0
 1045 0016 FB73     		strb	r3, [r7, #15]
 846:.\Generated_Source\PSoC5/cyPm.c **** 
 847:.\Generated_Source\PSoC5/cyPm.c **** 
 848:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 849:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 850:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 851:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 852:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 853:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 854:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1046              		.loc 1 854 0
 1047 0018 4E4B     		ldr	r3, .L74
 1048 001a 1B78     		ldrb	r3, [r3]
 1049 001c DBB2     		uxtb	r3, r3
 1050 001e 03F00803 		and	r3, r3, #8
 1051 0022 002B     		cmp	r3, #0
 1052 0024 0BD1     		bne	.L65
 855:.\Generated_Source\PSoC5/cyPm.c ****     {
 856:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 857:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1053              		.loc 1 857 0
 1054 0026 4C4A     		ldr	r2, .L74+4
 1055 0028 4B4B     		ldr	r3, .L74+4
 1056 002a 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 35


 1057 002c DBB2     		uxtb	r3, r3
 1058 002e 03F01F03 		and	r3, r3, #31
 1059 0032 DBB2     		uxtb	r3, r3
 1060 0034 1370     		strb	r3, [r2]
 858:.\Generated_Source\PSoC5/cyPm.c ****     }
 859:.\Generated_Source\PSoC5/cyPm.c ****     else
 860:.\Generated_Source\PSoC5/cyPm.c ****     {
 861:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 862:.\Generated_Source\PSoC5/cyPm.c **** 
 863:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 864:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 865:.\Generated_Source\PSoC5/cyPm.c **** 
 866:.\Generated_Source\PSoC5/cyPm.c ****         return;
 867:.\Generated_Source\PSoC5/cyPm.c ****     }
 868:.\Generated_Source\PSoC5/cyPm.c **** 
 869:.\Generated_Source\PSoC5/cyPm.c **** 
 870:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 871:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 872:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 873:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 874:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 875:.\Generated_Source\PSoC5/cyPm.c ****     *
 876:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 877:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 878:.\Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 879:.\Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 880:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 881:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 882:.\Generated_Source\PSoC5/cyPm.c **** 
 883:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 884:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 885:.\Generated_Source\PSoC5/cyPm.c ****         {
 886:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 887:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 888:.\Generated_Source\PSoC5/cyPm.c ****         }
 889:.\Generated_Source\PSoC5/cyPm.c **** 
 890:.\Generated_Source\PSoC5/cyPm.c **** 
 891:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 892:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 893:.\Generated_Source\PSoC5/cyPm.c ****         {
 894:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 895:.\Generated_Source\PSoC5/cyPm.c ****             {
 896:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 897:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 898:.\Generated_Source\PSoC5/cyPm.c ****             }
 899:.\Generated_Source\PSoC5/cyPm.c ****             else
 900:.\Generated_Source\PSoC5/cyPm.c ****             {
 901:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 902:.\Generated_Source\PSoC5/cyPm.c ****                 {
 903:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 904:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 905:.\Generated_Source\PSoC5/cyPm.c ****                 }
 906:.\Generated_Source\PSoC5/cyPm.c ****                 else
 907:.\Generated_Source\PSoC5/cyPm.c ****                 {
 908:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 909:.\Generated_Source\PSoC5/cyPm.c ****                 }
 910:.\Generated_Source\PSoC5/cyPm.c ****             }
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 36


 911:.\Generated_Source\PSoC5/cyPm.c ****         }
 912:.\Generated_Source\PSoC5/cyPm.c **** 
 913:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 914:.\Generated_Source\PSoC5/cyPm.c **** 
 915:.\Generated_Source\PSoC5/cyPm.c **** 
 916:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 917:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 918:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 919:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 920:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 921:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 922:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 923:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 926:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 1061              		.loc 1 926 0
 1062 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1063 0038 002B     		cmp	r3, #0
 1064 003a 08D0     		beq	.L72
 1065 003c 04E0     		b	.L73
 1066              	.L65:
 864:.\Generated_Source\PSoC5/cyPm.c **** 
 1067              		.loc 1 864 0
 1068 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1069 0040 1846     		mov	r0, r3
 1070 0042 FFF7FEFF 		bl	CyExitCriticalSection
 866:.\Generated_Source\PSoC5/cyPm.c ****     }
 1071              		.loc 1 866 0
 1072 0046 81E0     		b	.L64
 1073              	.L73:
 1074              		.loc 1 926 0 discriminator 1
 1075 0048 0020     		movs	r0, #0
 1076 004a FFF7FEFF 		bl	CyHalt
 1077              	.L72:
 927:.\Generated_Source\PSoC5/cyPm.c **** 
 928:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 929:.\Generated_Source\PSoC5/cyPm.c ****         {
 930:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 931:.\Generated_Source\PSoC5/cyPm.c ****         }
 932:.\Generated_Source\PSoC5/cyPm.c **** 
 933:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 934:.\Generated_Source\PSoC5/cyPm.c **** 
 935:.\Generated_Source\PSoC5/cyPm.c **** 
 936:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1078              		.loc 1 936 0
 1079 004e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 937:.\Generated_Source\PSoC5/cyPm.c **** 
 938:.\Generated_Source\PSoC5/cyPm.c **** 
 939:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 940:.\Generated_Source\PSoC5/cyPm.c **** 
 941:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 942:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 943:.\Generated_Source\PSoC5/cyPm.c ****         {
 944:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 945:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 946:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 37


 947:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 948:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 949:.\Generated_Source\PSoC5/cyPm.c ****         }
 950:.\Generated_Source\PSoC5/cyPm.c **** 
 951:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 952:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 953:.\Generated_Source\PSoC5/cyPm.c ****         {
 954:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 955:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 956:.\Generated_Source\PSoC5/cyPm.c **** 
 957:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 958:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 959:.\Generated_Source\PSoC5/cyPm.c ****         }
 960:.\Generated_Source\PSoC5/cyPm.c **** 
 961:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 962:.\Generated_Source\PSoC5/cyPm.c **** 
 963:.\Generated_Source\PSoC5/cyPm.c **** 
 964:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 965:.\Generated_Source\PSoC5/cyPm.c **** 
 966:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1080              		.loc 1 967 0
 1081 0052 424B     		ldr	r3, .L74+8
 1082 0054 1B78     		ldrb	r3, [r3]
 1083 0056 DAB2     		uxtb	r2, r3
 1084 0058 414B     		ldr	r3, .L74+12
 1085 005a 1A71     		strb	r2, [r3, #4]
 968:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1086              		.loc 1 968 0
 1087 005c 3F4A     		ldr	r2, .L74+8
 1088 005e BB88     		ldrh	r3, [r7, #4]
 1089 0060 1B09     		lsrs	r3, r3, #4
 1090 0062 9BB2     		uxth	r3, r3
 1091 0064 DBB2     		uxtb	r3, r3
 1092 0066 1370     		strb	r3, [r2]
 969:.\Generated_Source\PSoC5/cyPm.c **** 
 970:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 971:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1093              		.loc 1 971 0
 1094 0068 3E4B     		ldr	r3, .L74+16
 1095 006a 1B78     		ldrb	r3, [r3]
 1096 006c DAB2     		uxtb	r2, r3
 1097 006e 3C4B     		ldr	r3, .L74+12
 1098 0070 5A71     		strb	r2, [r3, #5]
 972:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1099              		.loc 1 972 0
 1100 0072 3C4A     		ldr	r2, .L74+16
 1101 0074 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1102 0076 DBB2     		uxtb	r3, r3
 1103 0078 03F00F03 		and	r3, r3, #15
 1104 007c DBB2     		uxtb	r3, r3
 1105 007e 1370     		strb	r3, [r2]
 973:.\Generated_Source\PSoC5/cyPm.c **** 
 974:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 975:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1106              		.loc 1 975 0
 1107 0080 394B     		ldr	r3, .L74+20
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 38


 1108 0082 1B78     		ldrb	r3, [r3]
 1109 0084 DAB2     		uxtb	r2, r3
 1110 0086 364B     		ldr	r3, .L74+12
 1111 0088 9A71     		strb	r2, [r3, #6]
 976:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1112              		.loc 1 976 0
 1113 008a 374A     		ldr	r2, .L74+20
 1114 008c BB88     		ldrh	r3, [r7, #4]
 1115 008e 1B0B     		lsrs	r3, r3, #12
 1116 0090 9BB2     		uxth	r3, r3
 1117 0092 DBB2     		uxtb	r3, r3
 1118 0094 03F00103 		and	r3, r3, #1
 1119 0098 DBB2     		uxtb	r3, r3
 1120 009a 1370     		strb	r3, [r2]
 977:.\Generated_Source\PSoC5/cyPm.c **** 
 978:.\Generated_Source\PSoC5/cyPm.c **** 
 979:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 980:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 981:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 982:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 983:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 984:.\Generated_Source\PSoC5/cyPm.c **** 
 985:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c **** 
 988:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 989:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1121              		.loc 1 989 0
 1122 009c 334B     		ldr	r3, .L74+24
 1123 009e 1B78     		ldrb	r3, [r3]
 1124 00a0 DBB2     		uxtb	r3, r3
 1125 00a2 03F00703 		and	r3, r3, #7
 1126 00a6 002B     		cmp	r3, #0
 1127 00a8 04D1     		bne	.L69
 990:.\Generated_Source\PSoC5/cyPm.c ****     {
 991:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 992:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1128              		.loc 1 992 0
 1129 00aa 2D4B     		ldr	r3, .L74+12
 1130 00ac 0122     		movs	r2, #1
 1131 00ae 83F82D20 		strb	r2, [r3, #45]
 1132 00b2 14E0     		b	.L70
 1133              	.L69:
 993:.\Generated_Source\PSoC5/cyPm.c ****     }
 994:.\Generated_Source\PSoC5/cyPm.c ****     else
 995:.\Generated_Source\PSoC5/cyPm.c ****     {
 996:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 997:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1134              		.loc 1 997 0
 1135 00b4 2A4B     		ldr	r3, .L74+12
 1136 00b6 0022     		movs	r2, #0
 1137 00b8 83F82D20 		strb	r2, [r3, #45]
 998:.\Generated_Source\PSoC5/cyPm.c **** 
 999:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1000:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1138              		.loc 1 1000 0
 1139 00bc 2B4B     		ldr	r3, .L74+24
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 39


 1140 00be 1B78     		ldrb	r3, [r3]
 1141 00c0 DBB2     		uxtb	r3, r3
 1142 00c2 03F00703 		and	r3, r3, #7
 1143 00c6 DAB2     		uxtb	r2, r3
 1144 00c8 254B     		ldr	r3, .L74+12
 1145 00ca 83F82C20 		strb	r2, [r3, #44]
1001:.\Generated_Source\PSoC5/cyPm.c **** 
1002:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1003:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1146              		.loc 1 1003 0
 1147 00ce 274A     		ldr	r2, .L74+24
 1148 00d0 264B     		ldr	r3, .L74+24
 1149 00d2 1B78     		ldrb	r3, [r3]
 1150 00d4 DBB2     		uxtb	r3, r3
 1151 00d6 23F00703 		bic	r3, r3, #7
 1152 00da DBB2     		uxtb	r3, r3
 1153 00dc 1370     		strb	r3, [r2]
 1154              	.L70:
1004:.\Generated_Source\PSoC5/cyPm.c ****     }
1005:.\Generated_Source\PSoC5/cyPm.c **** 
1006:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1007:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1155              		.loc 1 1007 0
 1156 00de 1D4A     		ldr	r2, .L74
 1157 00e0 1C4B     		ldr	r3, .L74
 1158 00e2 1B78     		ldrb	r3, [r3]
 1159 00e4 DBB2     		uxtb	r3, r3
 1160 00e6 23F00703 		bic	r3, r3, #7
 1161 00ea DBB2     		uxtb	r3, r3
 1162 00ec 43F00303 		orr	r3, r3, #3
 1163 00f0 DBB2     		uxtb	r3, r3
 1164 00f2 1370     		strb	r3, [r2]
1008:.\Generated_Source\PSoC5/cyPm.c **** 
1009:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1010:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1165              		.loc 1 1010 0
 1166 00f4 174B     		ldr	r3, .L74
 1167 00f6 1B78     		ldrb	r3, [r3]
1011:.\Generated_Source\PSoC5/cyPm.c **** 
1012:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1013:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1168              		.loc 1 1013 0
 1169              	@ 1013 ".\Generated_Source\PSoC5\cyPm.c" 1
 1170 00f8 00BF     		NOP
 1171              	
 1172              	@ 0 "" 2
1014:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1173              		.loc 1 1014 0
 1174              	@ 1014 ".\Generated_Source\PSoC5\cyPm.c" 1
 1175 00fa 00BF     		NOP
 1176              	
 1177              	@ 0 "" 2
1015:.\Generated_Source\PSoC5/cyPm.c **** 
1016:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1017:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1178              		.loc 1 1017 0
 1179              	@ 1017 ".\Generated_Source\PSoC5\cyPm.c" 1
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 40


 1180 00fc 30BF     		WFI 
 1181              	
 1182              	@ 0 "" 2
1018:.\Generated_Source\PSoC5/cyPm.c **** 
1019:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1020:.\Generated_Source\PSoC5/cyPm.c **** 
1021:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1022:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1183              		.loc 1 1022 0
 1184              		.thumb
 1185 00fe 184B     		ldr	r3, .L74+12
 1186 0100 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1187 0104 012B     		cmp	r3, #1
 1188 0106 0FD0     		beq	.L71
1023:.\Generated_Source\PSoC5/cyPm.c ****     {
1024:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1189              		.loc 1 1024 0
 1190 0108 184B     		ldr	r3, .L74+24
 1191 010a 184A     		ldr	r2, .L74+24
 1192 010c 1278     		ldrb	r2, [r2]
 1193 010e D2B2     		uxtb	r2, r2
 1194 0110 D2B2     		uxtb	r2, r2
 1195 0112 22F00702 		bic	r2, r2, #7
 1196 0116 D1B2     		uxtb	r1, r2
1025:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1197              		.loc 1 1025 0
 1198 0118 114A     		ldr	r2, .L74+12
 1199 011a 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1024:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1200              		.loc 1 1024 0
 1201 011e D2B2     		uxtb	r2, r2
 1202 0120 0A43     		orrs	r2, r2, r1
 1203 0122 D2B2     		uxtb	r2, r2
 1204 0124 D2B2     		uxtb	r2, r2
 1205 0126 1A70     		strb	r2, [r3]
 1206              	.L71:
1026:.\Generated_Source\PSoC5/cyPm.c ****     }
1027:.\Generated_Source\PSoC5/cyPm.c **** 
1028:.\Generated_Source\PSoC5/cyPm.c **** 
1029:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1030:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1031:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1032:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1033:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1034:.\Generated_Source\PSoC5/cyPm.c **** 
1035:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1036:.\Generated_Source\PSoC5/cyPm.c **** 
1037:.\Generated_Source\PSoC5/cyPm.c **** 
1038:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1039:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1207              		.loc 1 1039 0
 1208 0128 FFF7FEFF 		bl	CyPmHibSlpRestore
1040:.\Generated_Source\PSoC5/cyPm.c **** 
1041:.\Generated_Source\PSoC5/cyPm.c **** 
1042:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1043:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1044:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 41


1045:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1046:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1047:.\Generated_Source\PSoC5/cyPm.c ****         {
1048:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1049:.\Generated_Source\PSoC5/cyPm.c ****             {
1050:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1051:.\Generated_Source\PSoC5/cyPm.c ****                 {
1052:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1053:.\Generated_Source\PSoC5/cyPm.c ****                 }
1054:.\Generated_Source\PSoC5/cyPm.c ****             }
1055:.\Generated_Source\PSoC5/cyPm.c ****         }
1056:.\Generated_Source\PSoC5/cyPm.c **** 
1057:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1058:.\Generated_Source\PSoC5/cyPm.c **** 
1059:.\Generated_Source\PSoC5/cyPm.c **** 
1060:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1061:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1209              		.loc 1 1061 0
 1210 012c 0B4B     		ldr	r3, .L74+8
 1211 012e 0C4A     		ldr	r2, .L74+12
 1212 0130 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1213 0132 1A70     		strb	r2, [r3]
1062:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1214              		.loc 1 1062 0
 1215 0134 0B4B     		ldr	r3, .L74+16
 1216 0136 0A4A     		ldr	r2, .L74+12
 1217 0138 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1218 013a 1A70     		strb	r2, [r3]
1063:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1219              		.loc 1 1063 0
 1220 013c 0A4B     		ldr	r3, .L74+20
 1221 013e 084A     		ldr	r2, .L74+12
 1222 0140 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1223 0142 1A70     		strb	r2, [r3]
1064:.\Generated_Source\PSoC5/cyPm.c **** 
1065:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1066:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1224              		.loc 1 1066 0
 1225 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1226 0146 1846     		mov	r0, r3
 1227 0148 FFF7FEFF 		bl	CyExitCriticalSection
 1228              	.L64:
1067:.\Generated_Source\PSoC5/cyPm.c **** }
 1229              		.loc 1 1067 0
 1230 014c 1037     		adds	r7, r7, #16
 1231              		.cfi_def_cfa_offset 8
 1232 014e BD46     		mov	sp, r7
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 0150 80BD     		pop	{r7, pc}
 1236              	.L75:
 1237 0152 00BF     		.align	2
 1238              	.L74:
 1239 0154 93430040 		.word	1073759123
 1240 0158 83460040 		.word	1073759875
 1241 015c 98430040 		.word	1073759128
 1242 0160 00000000 		.word	cyPmBackup
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 42


 1243 0164 99430040 		.word	1073759129
 1244 0168 9A430040 		.word	1073759130
 1245 016c 00420040 		.word	1073758720
 1246              		.cfi_endproc
 1247              	.LFE3:
 1248              		.size	CyPmSleep, .-CyPmSleep
 1249              		.section	.text.CyPmHibernate,"ax",%progbits
 1250              		.align	2
 1251              		.global	CyPmHibernate
 1252              		.thumb
 1253              		.thumb_func
 1254              		.type	CyPmHibernate, %function
 1255              	CyPmHibernate:
 1256              	.LFB4:
1068:.\Generated_Source\PSoC5/cyPm.c **** 
1069:.\Generated_Source\PSoC5/cyPm.c **** 
1070:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1071:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1072:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1073:.\Generated_Source\PSoC5/cyPm.c **** *
1074:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1075:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1076:.\Generated_Source\PSoC5/cyPm.c **** *
1077:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1078:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1079:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1080:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1081:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1082:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1083:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1084:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1085:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1086:.\Generated_Source\PSoC5/cyPm.c **** *
1087:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1088:.\Generated_Source\PSoC5/cyPm.c **** *  None
1089:.\Generated_Source\PSoC5/cyPm.c **** *
1090:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1091:.\Generated_Source\PSoC5/cyPm.c **** *  None
1092:.\Generated_Source\PSoC5/cyPm.c **** *
1093:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1094:.\Generated_Source\PSoC5/cyPm.c **** *  No
1095:.\Generated_Source\PSoC5/cyPm.c **** *
1096:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1097:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1098:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1099:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1100:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1101:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1102:.\Generated_Source\PSoC5/cyPm.c **** *
1103:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1104:.\Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1105:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1106:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1107:.\Generated_Source\PSoC5/cyPm.c **** *
1108:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1109:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1110:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 43


1111:.\Generated_Source\PSoC5/cyPm.c **** *
1112:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1113:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1114:.\Generated_Source\PSoC5/cyPm.c **** {
 1257              		.loc 1 1114 0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 8
 1260              		@ frame_needed = 1, uses_anonymous_args = 0
 1261 0000 80B5     		push	{r7, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 7, -8
 1264              		.cfi_offset 14, -4
 1265 0002 82B0     		sub	sp, sp, #8
 1266              		.cfi_def_cfa_offset 16
 1267 0004 00AF     		add	r7, sp, #0
 1268              		.cfi_def_cfa_register 7
1115:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1116:.\Generated_Source\PSoC5/cyPm.c **** 
1117:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1118:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1269              		.loc 1 1118 0
 1270 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1271 000a 0346     		mov	r3, r0
 1272 000c FB71     		strb	r3, [r7, #7]
1119:.\Generated_Source\PSoC5/cyPm.c **** 
1120:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1121:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1122:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1123:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1124:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1125:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1126:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1273              		.loc 1 1126 0
 1274 000e 454B     		ldr	r3, .L84
 1275 0010 1B78     		ldrb	r3, [r3]
 1276 0012 DBB2     		uxtb	r3, r3
 1277 0014 03F00803 		and	r3, r3, #8
 1278 0018 002B     		cmp	r3, #0
 1279 001a 29D1     		bne	.L77
1127:.\Generated_Source\PSoC5/cyPm.c ****         {
1128:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1129:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1280              		.loc 1 1129 0
 1281 001c 424A     		ldr	r2, .L84+4
 1282 001e 424B     		ldr	r3, .L84+4
 1283 0020 1B78     		ldrb	r3, [r3]
 1284 0022 DBB2     		uxtb	r3, r3
 1285 0024 03F01F03 		and	r3, r3, #31
 1286 0028 DBB2     		uxtb	r3, r3
 1287 002a 1370     		strb	r3, [r2]
1130:.\Generated_Source\PSoC5/cyPm.c ****         }
1131:.\Generated_Source\PSoC5/cyPm.c ****         else
1132:.\Generated_Source\PSoC5/cyPm.c ****         {
1133:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1134:.\Generated_Source\PSoC5/cyPm.c **** 
1135:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1136:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 44


1137:.\Generated_Source\PSoC5/cyPm.c **** 
1138:.\Generated_Source\PSoC5/cyPm.c ****             return;
1139:.\Generated_Source\PSoC5/cyPm.c ****         }
1140:.\Generated_Source\PSoC5/cyPm.c **** 
1141:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1288              		.loc 1 1141 0
 1289 002c FFF7FEFF 		bl	CyPmHibSaveSet
1142:.\Generated_Source\PSoC5/cyPm.c **** 
1143:.\Generated_Source\PSoC5/cyPm.c **** 
1144:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1145:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1290              		.loc 1 1145 0
 1291 0030 3E4B     		ldr	r3, .L84+8
 1292 0032 1B78     		ldrb	r3, [r3]
 1293 0034 DAB2     		uxtb	r2, r3
 1294 0036 3E4B     		ldr	r3, .L84+12
 1295 0038 1A71     		strb	r2, [r3, #4]
1146:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1296              		.loc 1 1146 0
 1297 003a 3C4B     		ldr	r3, .L84+8
 1298 003c 0422     		movs	r2, #4
 1299 003e 1A70     		strb	r2, [r3]
1147:.\Generated_Source\PSoC5/cyPm.c **** 
1148:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1300              		.loc 1 1148 0
 1301 0040 3C4B     		ldr	r3, .L84+16
 1302 0042 1B78     		ldrb	r3, [r3]
 1303 0044 DAB2     		uxtb	r2, r3
 1304 0046 3A4B     		ldr	r3, .L84+12
 1305 0048 5A71     		strb	r2, [r3, #5]
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1306              		.loc 1 1149 0
 1307 004a 3A4B     		ldr	r3, .L84+16
 1308 004c 0022     		movs	r2, #0
 1309 004e 1A70     		strb	r2, [r3]
1150:.\Generated_Source\PSoC5/cyPm.c **** 
1151:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1310              		.loc 1 1151 0
 1311 0050 394B     		ldr	r3, .L84+20
 1312 0052 1B78     		ldrb	r3, [r3]
 1313 0054 DAB2     		uxtb	r2, r3
 1314 0056 364B     		ldr	r3, .L84+12
 1315 0058 9A71     		strb	r2, [r3, #6]
1152:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1316              		.loc 1 1152 0
 1317 005a 374B     		ldr	r3, .L84+20
 1318 005c 0022     		movs	r2, #0
 1319 005e 1A70     		strb	r2, [r3]
1153:.\Generated_Source\PSoC5/cyPm.c **** 
1154:.\Generated_Source\PSoC5/cyPm.c **** 
1155:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1156:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1320              		.loc 1 1156 0
 1321 0060 364B     		ldr	r3, .L84+24
 1322 0062 1B78     		ldrb	r3, [r3]
 1323 0064 DBB2     		uxtb	r3, r3
 1324 0066 03F00703 		and	r3, r3, #7
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 45


 1325 006a 002B     		cmp	r3, #0
 1326 006c 0AD1     		bne	.L80
 1327 006e 04E0     		b	.L83
 1328              	.L77:
1136:.\Generated_Source\PSoC5/cyPm.c **** 
 1329              		.loc 1 1136 0
 1330 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1331 0072 1846     		mov	r0, r3
 1332 0074 FFF7FEFF 		bl	CyExitCriticalSection
1138:.\Generated_Source\PSoC5/cyPm.c ****         }
 1333              		.loc 1 1138 0
 1334 0078 50E0     		b	.L76
 1335              	.L83:
1157:.\Generated_Source\PSoC5/cyPm.c ****     {
1158:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1336              		.loc 1 1159 0
 1337 007a 2D4B     		ldr	r3, .L84+12
 1338 007c 0122     		movs	r2, #1
 1339 007e 83F82D20 		strb	r2, [r3, #45]
 1340 0082 14E0     		b	.L81
 1341              	.L80:
1160:.\Generated_Source\PSoC5/cyPm.c ****     }
1161:.\Generated_Source\PSoC5/cyPm.c ****     else
1162:.\Generated_Source\PSoC5/cyPm.c ****     {
1163:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1164:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1342              		.loc 1 1164 0
 1343 0084 2A4B     		ldr	r3, .L84+12
 1344 0086 0022     		movs	r2, #0
 1345 0088 83F82D20 		strb	r2, [r3, #45]
1165:.\Generated_Source\PSoC5/cyPm.c **** 
1166:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1167:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1346              		.loc 1 1167 0
 1347 008c 2B4B     		ldr	r3, .L84+24
 1348 008e 1B78     		ldrb	r3, [r3]
 1349 0090 DBB2     		uxtb	r3, r3
 1350 0092 03F00703 		and	r3, r3, #7
 1351 0096 DAB2     		uxtb	r2, r3
 1352 0098 254B     		ldr	r3, .L84+12
 1353 009a 83F82C20 		strb	r2, [r3, #44]
1168:.\Generated_Source\PSoC5/cyPm.c **** 
1169:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1170:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1354              		.loc 1 1170 0
 1355 009e 274A     		ldr	r2, .L84+24
 1356 00a0 264B     		ldr	r3, .L84+24
 1357 00a2 1B78     		ldrb	r3, [r3]
 1358 00a4 DBB2     		uxtb	r3, r3
 1359 00a6 23F00703 		bic	r3, r3, #7
 1360 00aa DBB2     		uxtb	r3, r3
 1361 00ac 1370     		strb	r3, [r2]
 1362              	.L81:
1171:.\Generated_Source\PSoC5/cyPm.c ****     }
1172:.\Generated_Source\PSoC5/cyPm.c **** 
1173:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 46


1174:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1175:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1363              		.loc 1 1175 0
 1364 00ae 1D4A     		ldr	r2, .L84
 1365 00b0 1C4B     		ldr	r3, .L84
 1366 00b2 1B78     		ldrb	r3, [r3]
 1367 00b4 DBB2     		uxtb	r3, r3
 1368 00b6 23F00703 		bic	r3, r3, #7
 1369 00ba DBB2     		uxtb	r3, r3
 1370 00bc 43F00403 		orr	r3, r3, #4
 1371 00c0 DBB2     		uxtb	r3, r3
 1372 00c2 1370     		strb	r3, [r2]
1176:.\Generated_Source\PSoC5/cyPm.c **** 
1177:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1178:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1373              		.loc 1 1178 0
 1374 00c4 174B     		ldr	r3, .L84
 1375 00c6 1B78     		ldrb	r3, [r3]
1179:.\Generated_Source\PSoC5/cyPm.c **** 
1180:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1181:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1376              		.loc 1 1181 0
 1377              	@ 1181 ".\Generated_Source\PSoC5\cyPm.c" 1
 1378 00c8 00BF     		NOP
 1379              	
 1380              	@ 0 "" 2
1182:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1381              		.loc 1 1182 0
 1382              	@ 1182 ".\Generated_Source\PSoC5\cyPm.c" 1
 1383 00ca 00BF     		NOP
 1384              	
 1385              	@ 0 "" 2
1183:.\Generated_Source\PSoC5/cyPm.c **** 
1184:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1185:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1386              		.loc 1 1185 0
 1387              	@ 1185 ".\Generated_Source\PSoC5\cyPm.c" 1
 1388 00cc 30BF     		WFI 
 1389              	
 1390              	@ 0 "" 2
1186:.\Generated_Source\PSoC5/cyPm.c **** 
1187:.\Generated_Source\PSoC5/cyPm.c **** 
1188:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1189:.\Generated_Source\PSoC5/cyPm.c **** 
1190:.\Generated_Source\PSoC5/cyPm.c **** 
1191:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1192:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1391              		.loc 1 1192 0
 1392              		.thumb
 1393 00ce 184B     		ldr	r3, .L84+12
 1394 00d0 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1395 00d4 012B     		cmp	r3, #1
 1396 00d6 0FD0     		beq	.L82
1193:.\Generated_Source\PSoC5/cyPm.c ****     {
1194:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1397              		.loc 1 1194 0
 1398 00d8 184B     		ldr	r3, .L84+24
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 47


 1399 00da 184A     		ldr	r2, .L84+24
 1400 00dc 1278     		ldrb	r2, [r2]
 1401 00de D2B2     		uxtb	r2, r2
 1402 00e0 D2B2     		uxtb	r2, r2
 1403 00e2 22F00702 		bic	r2, r2, #7
 1404 00e6 D1B2     		uxtb	r1, r2
1195:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1405              		.loc 1 1195 0
 1406 00e8 114A     		ldr	r2, .L84+12
 1407 00ea 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1194:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1408              		.loc 1 1194 0
 1409 00ee D2B2     		uxtb	r2, r2
 1410 00f0 0A43     		orrs	r2, r2, r1
 1411 00f2 D2B2     		uxtb	r2, r2
 1412 00f4 D2B2     		uxtb	r2, r2
 1413 00f6 1A70     		strb	r2, [r3]
 1414              	.L82:
1196:.\Generated_Source\PSoC5/cyPm.c ****     }
1197:.\Generated_Source\PSoC5/cyPm.c **** 
1198:.\Generated_Source\PSoC5/cyPm.c **** 
1199:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1200:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1415              		.loc 1 1200 0
 1416 00f8 FFF7FEFF 		bl	CyPmHibRestore
1201:.\Generated_Source\PSoC5/cyPm.c **** 
1202:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1203:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1417              		.loc 1 1203 0
 1418 00fc 0B4B     		ldr	r3, .L84+8
 1419 00fe 0C4A     		ldr	r2, .L84+12
 1420 0100 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1421 0102 1A70     		strb	r2, [r3]
1204:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1422              		.loc 1 1204 0
 1423 0104 0B4B     		ldr	r3, .L84+16
 1424 0106 0A4A     		ldr	r2, .L84+12
 1425 0108 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1426 010a 1A70     		strb	r2, [r3]
1205:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1427              		.loc 1 1205 0
 1428 010c 0A4B     		ldr	r3, .L84+20
 1429 010e 084A     		ldr	r2, .L84+12
 1430 0110 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1431 0112 1A70     		strb	r2, [r3]
1206:.\Generated_Source\PSoC5/cyPm.c **** 
1207:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1208:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1432              		.loc 1 1208 0
 1433 0114 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1434 0116 1846     		mov	r0, r3
 1435 0118 FFF7FEFF 		bl	CyExitCriticalSection
 1436              	.L76:
1209:.\Generated_Source\PSoC5/cyPm.c **** }
 1437              		.loc 1 1209 0
 1438 011c 0837     		adds	r7, r7, #8
 1439              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 48


 1440 011e BD46     		mov	sp, r7
 1441              		.cfi_def_cfa_register 13
 1442              		@ sp needed
 1443 0120 80BD     		pop	{r7, pc}
 1444              	.L85:
 1445 0122 00BF     		.align	2
 1446              	.L84:
 1447 0124 93430040 		.word	1073759123
 1448 0128 83460040 		.word	1073759875
 1449 012c 98430040 		.word	1073759128
 1450 0130 00000000 		.word	cyPmBackup
 1451 0134 99430040 		.word	1073759129
 1452 0138 9A430040 		.word	1073759130
 1453 013c 00420040 		.word	1073758720
 1454              		.cfi_endproc
 1455              	.LFE4:
 1456              		.size	CyPmHibernate, .-CyPmHibernate
 1457              		.section	.text.CyPmReadStatus,"ax",%progbits
 1458              		.align	2
 1459              		.global	CyPmReadStatus
 1460              		.thumb
 1461              		.thumb_func
 1462              		.type	CyPmReadStatus, %function
 1463              	CyPmReadStatus:
 1464              	.LFB5:
1210:.\Generated_Source\PSoC5/cyPm.c **** 
1211:.\Generated_Source\PSoC5/cyPm.c **** 
1212:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1213:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1214:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1215:.\Generated_Source\PSoC5/cyPm.c **** *
1216:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1217:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1218:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1219:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1220:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1221:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1222:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1223:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1224:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1225:.\Generated_Source\PSoC5/cyPm.c **** *
1226:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1227:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1228:.\Generated_Source\PSoC5/cyPm.c **** *
1229:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1230:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1231:.\Generated_Source\PSoC5/cyPm.c **** *
1232:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1233:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1234:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1235:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1236:.\Generated_Source\PSoC5/cyPm.c **** *
1237:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1238:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1239:.\Generated_Source\PSoC5/cyPm.c **** *
1240:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1241:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 49


1242:.\Generated_Source\PSoC5/cyPm.c **** {
 1465              		.loc 1 1242 0
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 16
 1468              		@ frame_needed = 1, uses_anonymous_args = 0
 1469 0000 80B5     		push	{r7, lr}
 1470              		.cfi_def_cfa_offset 8
 1471              		.cfi_offset 7, -8
 1472              		.cfi_offset 14, -4
 1473 0002 84B0     		sub	sp, sp, #16
 1474              		.cfi_def_cfa_offset 24
 1475 0004 00AF     		add	r7, sp, #0
 1476              		.cfi_def_cfa_register 7
 1477 0006 0346     		mov	r3, r0
 1478 0008 FB71     		strb	r3, [r7, #7]
1243:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1244:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1245:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1246:.\Generated_Source\PSoC5/cyPm.c **** 
1247:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1248:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1479              		.loc 1 1248 0
 1480 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1481 000e 0346     		mov	r3, r0
 1482 0010 FB73     		strb	r3, [r7, #15]
1249:.\Generated_Source\PSoC5/cyPm.c **** 
1250:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1251:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1483              		.loc 1 1251 0
 1484 0012 0F4B     		ldr	r3, .L88
 1485 0014 1B78     		ldrb	r3, [r3]
 1486 0016 DAB2     		uxtb	r2, r3
 1487 0018 0E4B     		ldr	r3, .L88+4
 1488 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1489 001c 1343     		orrs	r3, r3, r2
 1490 001e DAB2     		uxtb	r2, r3
 1491 0020 0C4B     		ldr	r3, .L88+4
 1492 0022 1A70     		strb	r2, [r3]
1252:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
 1493              		.loc 1 1252 0
 1494 0024 0B4B     		ldr	r3, .L88+4
 1495 0026 1B78     		ldrb	r3, [r3]
 1496 0028 BB73     		strb	r3, [r7, #14]
1253:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1497              		.loc 1 1253 0
 1498 002a FB79     		ldrb	r3, [r7, #7]
 1499 002c DB43     		mvns	r3, r3
 1500 002e DAB2     		uxtb	r2, r3
 1501 0030 084B     		ldr	r3, .L88+4
 1502 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1503 0034 1340     		ands	r3, r3, r2
 1504 0036 DAB2     		uxtb	r2, r3
 1505 0038 064B     		ldr	r3, .L88+4
 1506 003a 1A70     		strb	r2, [r3]
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1256:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 50


 1507              		.loc 1 1256 0
 1508 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1509 003e 1846     		mov	r0, r3
 1510 0040 FFF7FEFF 		bl	CyExitCriticalSection
1257:.\Generated_Source\PSoC5/cyPm.c **** 
1258:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1511              		.loc 1 1258 0
 1512 0044 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1259:.\Generated_Source\PSoC5/cyPm.c **** }
 1513              		.loc 1 1259 0
 1514 0046 1846     		mov	r0, r3
 1515 0048 1037     		adds	r7, r7, #16
 1516              		.cfi_def_cfa_offset 8
 1517 004a BD46     		mov	sp, r7
 1518              		.cfi_def_cfa_register 13
 1519              		@ sp needed
 1520 004c 80BD     		pop	{r7, pc}
 1521              	.L89:
 1522 004e 00BF     		.align	2
 1523              	.L88:
 1524 0050 90430040 		.word	1073759120
 1525 0054 42000000 		.word	interruptStatus.4845
 1526              		.cfi_endproc
 1527              	.LFE5:
 1528              		.size	CyPmReadStatus, .-CyPmReadStatus
 1529              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1530              		.align	2
 1531              		.thumb
 1532              		.thumb_func
 1533              		.type	CyPmHibSaveSet, %function
 1534              	CyPmHibSaveSet:
 1535              	.LFB6:
1260:.\Generated_Source\PSoC5/cyPm.c **** 
1261:.\Generated_Source\PSoC5/cyPm.c **** 
1262:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1263:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1264:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1265:.\Generated_Source\PSoC5/cyPm.c **** *
1266:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1267:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1268:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1269:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1270:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1271:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1272:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1273:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1274:.\Generated_Source\PSoC5/cyPm.c **** *
1275:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1276:.\Generated_Source\PSoC5/cyPm.c **** *  None
1277:.\Generated_Source\PSoC5/cyPm.c **** *
1278:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1279:.\Generated_Source\PSoC5/cyPm.c **** *  None
1280:.\Generated_Source\PSoC5/cyPm.c **** *
1281:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1282:.\Generated_Source\PSoC5/cyPm.c **** *  No
1283:.\Generated_Source\PSoC5/cyPm.c **** *
1284:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 51


1285:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1286:.\Generated_Source\PSoC5/cyPm.c **** {
 1536              		.loc 1 1286 0
 1537              		.cfi_startproc
 1538              		@ args = 0, pretend = 0, frame = 0
 1539              		@ frame_needed = 1, uses_anonymous_args = 0
 1540 0000 80B5     		push	{r7, lr}
 1541              		.cfi_def_cfa_offset 8
 1542              		.cfi_offset 7, -8
 1543              		.cfi_offset 14, -4
 1544 0002 00AF     		add	r7, sp, #0
 1545              		.cfi_def_cfa_register 7
1287:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1288:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1546              		.loc 1 1288 0
 1547 0004 2D4B     		ldr	r3, .L94
 1548 0006 1B78     		ldrb	r3, [r3]
 1549 0008 DBB2     		uxtb	r3, r3
 1550 000a 03F00403 		and	r3, r3, #4
 1551 000e 002B     		cmp	r3, #0
 1552 0010 07D0     		beq	.L91
1289:.\Generated_Source\PSoC5/cyPm.c ****     {
1290:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1291:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1292:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1293:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1294:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1295:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1296:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1297:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1298:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1299:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1300:.\Generated_Source\PSoC5/cyPm.c **** 
1301:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1302:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1553              		.loc 1 1302 0
 1554 0012 2A4A     		ldr	r2, .L94
 1555 0014 294B     		ldr	r3, .L94
 1556 0016 1B78     		ldrb	r3, [r3]
 1557 0018 DBB2     		uxtb	r3, r3
 1558 001a 23F00403 		bic	r3, r3, #4
 1559 001e DBB2     		uxtb	r3, r3
 1560 0020 1370     		strb	r3, [r2]
 1561              	.L91:
1303:.\Generated_Source\PSoC5/cyPm.c ****     }
1304:.\Generated_Source\PSoC5/cyPm.c **** 
1305:.\Generated_Source\PSoC5/cyPm.c **** 
1306:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1307:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1562              		.loc 1 1307 0
 1563 0022 0120     		movs	r0, #1
 1564 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1565 0028 0346     		mov	r3, r0
 1566 002a 1A46     		mov	r2, r3
 1567 002c 244B     		ldr	r3, .L94+4
 1568 002e 1A70     		strb	r2, [r3]
1308:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 52


1309:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1310:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1569              		.loc 1 1310 0
 1570 0030 244B     		ldr	r3, .L94+8
 1571 0032 1B78     		ldrb	r3, [r3]
 1572 0034 DBB2     		uxtb	r3, r3
 1573 0036 03F00203 		and	r3, r3, #2
1311:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1574              		.loc 1 1311 0
 1575 003a 002B     		cmp	r3, #0
 1576 003c 14BF     		ite	ne
 1577 003e 0123     		movne	r3, #1
 1578 0040 0023     		moveq	r3, #0
 1579 0042 DBB2     		uxtb	r3, r3
 1580 0044 1A46     		mov	r2, r3
1310:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1581              		.loc 1 1310 0
 1582 0046 1E4B     		ldr	r3, .L94+4
 1583 0048 5A70     		strb	r2, [r3, #1]
1312:.\Generated_Source\PSoC5/cyPm.c **** 
1313:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1314:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1584              		.loc 1 1314 0
 1585 004a 1E4B     		ldr	r3, .L94+8
 1586 004c 1B78     		ldrb	r3, [r3]
 1587 004e DBB2     		uxtb	r3, r3
 1588 0050 03F00403 		and	r3, r3, #4
1315:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1589              		.loc 1 1315 0
 1590 0054 002B     		cmp	r3, #0
 1591 0056 14BF     		ite	ne
 1592 0058 0123     		movne	r3, #1
 1593 005a 0023     		moveq	r3, #0
 1594 005c DBB2     		uxtb	r3, r3
 1595 005e 1A46     		mov	r2, r3
1314:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1596              		.loc 1 1314 0
 1597 0060 174B     		ldr	r3, .L94+4
 1598 0062 9A70     		strb	r2, [r3, #2]
1316:.\Generated_Source\PSoC5/cyPm.c **** 
1317:.\Generated_Source\PSoC5/cyPm.c **** 
1318:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1319:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1599              		.loc 1 1319 0
 1600 0064 184B     		ldr	r3, .L94+12
 1601 0066 1B78     		ldrb	r3, [r3]
 1602 0068 DBB2     		uxtb	r3, r3
 1603 006a 03F01003 		and	r3, r3, #16
 1604 006e 002B     		cmp	r3, #0
 1605 0070 0BD1     		bne	.L92
1320:.\Generated_Source\PSoC5/cyPm.c ****     {
1321:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1322:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1606              		.loc 1 1322 0
 1607 0072 134B     		ldr	r3, .L94+4
 1608 0074 0022     		movs	r2, #0
 1609 0076 DA70     		strb	r2, [r3, #3]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 53


1323:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1610              		.loc 1 1323 0
 1611 0078 134A     		ldr	r2, .L94+12
 1612 007a 134B     		ldr	r3, .L94+12
 1613 007c 1B78     		ldrb	r3, [r3]
 1614 007e DBB2     		uxtb	r3, r3
 1615 0080 43F01003 		orr	r3, r3, #16
 1616 0084 DBB2     		uxtb	r3, r3
 1617 0086 1370     		strb	r3, [r2]
 1618 0088 02E0     		b	.L93
 1619              	.L92:
1324:.\Generated_Source\PSoC5/cyPm.c ****     }
1325:.\Generated_Source\PSoC5/cyPm.c ****     else
1326:.\Generated_Source\PSoC5/cyPm.c ****     {
1327:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1620              		.loc 1 1327 0
 1621 008a 0D4B     		ldr	r3, .L94+4
 1622 008c 0122     		movs	r2, #1
 1623 008e DA70     		strb	r2, [r3, #3]
 1624              	.L93:
1328:.\Generated_Source\PSoC5/cyPm.c ****     }
1329:.\Generated_Source\PSoC5/cyPm.c **** 
1330:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1331:.\Generated_Source\PSoC5/cyPm.c **** 
1332:.\Generated_Source\PSoC5/cyPm.c **** 
1333:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1334:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1335:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1336:.\Generated_Source\PSoC5/cyPm.c **** 
1337:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1338:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1625              		.loc 1 1338 0
 1626 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1339:.\Generated_Source\PSoC5/cyPm.c **** 
1340:.\Generated_Source\PSoC5/cyPm.c **** 
1341:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1342:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1627              		.loc 1 1342 0
 1628 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1343:.\Generated_Source\PSoC5/cyPm.c **** 
1344:.\Generated_Source\PSoC5/cyPm.c **** 
1345:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1346:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1347:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1629              		.loc 1 1348 0
 1630 0098 0C4B     		ldr	r3, .L94+16
 1631 009a 1B78     		ldrb	r3, [r3]
 1632 009c DAB2     		uxtb	r2, r3
 1633 009e 084B     		ldr	r3, .L94+4
 1634 00a0 DA71     		strb	r2, [r3, #7]
1349:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1635              		.loc 1 1349 0
 1636 00a2 0B4B     		ldr	r3, .L94+20
 1637 00a4 1B78     		ldrb	r3, [r3]
 1638 00a6 DAB2     		uxtb	r2, r3
 1639 00a8 054B     		ldr	r3, .L94+4
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 54


 1640 00aa 1A72     		strb	r2, [r3, #8]
1350:.\Generated_Source\PSoC5/cyPm.c **** 
1351:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1641              		.loc 1 1351 0
 1642 00ac 074B     		ldr	r3, .L94+16
 1643 00ae FF22     		movs	r2, #255
 1644 00b0 1A70     		strb	r2, [r3]
1352:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1645              		.loc 1 1352 0
 1646 00b2 074B     		ldr	r3, .L94+20
 1647 00b4 B022     		movs	r2, #176
 1648 00b6 1A70     		strb	r2, [r3]
1353:.\Generated_Source\PSoC5/cyPm.c **** }
 1649              		.loc 1 1353 0
 1650 00b8 80BD     		pop	{r7, pc}
 1651              	.L95:
 1652 00ba 00BF     		.align	2
 1653              	.L94:
 1654 00bc 31430040 		.word	1073759025
 1655 00c0 00000000 		.word	cyPmBackup
 1656 00c4 00430040 		.word	1073758976
 1657 00c8 83460040 		.word	1073759875
 1658 00cc 85460040 		.word	1073759877
 1659 00d0 86460040 		.word	1073759878
 1660              		.cfi_endproc
 1661              	.LFE6:
 1662              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1663              		.section	.text.CyPmHibRestore,"ax",%progbits
 1664              		.align	2
 1665              		.thumb
 1666              		.thumb_func
 1667              		.type	CyPmHibRestore, %function
 1668              	CyPmHibRestore:
 1669              	.LFB7:
1354:.\Generated_Source\PSoC5/cyPm.c **** 
1355:.\Generated_Source\PSoC5/cyPm.c **** 
1356:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1357:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1358:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1359:.\Generated_Source\PSoC5/cyPm.c **** *
1360:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1361:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1362:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1363:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1364:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1365:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1366:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1367:.\Generated_Source\PSoC5/cyPm.c **** *
1368:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1369:.\Generated_Source\PSoC5/cyPm.c **** *  None
1370:.\Generated_Source\PSoC5/cyPm.c **** *
1371:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1372:.\Generated_Source\PSoC5/cyPm.c **** *  None
1373:.\Generated_Source\PSoC5/cyPm.c **** *
1374:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1375:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1376:.\Generated_Source\PSoC5/cyPm.c **** {
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 55


 1670              		.loc 1 1376 0
 1671              		.cfi_startproc
 1672              		@ args = 0, pretend = 0, frame = 0
 1673              		@ frame_needed = 1, uses_anonymous_args = 0
 1674 0000 80B5     		push	{r7, lr}
 1675              		.cfi_def_cfa_offset 8
 1676              		.cfi_offset 7, -8
 1677              		.cfi_offset 14, -4
 1678 0002 00AF     		add	r7, sp, #0
 1679              		.cfi_def_cfa_register 7
1377:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1378:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1680              		.loc 1 1378 0
 1681 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1379:.\Generated_Source\PSoC5/cyPm.c **** 
1380:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1381:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1682              		.loc 1 1381 0
 1683 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1382:.\Generated_Source\PSoC5/cyPm.c **** 
1383:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1384:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1684              		.loc 1 1384 0
 1685 000c 124B     		ldr	r3, .L100
 1686 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1687 0010 012B     		cmp	r3, #1
 1688 0012 01D1     		bne	.L97
1385:.\Generated_Source\PSoC5/cyPm.c ****     {
1386:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1387:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1689              		.loc 1 1387 0
 1690 0014 FFF7FEFF 		bl	CyILO_Start1K
 1691              	.L97:
1388:.\Generated_Source\PSoC5/cyPm.c ****     }
1389:.\Generated_Source\PSoC5/cyPm.c **** 
1390:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1391:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1692              		.loc 1 1391 0
 1693 0018 0F4B     		ldr	r3, .L100
 1694 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1695 001c 012B     		cmp	r3, #1
 1696 001e 01D1     		bne	.L98
1392:.\Generated_Source\PSoC5/cyPm.c ****     {
1393:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1394:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1697              		.loc 1 1394 0
 1698 0020 FFF7FEFF 		bl	CyILO_Start100K
 1699              	.L98:
1395:.\Generated_Source\PSoC5/cyPm.c ****     }
1396:.\Generated_Source\PSoC5/cyPm.c **** 
1397:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1398:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1700              		.loc 1 1398 0
 1701 0024 0C4B     		ldr	r3, .L100
 1702 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1703 0028 1846     		mov	r0, r3
 1704 002a FFF7FEFF 		bl	CyILO_SetPowerMode
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 56


1399:.\Generated_Source\PSoC5/cyPm.c **** 
1400:.\Generated_Source\PSoC5/cyPm.c **** 
1401:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1705              		.loc 1 1401 0
 1706 002e 0A4B     		ldr	r3, .L100
 1707 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1708 0032 002B     		cmp	r3, #0
 1709 0034 07D1     		bne	.L99
1402:.\Generated_Source\PSoC5/cyPm.c ****     {
1403:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1404:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1710              		.loc 1 1404 0
 1711 0036 094A     		ldr	r2, .L100+4
 1712 0038 084B     		ldr	r3, .L100+4
 1713 003a 1B78     		ldrb	r3, [r3]
 1714 003c DBB2     		uxtb	r3, r3
 1715 003e 23F01003 		bic	r3, r3, #16
 1716 0042 DBB2     		uxtb	r3, r3
 1717 0044 1370     		strb	r3, [r2]
 1718              	.L99:
1405:.\Generated_Source\PSoC5/cyPm.c ****     }
1406:.\Generated_Source\PSoC5/cyPm.c **** 
1407:.\Generated_Source\PSoC5/cyPm.c **** 
1408:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1409:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1410:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1411:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1719              		.loc 1 1411 0
 1720 0046 064B     		ldr	r3, .L100+8
 1721 0048 034A     		ldr	r2, .L100
 1722 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1723 004c 1A70     		strb	r2, [r3]
1412:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1724              		.loc 1 1412 0
 1725 004e 054B     		ldr	r3, .L100+12
 1726 0050 014A     		ldr	r2, .L100
 1727 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1728 0054 1A70     		strb	r2, [r3]
1413:.\Generated_Source\PSoC5/cyPm.c **** }
 1729              		.loc 1 1413 0
 1730 0056 80BD     		pop	{r7, pc}
 1731              	.L101:
 1732              		.align	2
 1733              	.L100:
 1734 0058 00000000 		.word	cyPmBackup
 1735 005c 83460040 		.word	1073759875
 1736 0060 85460040 		.word	1073759877
 1737 0064 86460040 		.word	1073759878
 1738              		.cfi_endproc
 1739              	.LFE7:
 1740              		.size	CyPmHibRestore, .-CyPmHibRestore
 1741              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1742              		.align	2
 1743              		.global	CyPmCtwSetInterval
 1744              		.thumb
 1745              		.thumb_func
 1746              		.type	CyPmCtwSetInterval, %function
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 57


 1747              	CyPmCtwSetInterval:
 1748              	.LFB8:
1414:.\Generated_Source\PSoC5/cyPm.c **** 
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1417:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1418:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1419:.\Generated_Source\PSoC5/cyPm.c **** *
1420:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1421:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1422:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1423:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1424:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1425:.\Generated_Source\PSoC5/cyPm.c **** *
1426:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1427:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1428:.\Generated_Source\PSoC5/cyPm.c **** *
1429:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1430:.\Generated_Source\PSoC5/cyPm.c **** *  None
1431:.\Generated_Source\PSoC5/cyPm.c **** *
1432:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1433:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1434:.\Generated_Source\PSoC5/cyPm.c **** *
1435:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1436:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1437:.\Generated_Source\PSoC5/cyPm.c **** {
 1749              		.loc 1 1437 0
 1750              		.cfi_startproc
 1751              		@ args = 0, pretend = 0, frame = 8
 1752              		@ frame_needed = 1, uses_anonymous_args = 0
 1753 0000 80B5     		push	{r7, lr}
 1754              		.cfi_def_cfa_offset 8
 1755              		.cfi_offset 7, -8
 1756              		.cfi_offset 14, -4
 1757 0002 82B0     		sub	sp, sp, #8
 1758              		.cfi_def_cfa_offset 16
 1759 0004 00AF     		add	r7, sp, #0
 1760              		.cfi_def_cfa_register 7
 1761 0006 0346     		mov	r3, r0
 1762 0008 FB71     		strb	r3, [r7, #7]
1438:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1439:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1763              		.loc 1 1439 0
 1764 000a 1F4A     		ldr	r2, .L107
 1765 000c 1E4B     		ldr	r3, .L107
 1766 000e 1B78     		ldrb	r3, [r3]
 1767 0010 DBB2     		uxtb	r3, r3
 1768 0012 23F00803 		bic	r3, r3, #8
 1769 0016 DBB2     		uxtb	r3, r3
 1770 0018 1370     		strb	r3, [r2]
1440:.\Generated_Source\PSoC5/cyPm.c **** 
1441:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1442:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1771              		.loc 1 1442 0
 1772 001a FFF7FEFF 		bl	CyILO_Start1K
1443:.\Generated_Source\PSoC5/cyPm.c **** 
1444:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 58


1445:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1773              		.loc 1 1445 0
 1774 001e 1A4B     		ldr	r3, .L107
 1775 0020 1B78     		ldrb	r3, [r3]
 1776 0022 DBB2     		uxtb	r3, r3
 1777 0024 03F00403 		and	r3, r3, #4
 1778 0028 002B     		cmp	r3, #0
 1779 002a 19D0     		beq	.L103
1446:.\Generated_Source\PSoC5/cyPm.c ****     {
1447:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1448:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1780              		.loc 1 1448 0
 1781 002c 174B     		ldr	r3, .L107+4
 1782 002e 1B78     		ldrb	r3, [r3]
 1783 0030 DBB2     		uxtb	r3, r3
 1784 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1785 0034 9A42     		cmp	r2, r3
 1786 0036 24D0     		beq	.L102
1449:.\Generated_Source\PSoC5/cyPm.c ****         {
1450:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1451:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1787              		.loc 1 1451 0
 1788 0038 134A     		ldr	r2, .L107
 1789 003a 134B     		ldr	r3, .L107
 1790 003c 1B78     		ldrb	r3, [r3]
 1791 003e DBB2     		uxtb	r3, r3
 1792 0040 23F00403 		bic	r3, r3, #4
 1793 0044 DBB2     		uxtb	r3, r3
 1794 0046 1370     		strb	r3, [r2]
1452:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1795              		.loc 1 1452 0
 1796 0048 104A     		ldr	r2, .L107+4
 1797 004a FB79     		ldrb	r3, [r7, #7]
 1798 004c 1370     		strb	r3, [r2]
1453:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1799              		.loc 1 1453 0
 1800 004e 0E4A     		ldr	r2, .L107
 1801 0050 0D4B     		ldr	r3, .L107
 1802 0052 1B78     		ldrb	r3, [r3]
 1803 0054 DBB2     		uxtb	r3, r3
 1804 0056 43F00403 		orr	r3, r3, #4
 1805 005a DBB2     		uxtb	r3, r3
 1806 005c 1370     		strb	r3, [r2]
 1807 005e 10E0     		b	.L102
 1808              	.L103:
1454:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1455:.\Generated_Source\PSoC5/cyPm.c ****     }
1456:.\Generated_Source\PSoC5/cyPm.c ****     else
1457:.\Generated_Source\PSoC5/cyPm.c ****     {
1458:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1459:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1809              		.loc 1 1459 0
 1810 0060 0A4B     		ldr	r3, .L107+4
 1811 0062 1B78     		ldrb	r3, [r3]
 1812 0064 DBB2     		uxtb	r3, r3
 1813 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1814 0068 9A42     		cmp	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 59


 1815 006a 02D0     		beq	.L106
1460:.\Generated_Source\PSoC5/cyPm.c ****         {
1461:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1462:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1816              		.loc 1 1462 0
 1817 006c 074A     		ldr	r2, .L107+4
 1818 006e FB79     		ldrb	r3, [r7, #7]
 1819 0070 1370     		strb	r3, [r2]
 1820              	.L106:
1463:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1464:.\Generated_Source\PSoC5/cyPm.c **** 
1465:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1466:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1821              		.loc 1 1466 0
 1822 0072 054A     		ldr	r2, .L107
 1823 0074 044B     		ldr	r3, .L107
 1824 0076 1B78     		ldrb	r3, [r3]
 1825 0078 DBB2     		uxtb	r3, r3
 1826 007a 43F00403 		orr	r3, r3, #4
 1827 007e DBB2     		uxtb	r3, r3
 1828 0080 1370     		strb	r3, [r2]
 1829              	.L102:
1467:.\Generated_Source\PSoC5/cyPm.c ****     }
1468:.\Generated_Source\PSoC5/cyPm.c **** }
 1830              		.loc 1 1468 0
 1831 0082 0837     		adds	r7, r7, #8
 1832              		.cfi_def_cfa_offset 8
 1833 0084 BD46     		mov	sp, r7
 1834              		.cfi_def_cfa_register 13
 1835              		@ sp needed
 1836 0086 80BD     		pop	{r7, pc}
 1837              	.L108:
 1838              		.align	2
 1839              	.L107:
 1840 0088 82430040 		.word	1073759106
 1841 008c 81430040 		.word	1073759105
 1842              		.cfi_endproc
 1843              	.LFE8:
 1844              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1845              		.section	.text.CyPmOppsSet,"ax",%progbits
 1846              		.align	2
 1847              		.global	CyPmOppsSet
 1848              		.thumb
 1849              		.thumb_func
 1850              		.type	CyPmOppsSet, %function
 1851              	CyPmOppsSet:
 1852              	.LFB9:
1469:.\Generated_Source\PSoC5/cyPm.c **** 
1470:.\Generated_Source\PSoC5/cyPm.c **** 
1471:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1472:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1473:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1474:.\Generated_Source\PSoC5/cyPm.c **** *
1475:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1476:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1477:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1478:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 60


1479:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1480:.\Generated_Source\PSoC5/cyPm.c **** *
1481:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1482:.\Generated_Source\PSoC5/cyPm.c **** *  None
1483:.\Generated_Source\PSoC5/cyPm.c **** *
1484:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1485:.\Generated_Source\PSoC5/cyPm.c **** *  None
1486:.\Generated_Source\PSoC5/cyPm.c **** *
1487:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1488:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1489:.\Generated_Source\PSoC5/cyPm.c **** {
 1853              		.loc 1 1489 0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 1, uses_anonymous_args = 0
 1857 0000 80B5     		push	{r7, lr}
 1858              		.cfi_def_cfa_offset 8
 1859              		.cfi_offset 7, -8
 1860              		.cfi_offset 14, -4
 1861 0002 00AF     		add	r7, sp, #0
 1862              		.cfi_def_cfa_register 7
1490:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1491:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1863              		.loc 1 1491 0
 1864 0004 0C4B     		ldr	r3, .L111
 1865 0006 1B78     		ldrb	r3, [r3]
 1866 0008 DBB2     		uxtb	r3, r3
 1867 000a 03F00103 		and	r3, r3, #1
 1868 000e 002B     		cmp	r3, #0
 1869 0010 01D1     		bne	.L110
1492:.\Generated_Source\PSoC5/cyPm.c ****     {
1493:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1494:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1870              		.loc 1 1494 0
 1871 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1872              	.L110:
1495:.\Generated_Source\PSoC5/cyPm.c ****     }
1496:.\Generated_Source\PSoC5/cyPm.c **** 
1497:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1873              		.loc 1 1498 0
 1874 0016 094A     		ldr	r2, .L111+4
 1875 0018 084B     		ldr	r3, .L111+4
 1876 001a 1B78     		ldrb	r3, [r3]
 1877 001c DBB2     		uxtb	r3, r3
 1878 001e 23F02003 		bic	r3, r3, #32
 1879 0022 DBB2     		uxtb	r3, r3
 1880 0024 1370     		strb	r3, [r2]
1499:.\Generated_Source\PSoC5/cyPm.c **** 
1500:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1501:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1881              		.loc 1 1501 0
 1882 0026 054A     		ldr	r2, .L111+4
 1883 0028 044B     		ldr	r3, .L111+4
 1884 002a 1B78     		ldrb	r3, [r3]
 1885 002c DBB2     		uxtb	r3, r3
 1886 002e 43F01003 		orr	r3, r3, #16
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 61


 1887 0032 DBB2     		uxtb	r3, r3
 1888 0034 1370     		strb	r3, [r2]
1502:.\Generated_Source\PSoC5/cyPm.c **** }
 1889              		.loc 1 1502 0
 1890 0036 80BD     		pop	{r7, pc}
 1891              	.L112:
 1892              		.align	2
 1893              	.L111:
 1894 0038 08430040 		.word	1073758984
 1895 003c 82430040 		.word	1073759106
 1896              		.cfi_endproc
 1897              	.LFE9:
 1898              		.size	CyPmOppsSet, .-CyPmOppsSet
 1899              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1900              		.align	2
 1901              		.global	CyPmFtwSetInterval
 1902              		.thumb
 1903              		.thumb_func
 1904              		.type	CyPmFtwSetInterval, %function
 1905              	CyPmFtwSetInterval:
 1906              	.LFB10:
1503:.\Generated_Source\PSoC5/cyPm.c **** 
1504:.\Generated_Source\PSoC5/cyPm.c **** 
1505:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1506:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1507:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1508:.\Generated_Source\PSoC5/cyPm.c **** *
1509:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1510:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1511:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1512:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1513:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1514:.\Generated_Source\PSoC5/cyPm.c **** *
1515:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1516:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  None
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1522:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1523:.\Generated_Source\PSoC5/cyPm.c **** *
1524:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1525:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1526:.\Generated_Source\PSoC5/cyPm.c **** {
 1907              		.loc 1 1526 0
 1908              		.cfi_startproc
 1909              		@ args = 0, pretend = 0, frame = 8
 1910              		@ frame_needed = 1, uses_anonymous_args = 0
 1911 0000 80B5     		push	{r7, lr}
 1912              		.cfi_def_cfa_offset 8
 1913              		.cfi_offset 7, -8
 1914              		.cfi_offset 14, -4
 1915 0002 82B0     		sub	sp, sp, #8
 1916              		.cfi_def_cfa_offset 16
 1917 0004 00AF     		add	r7, sp, #0
 1918              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 62


 1919 0006 0346     		mov	r3, r0
 1920 0008 FB71     		strb	r3, [r7, #7]
1527:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1528:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1921              		.loc 1 1528 0
 1922 000a 1F4A     		ldr	r2, .L118
 1923 000c 1E4B     		ldr	r3, .L118
 1924 000e 1B78     		ldrb	r3, [r3]
 1925 0010 DBB2     		uxtb	r3, r3
 1926 0012 23F00203 		bic	r3, r3, #2
 1927 0016 DBB2     		uxtb	r3, r3
 1928 0018 1370     		strb	r3, [r2]
1529:.\Generated_Source\PSoC5/cyPm.c **** 
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1531:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1929              		.loc 1 1531 0
 1930 001a FFF7FEFF 		bl	CyILO_Start100K
1532:.\Generated_Source\PSoC5/cyPm.c **** 
1533:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1534:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1931              		.loc 1 1534 0
 1932 001e 1A4B     		ldr	r3, .L118
 1933 0020 1B78     		ldrb	r3, [r3]
 1934 0022 DBB2     		uxtb	r3, r3
 1935 0024 03F00103 		and	r3, r3, #1
 1936 0028 002B     		cmp	r3, #0
 1937 002a 19D0     		beq	.L114
1535:.\Generated_Source\PSoC5/cyPm.c ****     {
1536:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1537:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1938              		.loc 1 1537 0
 1939 002c 174B     		ldr	r3, .L118+4
 1940 002e 1B78     		ldrb	r3, [r3]
 1941 0030 DBB2     		uxtb	r3, r3
 1942 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1943 0034 9A42     		cmp	r2, r3
 1944 0036 24D0     		beq	.L113
1538:.\Generated_Source\PSoC5/cyPm.c ****         {
1539:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1540:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1945              		.loc 1 1540 0
 1946 0038 134A     		ldr	r2, .L118
 1947 003a 134B     		ldr	r3, .L118
 1948 003c 1B78     		ldrb	r3, [r3]
 1949 003e DBB2     		uxtb	r3, r3
 1950 0040 23F00103 		bic	r3, r3, #1
 1951 0044 DBB2     		uxtb	r3, r3
 1952 0046 1370     		strb	r3, [r2]
1541:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1953              		.loc 1 1541 0
 1954 0048 104A     		ldr	r2, .L118+4
 1955 004a FB79     		ldrb	r3, [r7, #7]
 1956 004c 1370     		strb	r3, [r2]
1542:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1957              		.loc 1 1542 0
 1958 004e 0E4A     		ldr	r2, .L118
 1959 0050 0D4B     		ldr	r3, .L118
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 63


 1960 0052 1B78     		ldrb	r3, [r3]
 1961 0054 DBB2     		uxtb	r3, r3
 1962 0056 43F00103 		orr	r3, r3, #1
 1963 005a DBB2     		uxtb	r3, r3
 1964 005c 1370     		strb	r3, [r2]
 1965 005e 10E0     		b	.L113
 1966              	.L114:
1543:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1544:.\Generated_Source\PSoC5/cyPm.c ****     }
1545:.\Generated_Source\PSoC5/cyPm.c ****     else
1546:.\Generated_Source\PSoC5/cyPm.c ****     {
1547:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1548:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1967              		.loc 1 1548 0
 1968 0060 0A4B     		ldr	r3, .L118+4
 1969 0062 1B78     		ldrb	r3, [r3]
 1970 0064 DBB2     		uxtb	r3, r3
 1971 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1972 0068 9A42     		cmp	r2, r3
 1973 006a 02D0     		beq	.L117
1549:.\Generated_Source\PSoC5/cyPm.c ****         {
1550:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1551:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1974              		.loc 1 1551 0
 1975 006c 074A     		ldr	r2, .L118+4
 1976 006e FB79     		ldrb	r3, [r7, #7]
 1977 0070 1370     		strb	r3, [r2]
 1978              	.L117:
1552:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1553:.\Generated_Source\PSoC5/cyPm.c **** 
1554:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1555:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1979              		.loc 1 1555 0
 1980 0072 054A     		ldr	r2, .L118
 1981 0074 044B     		ldr	r3, .L118
 1982 0076 1B78     		ldrb	r3, [r3]
 1983 0078 DBB2     		uxtb	r3, r3
 1984 007a 43F00103 		orr	r3, r3, #1
 1985 007e DBB2     		uxtb	r3, r3
 1986 0080 1370     		strb	r3, [r2]
 1987              	.L113:
1556:.\Generated_Source\PSoC5/cyPm.c ****     }
1557:.\Generated_Source\PSoC5/cyPm.c **** }
 1988              		.loc 1 1557 0
 1989 0082 0837     		adds	r7, r7, #8
 1990              		.cfi_def_cfa_offset 8
 1991 0084 BD46     		mov	sp, r7
 1992              		.cfi_def_cfa_register 13
 1993              		@ sp needed
 1994 0086 80BD     		pop	{r7, pc}
 1995              	.L119:
 1996              		.align	2
 1997              	.L118:
 1998 0088 82430040 		.word	1073759106
 1999 008c 80430040 		.word	1073759104
 2000              		.cfi_endproc
 2001              	.LFE10:
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 64


 2002              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2003              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2004              		.align	2
 2005              		.thumb
 2006              		.thumb_func
 2007              		.type	CyPmHibSlpSaveSet, %function
 2008              	CyPmHibSlpSaveSet:
 2009              	.LFB11:
1558:.\Generated_Source\PSoC5/cyPm.c **** 
1559:.\Generated_Source\PSoC5/cyPm.c **** 
1560:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1561:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1562:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1563:.\Generated_Source\PSoC5/cyPm.c **** *
1564:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1565:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low power
1566:.\Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1567:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1568:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1569:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1570:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1571:.\Generated_Source\PSoC5/cyPm.c **** *
1572:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1573:.\Generated_Source\PSoC5/cyPm.c **** *  None
1574:.\Generated_Source\PSoC5/cyPm.c **** *
1575:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1576:.\Generated_Source\PSoC5/cyPm.c **** *  None
1577:.\Generated_Source\PSoC5/cyPm.c **** *
1578:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1579:.\Generated_Source\PSoC5/cyPm.c **** *  No
1580:.\Generated_Source\PSoC5/cyPm.c **** *
1581:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1582:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1583:.\Generated_Source\PSoC5/cyPm.c **** {
 2010              		.loc 1 1583 0
 2011              		.cfi_startproc
 2012              		@ args = 0, pretend = 0, frame = 0
 2013              		@ frame_needed = 1, uses_anonymous_args = 0
 2014              		@ link register save eliminated.
 2015 0000 80B4     		push	{r7}
 2016              		.cfi_def_cfa_offset 4
 2017              		.cfi_offset 7, -4
 2018 0002 00AF     		add	r7, sp, #0
 2019              		.cfi_def_cfa_register 7
1584:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1585:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2020              		.loc 1 1585 0
 2021 0004 804B     		ldr	r3, .L123
 2022 0006 1B78     		ldrb	r3, [r3]
 2023 0008 DAB2     		uxtb	r2, r3
 2024 000a 804B     		ldr	r3, .L123+4
 2025 000c 5A72     		strb	r2, [r3, #9]
1586:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2026              		.loc 1 1586 0
 2027 000e 804B     		ldr	r3, .L123+8
 2028 0010 1B78     		ldrb	r3, [r3]
 2029 0012 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 65


 2030 0014 7D4B     		ldr	r3, .L123+4
 2031 0016 9A72     		strb	r2, [r3, #10]
1587:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2032              		.loc 1 1587 0
 2033 0018 7E4B     		ldr	r3, .L123+12
 2034 001a 1B78     		ldrb	r3, [r3]
 2035 001c DAB2     		uxtb	r2, r3
 2036 001e 7B4B     		ldr	r3, .L123+4
 2037 0020 DA72     		strb	r2, [r3, #11]
1588:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2038              		.loc 1 1588 0
 2039 0022 7D4B     		ldr	r3, .L123+16
 2040 0024 1B78     		ldrb	r3, [r3]
 2041 0026 DAB2     		uxtb	r2, r3
 2042 0028 784B     		ldr	r3, .L123+4
 2043 002a 1A73     		strb	r2, [r3, #12]
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2044              		.loc 1 1589 0
 2045 002c 7B4B     		ldr	r3, .L123+20
 2046 002e 1B78     		ldrb	r3, [r3]
 2047 0030 DAB2     		uxtb	r2, r3
 2048 0032 764B     		ldr	r3, .L123+4
 2049 0034 5A73     		strb	r2, [r3, #13]
1590:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2050              		.loc 1 1590 0
 2051 0036 7A4B     		ldr	r3, .L123+24
 2052 0038 1B78     		ldrb	r3, [r3]
 2053 003a DAB2     		uxtb	r2, r3
 2054 003c 734B     		ldr	r3, .L123+4
 2055 003e 9A73     		strb	r2, [r3, #14]
1591:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2056              		.loc 1 1591 0
 2057 0040 784B     		ldr	r3, .L123+28
 2058 0042 1B78     		ldrb	r3, [r3]
 2059 0044 DAB2     		uxtb	r2, r3
 2060 0046 714B     		ldr	r3, .L123+4
 2061 0048 DA73     		strb	r2, [r3, #15]
1592:.\Generated_Source\PSoC5/cyPm.c **** 
1593:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2062              		.loc 1 1593 0
 2063 004a 774B     		ldr	r3, .L123+32
 2064 004c 1B78     		ldrb	r3, [r3]
 2065 004e DAB2     		uxtb	r2, r3
 2066 0050 6E4B     		ldr	r3, .L123+4
 2067 0052 1A74     		strb	r2, [r3, #16]
1594:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2068              		.loc 1 1594 0
 2069 0054 754B     		ldr	r3, .L123+36
 2070 0056 1B78     		ldrb	r3, [r3]
 2071 0058 DAB2     		uxtb	r2, r3
 2072 005a 6C4B     		ldr	r3, .L123+4
 2073 005c 5A74     		strb	r2, [r3, #17]
1595:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2074              		.loc 1 1595 0
 2075 005e 744B     		ldr	r3, .L123+40
 2076 0060 1B78     		ldrb	r3, [r3]
 2077 0062 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 66


 2078 0064 694B     		ldr	r3, .L123+4
 2079 0066 9A74     		strb	r2, [r3, #18]
1596:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2080              		.loc 1 1596 0
 2081 0068 724B     		ldr	r3, .L123+44
 2082 006a 1B78     		ldrb	r3, [r3]
 2083 006c DAB2     		uxtb	r2, r3
 2084 006e 674B     		ldr	r3, .L123+4
 2085 0070 DA74     		strb	r2, [r3, #19]
1597:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2086              		.loc 1 1597 0
 2087 0072 714B     		ldr	r3, .L123+48
 2088 0074 1B78     		ldrb	r3, [r3]
 2089 0076 DAB2     		uxtb	r2, r3
 2090 0078 644B     		ldr	r3, .L123+4
 2091 007a 1A75     		strb	r2, [r3, #20]
1598:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2092              		.loc 1 1598 0
 2093 007c 6F4B     		ldr	r3, .L123+52
 2094 007e 1B78     		ldrb	r3, [r3]
 2095 0080 DAB2     		uxtb	r2, r3
 2096 0082 624B     		ldr	r3, .L123+4
 2097 0084 5A75     		strb	r2, [r3, #21]
1599:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2098              		.loc 1 1599 0
 2099 0086 6E4B     		ldr	r3, .L123+56
 2100 0088 1B78     		ldrb	r3, [r3]
 2101 008a DAB2     		uxtb	r2, r3
 2102 008c 5F4B     		ldr	r3, .L123+4
 2103 008e 9A75     		strb	r2, [r3, #22]
1600:.\Generated_Source\PSoC5/cyPm.c **** 
1601:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2104              		.loc 1 1601 0
 2105 0090 6C4B     		ldr	r3, .L123+60
 2106 0092 1B78     		ldrb	r3, [r3]
 2107 0094 DAB2     		uxtb	r2, r3
 2108 0096 5D4B     		ldr	r3, .L123+4
 2109 0098 DA75     		strb	r2, [r3, #23]
1602:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2110              		.loc 1 1602 0
 2111 009a 6B4B     		ldr	r3, .L123+64
 2112 009c 1B78     		ldrb	r3, [r3]
 2113 009e DAB2     		uxtb	r2, r3
 2114 00a0 5A4B     		ldr	r3, .L123+4
 2115 00a2 1A76     		strb	r2, [r3, #24]
1603:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2116              		.loc 1 1603 0
 2117 00a4 694B     		ldr	r3, .L123+68
 2118 00a6 1B78     		ldrb	r3, [r3]
 2119 00a8 DAB2     		uxtb	r2, r3
 2120 00aa 584B     		ldr	r3, .L123+4
 2121 00ac 5A76     		strb	r2, [r3, #25]
1604:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2122              		.loc 1 1604 0
 2123 00ae 684B     		ldr	r3, .L123+72
 2124 00b0 1B78     		ldrb	r3, [r3]
 2125 00b2 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 67


 2126 00b4 554B     		ldr	r3, .L123+4
 2127 00b6 9A76     		strb	r2, [r3, #26]
1605:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2128              		.loc 1 1605 0
 2129 00b8 664B     		ldr	r3, .L123+76
 2130 00ba 1B78     		ldrb	r3, [r3]
 2131 00bc DAB2     		uxtb	r2, r3
 2132 00be 534B     		ldr	r3, .L123+4
 2133 00c0 DA76     		strb	r2, [r3, #27]
1606:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2134              		.loc 1 1606 0
 2135 00c2 654B     		ldr	r3, .L123+80
 2136 00c4 1B78     		ldrb	r3, [r3]
 2137 00c6 DAB2     		uxtb	r2, r3
 2138 00c8 504B     		ldr	r3, .L123+4
 2139 00ca 1A77     		strb	r2, [r3, #28]
1607:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2140              		.loc 1 1607 0
 2141 00cc 634B     		ldr	r3, .L123+84
 2142 00ce 1B78     		ldrb	r3, [r3]
 2143 00d0 DAB2     		uxtb	r2, r3
 2144 00d2 4E4B     		ldr	r3, .L123+4
 2145 00d4 5A77     		strb	r2, [r3, #29]
1608:.\Generated_Source\PSoC5/cyPm.c **** 
1609:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2146              		.loc 1 1609 0
 2147 00d6 624B     		ldr	r3, .L123+88
 2148 00d8 1B78     		ldrb	r3, [r3]
 2149 00da DAB2     		uxtb	r2, r3
 2150 00dc 4B4B     		ldr	r3, .L123+4
 2151 00de 9A77     		strb	r2, [r3, #30]
1610:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2152              		.loc 1 1610 0
 2153 00e0 604B     		ldr	r3, .L123+92
 2154 00e2 1B78     		ldrb	r3, [r3]
 2155 00e4 DAB2     		uxtb	r2, r3
 2156 00e6 494B     		ldr	r3, .L123+4
 2157 00e8 DA77     		strb	r2, [r3, #31]
1611:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2158              		.loc 1 1611 0
 2159 00ea 5F4B     		ldr	r3, .L123+96
 2160 00ec 1B78     		ldrb	r3, [r3]
 2161 00ee DAB2     		uxtb	r2, r3
 2162 00f0 464B     		ldr	r3, .L123+4
 2163 00f2 83F82020 		strb	r2, [r3, #32]
1612:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2164              		.loc 1 1612 0
 2165 00f6 5D4B     		ldr	r3, .L123+100
 2166 00f8 1B78     		ldrb	r3, [r3]
 2167 00fa DAB2     		uxtb	r2, r3
 2168 00fc 434B     		ldr	r3, .L123+4
 2169 00fe 83F82120 		strb	r2, [r3, #33]
1613:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2170              		.loc 1 1613 0
 2171 0102 5B4B     		ldr	r3, .L123+104
 2172 0104 1B78     		ldrb	r3, [r3]
 2173 0106 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 68


 2174 0108 404B     		ldr	r3, .L123+4
 2175 010a 83F82220 		strb	r2, [r3, #34]
1614:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2176              		.loc 1 1614 0
 2177 010e 594B     		ldr	r3, .L123+108
 2178 0110 1B78     		ldrb	r3, [r3]
 2179 0112 DAB2     		uxtb	r2, r3
 2180 0114 3D4B     		ldr	r3, .L123+4
 2181 0116 83F82320 		strb	r2, [r3, #35]
1615:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2182              		.loc 1 1615 0
 2183 011a 574B     		ldr	r3, .L123+112
 2184 011c 1B78     		ldrb	r3, [r3]
 2185 011e DAB2     		uxtb	r2, r3
 2186 0120 3A4B     		ldr	r3, .L123+4
 2187 0122 83F82420 		strb	r2, [r3, #36]
1616:.\Generated_Source\PSoC5/cyPm.c **** 
1617:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2188              		.loc 1 1617 0
 2189 0126 384B     		ldr	r3, .L123
 2190 0128 0022     		movs	r2, #0
 2191 012a 1A70     		strb	r2, [r3]
1618:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2192              		.loc 1 1618 0
 2193 012c 384B     		ldr	r3, .L123+8
 2194 012e 0022     		movs	r2, #0
 2195 0130 1A70     		strb	r2, [r3]
1619:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2196              		.loc 1 1619 0
 2197 0132 384B     		ldr	r3, .L123+12
 2198 0134 0022     		movs	r2, #0
 2199 0136 1A70     		strb	r2, [r3]
1620:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2200              		.loc 1 1620 0
 2201 0138 374B     		ldr	r3, .L123+16
 2202 013a 0022     		movs	r2, #0
 2203 013c 1A70     		strb	r2, [r3]
1621:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2204              		.loc 1 1621 0
 2205 013e 374B     		ldr	r3, .L123+20
 2206 0140 0022     		movs	r2, #0
 2207 0142 1A70     		strb	r2, [r3]
1622:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2208              		.loc 1 1622 0
 2209 0144 364B     		ldr	r3, .L123+24
 2210 0146 0022     		movs	r2, #0
 2211 0148 1A70     		strb	r2, [r3]
1623:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2212              		.loc 1 1623 0
 2213 014a 364B     		ldr	r3, .L123+28
 2214 014c 0022     		movs	r2, #0
 2215 014e 1A70     		strb	r2, [r3]
1624:.\Generated_Source\PSoC5/cyPm.c **** 
1625:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2216              		.loc 1 1625 0
 2217 0150 354B     		ldr	r3, .L123+32
 2218 0152 0022     		movs	r2, #0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 69


 2219 0154 1A70     		strb	r2, [r3]
1626:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2220              		.loc 1 1626 0
 2221 0156 354B     		ldr	r3, .L123+36
 2222 0158 0022     		movs	r2, #0
 2223 015a 1A70     		strb	r2, [r3]
1627:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2224              		.loc 1 1627 0
 2225 015c 344B     		ldr	r3, .L123+40
 2226 015e 0022     		movs	r2, #0
 2227 0160 1A70     		strb	r2, [r3]
1628:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2228              		.loc 1 1628 0
 2229 0162 344B     		ldr	r3, .L123+44
 2230 0164 0022     		movs	r2, #0
 2231 0166 1A70     		strb	r2, [r3]
1629:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2232              		.loc 1 1629 0
 2233 0168 334B     		ldr	r3, .L123+48
 2234 016a 0022     		movs	r2, #0
 2235 016c 1A70     		strb	r2, [r3]
1630:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2236              		.loc 1 1630 0
 2237 016e 334B     		ldr	r3, .L123+52
 2238 0170 0022     		movs	r2, #0
 2239 0172 1A70     		strb	r2, [r3]
1631:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2240              		.loc 1 1631 0
 2241 0174 324B     		ldr	r3, .L123+56
 2242 0176 0022     		movs	r2, #0
 2243 0178 1A70     		strb	r2, [r3]
1632:.\Generated_Source\PSoC5/cyPm.c **** 
1633:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2244              		.loc 1 1633 0
 2245 017a 324B     		ldr	r3, .L123+60
 2246 017c 0022     		movs	r2, #0
 2247 017e 1A70     		strb	r2, [r3]
1634:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2248              		.loc 1 1634 0
 2249 0180 314B     		ldr	r3, .L123+64
 2250 0182 0022     		movs	r2, #0
 2251 0184 1A70     		strb	r2, [r3]
1635:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2252              		.loc 1 1635 0
 2253 0186 314B     		ldr	r3, .L123+68
 2254 0188 0022     		movs	r2, #0
 2255 018a 1A70     		strb	r2, [r3]
1636:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2256              		.loc 1 1636 0
 2257 018c 304B     		ldr	r3, .L123+72
 2258 018e 0022     		movs	r2, #0
 2259 0190 1A70     		strb	r2, [r3]
1637:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2260              		.loc 1 1637 0
 2261 0192 304B     		ldr	r3, .L123+76
 2262 0194 0022     		movs	r2, #0
 2263 0196 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 70


1638:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2264              		.loc 1 1638 0
 2265 0198 2F4B     		ldr	r3, .L123+80
 2266 019a 0022     		movs	r2, #0
 2267 019c 1A70     		strb	r2, [r3]
1639:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2268              		.loc 1 1639 0
 2269 019e 2F4B     		ldr	r3, .L123+84
 2270 01a0 0022     		movs	r2, #0
 2271 01a2 1A70     		strb	r2, [r3]
1640:.\Generated_Source\PSoC5/cyPm.c **** 
1641:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2272              		.loc 1 1641 0
 2273 01a4 2E4B     		ldr	r3, .L123+88
 2274 01a6 0022     		movs	r2, #0
 2275 01a8 1A70     		strb	r2, [r3]
1642:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2276              		.loc 1 1642 0
 2277 01aa 2E4B     		ldr	r3, .L123+92
 2278 01ac 0022     		movs	r2, #0
 2279 01ae 1A70     		strb	r2, [r3]
1643:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2280              		.loc 1 1643 0
 2281 01b0 2D4B     		ldr	r3, .L123+96
 2282 01b2 0022     		movs	r2, #0
 2283 01b4 1A70     		strb	r2, [r3]
1644:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2284              		.loc 1 1644 0
 2285 01b6 2D4B     		ldr	r3, .L123+100
 2286 01b8 0022     		movs	r2, #0
 2287 01ba 1A70     		strb	r2, [r3]
1645:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2288              		.loc 1 1645 0
 2289 01bc 2C4B     		ldr	r3, .L123+104
 2290 01be 0022     		movs	r2, #0
 2291 01c0 1A70     		strb	r2, [r3]
1646:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2292              		.loc 1 1646 0
 2293 01c2 2C4B     		ldr	r3, .L123+108
 2294 01c4 0022     		movs	r2, #0
 2295 01c6 1A70     		strb	r2, [r3]
1647:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2296              		.loc 1 1647 0
 2297 01c8 2B4B     		ldr	r3, .L123+112
 2298 01ca 0022     		movs	r2, #0
 2299 01cc 1A70     		strb	r2, [r3]
1648:.\Generated_Source\PSoC5/cyPm.c **** 
1649:.\Generated_Source\PSoC5/cyPm.c **** 
1650:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1651:.\Generated_Source\PSoC5/cyPm.c **** 
1652:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1653:.\Generated_Source\PSoC5/cyPm.c **** 
1654:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1655:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1656:.\Generated_Source\PSoC5/cyPm.c ****         {
1657:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1658:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 71


1659:.\Generated_Source\PSoC5/cyPm.c **** 
1660:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1661:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1662:.\Generated_Source\PSoC5/cyPm.c **** 
1663:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1664:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1665:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1666:.\Generated_Source\PSoC5/cyPm.c **** 
1667:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1668:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1669:.\Generated_Source\PSoC5/cyPm.c ****         }
1670:.\Generated_Source\PSoC5/cyPm.c ****         else
1671:.\Generated_Source\PSoC5/cyPm.c ****         {
1672:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1673:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1674:.\Generated_Source\PSoC5/cyPm.c ****         }
1675:.\Generated_Source\PSoC5/cyPm.c **** 
1676:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1677:.\Generated_Source\PSoC5/cyPm.c **** 
1678:.\Generated_Source\PSoC5/cyPm.c **** 
1679:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1680:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1681:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1682:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1683:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2300              		.loc 1 1683 0
 2301 01ce 2B4B     		ldr	r3, .L123+116
 2302 01d0 1B78     		ldrb	r3, [r3]
 2303 01d2 DBB2     		uxtb	r3, r3
 2304 01d4 03F00803 		and	r3, r3, #8
 2305 01d8 002B     		cmp	r3, #0
 2306 01da 0CD0     		beq	.L121
1684:.\Generated_Source\PSoC5/cyPm.c ****     {
1685:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2307              		.loc 1 1685 0
 2308 01dc 0B4B     		ldr	r3, .L123+4
 2309 01de 0122     		movs	r2, #1
 2310 01e0 83F82E20 		strb	r2, [r3, #46]
1686:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2311              		.loc 1 1686 0
 2312 01e4 254A     		ldr	r2, .L123+116
 2313 01e6 254B     		ldr	r3, .L123+116
 2314 01e8 1B78     		ldrb	r3, [r3]
 2315 01ea DBB2     		uxtb	r3, r3
 2316 01ec 23F00803 		bic	r3, r3, #8
 2317 01f0 DBB2     		uxtb	r3, r3
 2318 01f2 1370     		strb	r3, [r2]
 2319 01f4 03E0     		b	.L120
 2320              	.L121:
1687:.\Generated_Source\PSoC5/cyPm.c ****     }
1688:.\Generated_Source\PSoC5/cyPm.c ****     else
1689:.\Generated_Source\PSoC5/cyPm.c ****     {
1690:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2321              		.loc 1 1690 0
 2322 01f6 054B     		ldr	r3, .L123+4
 2323 01f8 0022     		movs	r2, #0
 2324 01fa 83F82E20 		strb	r2, [r3, #46]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 72


 2325              	.L120:
1691:.\Generated_Source\PSoC5/cyPm.c ****     }
1692:.\Generated_Source\PSoC5/cyPm.c **** }
 2326              		.loc 1 1692 0
 2327 01fe BD46     		mov	sp, r7
 2328              		.cfi_def_cfa_register 13
 2329              		@ sp needed
 2330 0200 5DF8047B 		ldr	r7, [sp], #4
 2331              		.cfi_restore 7
 2332              		.cfi_def_cfa_offset 0
 2333 0204 7047     		bx	lr
 2334              	.L124:
 2335 0206 00BF     		.align	2
 2336              	.L123:
 2337 0208 005A0040 		.word	1073764864
 2338 020c 00000000 		.word	cyPmBackup
 2339 0210 025A0040 		.word	1073764866
 2340 0214 035A0040 		.word	1073764867
 2341 0218 045A0040 		.word	1073764868
 2342 021c 065A0040 		.word	1073764870
 2343 0220 085A0040 		.word	1073764872
 2344 0224 0A5A0040 		.word	1073764874
 2345 0228 105A0040 		.word	1073764880
 2346 022c 125A0040 		.word	1073764882
 2347 0230 135A0040 		.word	1073764883
 2348 0234 145A0040 		.word	1073764884
 2349 0238 165A0040 		.word	1073764886
 2350 023c 185A0040 		.word	1073764888
 2351 0240 1A5A0040 		.word	1073764890
 2352 0244 205A0040 		.word	1073764896
 2353 0248 225A0040 		.word	1073764898
 2354 024c 235A0040 		.word	1073764899
 2355 0250 245A0040 		.word	1073764900
 2356 0254 265A0040 		.word	1073764902
 2357 0258 285A0040 		.word	1073764904
 2358 025c 2A5A0040 		.word	1073764906
 2359 0260 305A0040 		.word	1073764912
 2360 0264 325A0040 		.word	1073764914
 2361 0268 335A0040 		.word	1073764915
 2362 026c 345A0040 		.word	1073764916
 2363 0270 365A0040 		.word	1073764918
 2364 0274 385A0040 		.word	1073764920
 2365 0278 3A5A0040 		.word	1073764922
 2366 027c 22430040 		.word	1073759010
 2367              		.cfi_endproc
 2368              	.LFE11:
 2369              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2370              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2371              		.align	2
 2372              		.thumb
 2373              		.thumb_func
 2374              		.type	CyPmHibSlpRestore, %function
 2375              	CyPmHibSlpRestore:
 2376              	.LFB12:
1693:.\Generated_Source\PSoC5/cyPm.c **** 
1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 73


1696:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1697:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1698:.\Generated_Source\PSoC5/cyPm.c **** *
1699:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1700:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from the Sleep
1701:.\Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1702:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1703:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1704:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1705:.\Generated_Source\PSoC5/cyPm.c **** *
1706:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1707:.\Generated_Source\PSoC5/cyPm.c **** *  None
1708:.\Generated_Source\PSoC5/cyPm.c **** *
1709:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1710:.\Generated_Source\PSoC5/cyPm.c **** *  None
1711:.\Generated_Source\PSoC5/cyPm.c **** *
1712:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1713:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1714:.\Generated_Source\PSoC5/cyPm.c **** {
 2377              		.loc 1 1714 0
 2378              		.cfi_startproc
 2379              		@ args = 0, pretend = 0, frame = 0
 2380              		@ frame_needed = 1, uses_anonymous_args = 0
 2381              		@ link register save eliminated.
 2382 0000 80B4     		push	{r7}
 2383              		.cfi_def_cfa_offset 4
 2384              		.cfi_offset 7, -4
 2385 0002 00AF     		add	r7, sp, #0
 2386              		.cfi_def_cfa_register 7
1715:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2387              		.loc 1 1716 0
 2388 0004 424B     		ldr	r3, .L127
 2389 0006 434A     		ldr	r2, .L127+4
 2390 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2391 000a 1A70     		strb	r2, [r3]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2392              		.loc 1 1717 0
 2393 000c 424B     		ldr	r3, .L127+8
 2394 000e 414A     		ldr	r2, .L127+4
 2395 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2396 0012 1A70     		strb	r2, [r3]
1718:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2397              		.loc 1 1718 0
 2398 0014 414B     		ldr	r3, .L127+12
 2399 0016 3F4A     		ldr	r2, .L127+4
 2400 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2401 001a 1A70     		strb	r2, [r3]
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2402              		.loc 1 1719 0
 2403 001c 404B     		ldr	r3, .L127+16
 2404 001e 3D4A     		ldr	r2, .L127+4
 2405 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2406 0022 1A70     		strb	r2, [r3]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2407              		.loc 1 1720 0
 2408 0024 3F4B     		ldr	r3, .L127+20
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 74


 2409 0026 3B4A     		ldr	r2, .L127+4
 2410 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2411 002a 1A70     		strb	r2, [r3]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2412              		.loc 1 1721 0
 2413 002c 3E4B     		ldr	r3, .L127+24
 2414 002e 394A     		ldr	r2, .L127+4
 2415 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2416 0032 1A70     		strb	r2, [r3]
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2417              		.loc 1 1722 0
 2418 0034 3D4B     		ldr	r3, .L127+28
 2419 0036 374A     		ldr	r2, .L127+4
 2420 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2421 003a 1A70     		strb	r2, [r3]
1723:.\Generated_Source\PSoC5/cyPm.c **** 
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2422              		.loc 1 1724 0
 2423 003c 3C4B     		ldr	r3, .L127+32
 2424 003e 354A     		ldr	r2, .L127+4
 2425 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2426 0042 1A70     		strb	r2, [r3]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2427              		.loc 1 1725 0
 2428 0044 3B4B     		ldr	r3, .L127+36
 2429 0046 334A     		ldr	r2, .L127+4
 2430 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2431 004a 1A70     		strb	r2, [r3]
1726:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2432              		.loc 1 1726 0
 2433 004c 3A4B     		ldr	r3, .L127+40
 2434 004e 314A     		ldr	r2, .L127+4
 2435 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2436 0052 1A70     		strb	r2, [r3]
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2437              		.loc 1 1727 0
 2438 0054 394B     		ldr	r3, .L127+44
 2439 0056 2F4A     		ldr	r2, .L127+4
 2440 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2441 005a 1A70     		strb	r2, [r3]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2442              		.loc 1 1728 0
 2443 005c 384B     		ldr	r3, .L127+48
 2444 005e 2D4A     		ldr	r2, .L127+4
 2445 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2446 0062 1A70     		strb	r2, [r3]
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2447              		.loc 1 1729 0
 2448 0064 374B     		ldr	r3, .L127+52
 2449 0066 2B4A     		ldr	r2, .L127+4
 2450 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2451 006a 1A70     		strb	r2, [r3]
1730:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2452              		.loc 1 1730 0
 2453 006c 364B     		ldr	r3, .L127+56
 2454 006e 294A     		ldr	r2, .L127+4
 2455 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 75


 2456 0072 1A70     		strb	r2, [r3]
1731:.\Generated_Source\PSoC5/cyPm.c **** 
1732:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2457              		.loc 1 1732 0
 2458 0074 354B     		ldr	r3, .L127+60
 2459 0076 274A     		ldr	r2, .L127+4
 2460 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2461 007a 1A70     		strb	r2, [r3]
1733:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2462              		.loc 1 1733 0
 2463 007c 344B     		ldr	r3, .L127+64
 2464 007e 254A     		ldr	r2, .L127+4
 2465 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2466 0082 1A70     		strb	r2, [r3]
1734:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2467              		.loc 1 1734 0
 2468 0084 334B     		ldr	r3, .L127+68
 2469 0086 234A     		ldr	r2, .L127+4
 2470 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2471 008a 1A70     		strb	r2, [r3]
1735:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2472              		.loc 1 1735 0
 2473 008c 324B     		ldr	r3, .L127+72
 2474 008e 214A     		ldr	r2, .L127+4
 2475 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2476 0092 1A70     		strb	r2, [r3]
1736:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2477              		.loc 1 1736 0
 2478 0094 314B     		ldr	r3, .L127+76
 2479 0096 1F4A     		ldr	r2, .L127+4
 2480 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2481 009a 1A70     		strb	r2, [r3]
1737:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2482              		.loc 1 1737 0
 2483 009c 304B     		ldr	r3, .L127+80
 2484 009e 1D4A     		ldr	r2, .L127+4
 2485 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2486 00a2 1A70     		strb	r2, [r3]
1738:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2487              		.loc 1 1738 0
 2488 00a4 2F4B     		ldr	r3, .L127+84
 2489 00a6 1B4A     		ldr	r2, .L127+4
 2490 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2491 00aa 1A70     		strb	r2, [r3]
1739:.\Generated_Source\PSoC5/cyPm.c **** 
1740:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2492              		.loc 1 1740 0
 2493 00ac 2E4B     		ldr	r3, .L127+88
 2494 00ae 194A     		ldr	r2, .L127+4
 2495 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2496 00b2 1A70     		strb	r2, [r3]
1741:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2497              		.loc 1 1741 0
 2498 00b4 2D4B     		ldr	r3, .L127+92
 2499 00b6 174A     		ldr	r2, .L127+4
 2500 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2501 00ba 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 76


1742:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2502              		.loc 1 1742 0
 2503 00bc 2C4B     		ldr	r3, .L127+96
 2504 00be 154A     		ldr	r2, .L127+4
 2505 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2506 00c4 1A70     		strb	r2, [r3]
1743:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2507              		.loc 1 1743 0
 2508 00c6 2B4B     		ldr	r3, .L127+100
 2509 00c8 124A     		ldr	r2, .L127+4
 2510 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2511 00ce 1A70     		strb	r2, [r3]
1744:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2512              		.loc 1 1744 0
 2513 00d0 294B     		ldr	r3, .L127+104
 2514 00d2 104A     		ldr	r2, .L127+4
 2515 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2516 00d8 1A70     		strb	r2, [r3]
1745:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2517              		.loc 1 1745 0
 2518 00da 284B     		ldr	r3, .L127+108
 2519 00dc 0D4A     		ldr	r2, .L127+4
 2520 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2521 00e2 1A70     		strb	r2, [r3]
1746:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2522              		.loc 1 1746 0
 2523 00e4 264B     		ldr	r3, .L127+112
 2524 00e6 0B4A     		ldr	r2, .L127+4
 2525 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2526 00ec 1A70     		strb	r2, [r3]
1747:.\Generated_Source\PSoC5/cyPm.c **** 
1748:.\Generated_Source\PSoC5/cyPm.c **** 
1749:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1750:.\Generated_Source\PSoC5/cyPm.c **** 
1751:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1752:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1753:.\Generated_Source\PSoC5/cyPm.c ****         {
1754:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1755:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1756:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1757:.\Generated_Source\PSoC5/cyPm.c **** 
1758:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1759:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1760:.\Generated_Source\PSoC5/cyPm.c ****         }
1761:.\Generated_Source\PSoC5/cyPm.c **** 
1762:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1763:.\Generated_Source\PSoC5/cyPm.c **** 
1764:.\Generated_Source\PSoC5/cyPm.c **** 
1765:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1766:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2527              		.loc 1 1766 0
 2528 00ee 094B     		ldr	r3, .L127+4
 2529 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2530 00f4 012B     		cmp	r3, #1
 2531 00f6 07D1     		bne	.L125
1767:.\Generated_Source\PSoC5/cyPm.c ****     {
1768:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 77


 2532              		.loc 1 1768 0
 2533 00f8 224A     		ldr	r2, .L127+116
 2534 00fa 224B     		ldr	r3, .L127+116
 2535 00fc 1B78     		ldrb	r3, [r3]
 2536 00fe DBB2     		uxtb	r3, r3
 2537 0100 43F00803 		orr	r3, r3, #8
 2538 0104 DBB2     		uxtb	r3, r3
 2539 0106 1370     		strb	r3, [r2]
 2540              	.L125:
1769:.\Generated_Source\PSoC5/cyPm.c ****     }
1770:.\Generated_Source\PSoC5/cyPm.c **** }
 2541              		.loc 1 1770 0
 2542 0108 BD46     		mov	sp, r7
 2543              		.cfi_def_cfa_register 13
 2544              		@ sp needed
 2545 010a 5DF8047B 		ldr	r7, [sp], #4
 2546              		.cfi_restore 7
 2547              		.cfi_def_cfa_offset 0
 2548 010e 7047     		bx	lr
 2549              	.L128:
 2550              		.align	2
 2551              	.L127:
 2552 0110 005A0040 		.word	1073764864
 2553 0114 00000000 		.word	cyPmBackup
 2554 0118 025A0040 		.word	1073764866
 2555 011c 035A0040 		.word	1073764867
 2556 0120 045A0040 		.word	1073764868
 2557 0124 065A0040 		.word	1073764870
 2558 0128 085A0040 		.word	1073764872
 2559 012c 0A5A0040 		.word	1073764874
 2560 0130 105A0040 		.word	1073764880
 2561 0134 125A0040 		.word	1073764882
 2562 0138 135A0040 		.word	1073764883
 2563 013c 145A0040 		.word	1073764884
 2564 0140 165A0040 		.word	1073764886
 2565 0144 185A0040 		.word	1073764888
 2566 0148 1A5A0040 		.word	1073764890
 2567 014c 205A0040 		.word	1073764896
 2568 0150 225A0040 		.word	1073764898
 2569 0154 235A0040 		.word	1073764899
 2570 0158 245A0040 		.word	1073764900
 2571 015c 265A0040 		.word	1073764902
 2572 0160 285A0040 		.word	1073764904
 2573 0164 2A5A0040 		.word	1073764906
 2574 0168 305A0040 		.word	1073764912
 2575 016c 325A0040 		.word	1073764914
 2576 0170 335A0040 		.word	1073764915
 2577 0174 345A0040 		.word	1073764916
 2578 0178 365A0040 		.word	1073764918
 2579 017c 385A0040 		.word	1073764920
 2580 0180 3A5A0040 		.word	1073764922
 2581 0184 22430040 		.word	1073759010
 2582              		.cfi_endproc
 2583              	.LFE12:
 2584              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2585              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2586              		.align	2
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 78


 2587              		.thumb
 2588              		.thumb_func
 2589              		.type	CyPmHviLviSaveDisable, %function
 2590              	CyPmHviLviSaveDisable:
 2591              	.LFB13:
1771:.\Generated_Source\PSoC5/cyPm.c **** 
1772:.\Generated_Source\PSoC5/cyPm.c **** 
1773:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1774:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1775:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1776:.\Generated_Source\PSoC5/cyPm.c **** *
1777:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1778:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1779:.\Generated_Source\PSoC5/cyPm.c **** *
1780:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1781:.\Generated_Source\PSoC5/cyPm.c **** *  None
1782:.\Generated_Source\PSoC5/cyPm.c **** *
1783:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1784:.\Generated_Source\PSoC5/cyPm.c **** *  None
1785:.\Generated_Source\PSoC5/cyPm.c **** *
1786:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1787:.\Generated_Source\PSoC5/cyPm.c **** *  No
1788:.\Generated_Source\PSoC5/cyPm.c **** *
1789:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1790:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1791:.\Generated_Source\PSoC5/cyPm.c **** {
 2592              		.loc 1 1791 0
 2593              		.cfi_startproc
 2594              		@ args = 0, pretend = 0, frame = 0
 2595              		@ frame_needed = 1, uses_anonymous_args = 0
 2596 0000 80B5     		push	{r7, lr}
 2597              		.cfi_def_cfa_offset 8
 2598              		.cfi_offset 7, -8
 2599              		.cfi_offset 14, -4
 2600 0002 00AF     		add	r7, sp, #0
 2601              		.cfi_def_cfa_register 7
1792:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2602              		.loc 1 1792 0
 2603 0004 2F4B     		ldr	r3, .L136
 2604 0006 1B78     		ldrb	r3, [r3]
 2605 0008 DBB2     		uxtb	r3, r3
 2606 000a 03F00103 		and	r3, r3, #1
 2607 000e 002B     		cmp	r3, #0
 2608 0010 1DD0     		beq	.L130
1793:.\Generated_Source\PSoC5/cyPm.c ****     {
1794:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2609              		.loc 1 1794 0
 2610 0012 2D4B     		ldr	r3, .L136+4
 2611 0014 0122     		movs	r2, #1
 2612 0016 83F82520 		strb	r2, [r3, #37]
1795:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2613              		.loc 1 1795 0
 2614 001a 2C4B     		ldr	r3, .L136+8
 2615 001c 1B78     		ldrb	r3, [r3]
 2616 001e DBB2     		uxtb	r3, r3
 2617 0020 03F00F03 		and	r3, r3, #15
 2618 0024 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 79


 2619 0026 284B     		ldr	r3, .L136+4
 2620 0028 83F82620 		strb	r2, [r3, #38]
1796:.\Generated_Source\PSoC5/cyPm.c **** 
1797:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1798:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2621              		.loc 1 1798 0
 2622 002c 284B     		ldr	r3, .L136+12
 2623 002e 1B78     		ldrb	r3, [r3]
 2624 0030 DBB2     		uxtb	r3, r3
 2625 0032 03F04003 		and	r3, r3, #64
1799:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2626              		.loc 1 1799 0
 2627 0036 002B     		cmp	r3, #0
 2628 0038 14BF     		ite	ne
 2629 003a 0123     		movne	r3, #1
 2630 003c 0023     		moveq	r3, #0
 2631 003e DBB2     		uxtb	r3, r3
 2632 0040 1A46     		mov	r2, r3
1798:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2633              		.loc 1 1798 0
 2634 0042 214B     		ldr	r3, .L136+4
 2635 0044 83F82A20 		strb	r2, [r3, #42]
1800:.\Generated_Source\PSoC5/cyPm.c **** 
1801:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2636              		.loc 1 1801 0
 2637 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2638 004c 03E0     		b	.L131
 2639              	.L130:
1802:.\Generated_Source\PSoC5/cyPm.c ****     }
1803:.\Generated_Source\PSoC5/cyPm.c ****     else
1804:.\Generated_Source\PSoC5/cyPm.c ****     {
1805:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2640              		.loc 1 1805 0
 2641 004e 1E4B     		ldr	r3, .L136+4
 2642 0050 0022     		movs	r2, #0
 2643 0052 83F82520 		strb	r2, [r3, #37]
 2644              	.L131:
1806:.\Generated_Source\PSoC5/cyPm.c ****     }
1807:.\Generated_Source\PSoC5/cyPm.c **** 
1808:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2645              		.loc 1 1808 0
 2646 0056 1B4B     		ldr	r3, .L136
 2647 0058 1B78     		ldrb	r3, [r3]
 2648 005a DBB2     		uxtb	r3, r3
 2649 005c 03F00203 		and	r3, r3, #2
 2650 0060 002B     		cmp	r3, #0
 2651 0062 18D0     		beq	.L132
1809:.\Generated_Source\PSoC5/cyPm.c ****     {
1810:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2652              		.loc 1 1810 0
 2653 0064 184B     		ldr	r3, .L136+4
 2654 0066 0122     		movs	r2, #1
 2655 0068 83F82720 		strb	r2, [r3, #39]
1811:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2656              		.loc 1 1811 0
 2657 006c 174B     		ldr	r3, .L136+8
 2658 006e 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 80


 2659 0070 DBB2     		uxtb	r3, r3
 2660 0072 1B09     		lsrs	r3, r3, #4
 2661 0074 DAB2     		uxtb	r2, r3
 2662 0076 144B     		ldr	r3, .L136+4
 2663 0078 83F82820 		strb	r2, [r3, #40]
1812:.\Generated_Source\PSoC5/cyPm.c **** 
1813:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1814:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2664              		.loc 1 1814 0
 2665 007c 144B     		ldr	r3, .L136+12
 2666 007e 1B78     		ldrb	r3, [r3]
 2667 0080 DBB2     		uxtb	r3, r3
 2668 0082 DBB2     		uxtb	r3, r3
1815:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2669              		.loc 1 1815 0
 2670 0084 DB09     		lsrs	r3, r3, #7
 2671 0086 DBB2     		uxtb	r3, r3
 2672 0088 1A46     		mov	r2, r3
1814:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2673              		.loc 1 1814 0
 2674 008a 0F4B     		ldr	r3, .L136+4
 2675 008c 83F82B20 		strb	r2, [r3, #43]
1816:.\Generated_Source\PSoC5/cyPm.c **** 
1817:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2676              		.loc 1 1817 0
 2677 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2678 0094 03E0     		b	.L133
 2679              	.L132:
1818:.\Generated_Source\PSoC5/cyPm.c ****     }
1819:.\Generated_Source\PSoC5/cyPm.c ****     else
1820:.\Generated_Source\PSoC5/cyPm.c ****     {
1821:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2680              		.loc 1 1821 0
 2681 0096 0C4B     		ldr	r3, .L136+4
 2682 0098 0022     		movs	r2, #0
 2683 009a 83F82720 		strb	r2, [r3, #39]
 2684              	.L133:
1822:.\Generated_Source\PSoC5/cyPm.c ****     }
1823:.\Generated_Source\PSoC5/cyPm.c **** 
1824:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2685              		.loc 1 1824 0
 2686 009e 094B     		ldr	r3, .L136
 2687 00a0 1B78     		ldrb	r3, [r3]
 2688 00a2 DBB2     		uxtb	r3, r3
 2689 00a4 03F00403 		and	r3, r3, #4
 2690 00a8 002B     		cmp	r3, #0
 2691 00aa 06D0     		beq	.L134
1825:.\Generated_Source\PSoC5/cyPm.c ****     {
1826:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2692              		.loc 1 1826 0
 2693 00ac 064B     		ldr	r3, .L136+4
 2694 00ae 0122     		movs	r2, #1
 2695 00b0 83F82920 		strb	r2, [r3, #41]
1827:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2696              		.loc 1 1827 0
 2697 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2698 00b8 03E0     		b	.L129
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 81


 2699              	.L134:
1828:.\Generated_Source\PSoC5/cyPm.c ****     }
1829:.\Generated_Source\PSoC5/cyPm.c ****     else
1830:.\Generated_Source\PSoC5/cyPm.c ****     {
1831:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2700              		.loc 1 1831 0
 2701 00ba 034B     		ldr	r3, .L136+4
 2702 00bc 0022     		movs	r2, #0
 2703 00be 83F82920 		strb	r2, [r3, #41]
 2704              	.L129:
1832:.\Generated_Source\PSoC5/cyPm.c ****     }
1833:.\Generated_Source\PSoC5/cyPm.c **** }
 2705              		.loc 1 1833 0
 2706 00c2 80BD     		pop	{r7, pc}
 2707              	.L137:
 2708              		.align	2
 2709              	.L136:
 2710 00c4 F5460040 		.word	1073759989
 2711 00c8 00000000 		.word	cyPmBackup
 2712 00cc F4460040 		.word	1073759988
 2713 00d0 F7460040 		.word	1073759991
 2714              		.cfi_endproc
 2715              	.LFE13:
 2716              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2717              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2718              		.align	2
 2719              		.thumb
 2720              		.thumb_func
 2721              		.type	CyPmHviLviRestore, %function
 2722              	CyPmHviLviRestore:
 2723              	.LFB14:
1834:.\Generated_Source\PSoC5/cyPm.c **** 
1835:.\Generated_Source\PSoC5/cyPm.c **** 
1836:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1837:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1838:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1839:.\Generated_Source\PSoC5/cyPm.c **** *
1840:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1841:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1842:.\Generated_Source\PSoC5/cyPm.c **** *
1843:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1844:.\Generated_Source\PSoC5/cyPm.c **** *  None
1845:.\Generated_Source\PSoC5/cyPm.c **** *
1846:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1847:.\Generated_Source\PSoC5/cyPm.c **** *  None
1848:.\Generated_Source\PSoC5/cyPm.c **** *
1849:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1850:.\Generated_Source\PSoC5/cyPm.c **** *  No
1851:.\Generated_Source\PSoC5/cyPm.c **** *
1852:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1853:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1854:.\Generated_Source\PSoC5/cyPm.c **** {
 2724              		.loc 1 1854 0
 2725              		.cfi_startproc
 2726              		@ args = 0, pretend = 0, frame = 0
 2727              		@ frame_needed = 1, uses_anonymous_args = 0
 2728 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 82


 2729              		.cfi_def_cfa_offset 8
 2730              		.cfi_offset 7, -8
 2731              		.cfi_offset 14, -4
 2732 0002 00AF     		add	r7, sp, #0
 2733              		.cfi_def_cfa_register 7
1855:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1856:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2734              		.loc 1 1856 0
 2735 0004 124B     		ldr	r3, .L142
 2736 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2737 000a 012B     		cmp	r3, #1
 2738 000c 09D1     		bne	.L139
1857:.\Generated_Source\PSoC5/cyPm.c ****     {
1858:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2739              		.loc 1 1858 0
 2740 000e 104B     		ldr	r3, .L142
 2741 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2742 0014 0E4B     		ldr	r3, .L142
 2743 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2744 001a 1046     		mov	r0, r2
 2745 001c 1946     		mov	r1, r3
 2746 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2747              	.L139:
1859:.\Generated_Source\PSoC5/cyPm.c ****     }
1860:.\Generated_Source\PSoC5/cyPm.c **** 
1861:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2748              		.loc 1 1861 0
 2749 0022 0B4B     		ldr	r3, .L142
 2750 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2751 0028 012B     		cmp	r3, #1
 2752 002a 09D1     		bne	.L140
1862:.\Generated_Source\PSoC5/cyPm.c ****     {
1863:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2753              		.loc 1 1863 0
 2754 002c 084B     		ldr	r3, .L142
 2755 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2756 0032 074B     		ldr	r3, .L142
 2757 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2758 0038 1046     		mov	r0, r2
 2759 003a 1946     		mov	r1, r3
 2760 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2761              	.L140:
1864:.\Generated_Source\PSoC5/cyPm.c ****     }
1865:.\Generated_Source\PSoC5/cyPm.c **** 
1866:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2762              		.loc 1 1866 0
 2763 0040 034B     		ldr	r3, .L142
 2764 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2765 0046 012B     		cmp	r3, #1
 2766 0048 01D1     		bne	.L138
1867:.\Generated_Source\PSoC5/cyPm.c ****     {
1868:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2767              		.loc 1 1868 0
 2768 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2769              	.L138:
1869:.\Generated_Source\PSoC5/cyPm.c ****     }
1870:.\Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 83


 2770              		.loc 1 1870 0
 2771 004e 80BD     		pop	{r7, pc}
 2772              	.L143:
 2773              		.align	2
 2774              	.L142:
 2775 0050 00000000 		.word	cyPmBackup
 2776              		.cfi_endproc
 2777              	.LFE14:
 2778              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2779              		.bss
 2780              	interruptStatus.4845:
 2781 0042 00       		.space	1
 2782 0043 00       		.text
 2783              	.Letext0:
 2784              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2785              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2786              		.section	.debug_info,"",%progbits
 2787              	.Ldebug_info0:
 2788 0000 32050000 		.4byte	0x532
 2789 0004 0400     		.2byte	0x4
 2790 0006 00000000 		.4byte	.Ldebug_abbrev0
 2791 000a 04       		.byte	0x4
 2792 000b 01       		.uleb128 0x1
 2793 000c FF020000 		.4byte	.LASF85
 2794 0010 01       		.byte	0x1
 2795 0011 7C010000 		.4byte	.LASF86
 2796 0015 00000000 		.4byte	.LASF87
 2797 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2798 001d 00000000 		.4byte	0
 2799 0021 00000000 		.4byte	.Ldebug_line0
 2800 0025 02       		.uleb128 0x2
 2801 0026 01       		.byte	0x1
 2802 0027 06       		.byte	0x6
 2803 0028 29010000 		.4byte	.LASF0
 2804 002c 02       		.uleb128 0x2
 2805 002d 01       		.byte	0x1
 2806 002e 08       		.byte	0x8
 2807 002f CB030000 		.4byte	.LASF1
 2808 0033 02       		.uleb128 0x2
 2809 0034 02       		.byte	0x2
 2810 0035 05       		.byte	0x5
 2811 0036 04040000 		.4byte	.LASF2
 2812 003a 02       		.uleb128 0x2
 2813 003b 02       		.byte	0x2
 2814 003c 07       		.byte	0x7
 2815 003d 4A020000 		.4byte	.LASF3
 2816 0041 02       		.uleb128 0x2
 2817 0042 04       		.byte	0x4
 2818 0043 05       		.byte	0x5
 2819 0044 54010000 		.4byte	.LASF4
 2820 0048 02       		.uleb128 0x2
 2821 0049 04       		.byte	0x4
 2822 004a 07       		.byte	0x7
 2823 004b F0010000 		.4byte	.LASF5
 2824 004f 02       		.uleb128 0x2
 2825 0050 08       		.byte	0x8
 2826 0051 05       		.byte	0x5
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 84


 2827 0052 1B010000 		.4byte	.LASF6
 2828 0056 02       		.uleb128 0x2
 2829 0057 08       		.byte	0x8
 2830 0058 07       		.byte	0x7
 2831 0059 AA000000 		.4byte	.LASF7
 2832 005d 03       		.uleb128 0x3
 2833 005e 04       		.byte	0x4
 2834 005f 05       		.byte	0x5
 2835 0060 696E7400 		.ascii	"int\000"
 2836 0064 02       		.uleb128 0x2
 2837 0065 04       		.byte	0x4
 2838 0066 07       		.byte	0x7
 2839 0067 D2010000 		.4byte	.LASF8
 2840 006b 04       		.uleb128 0x4
 2841 006c 6F010000 		.4byte	.LASF9
 2842 0070 02       		.byte	0x2
 2843 0071 A1       		.byte	0xa1
 2844 0072 2C000000 		.4byte	0x2c
 2845 0076 04       		.uleb128 0x4
 2846 0077 3B000000 		.4byte	.LASF10
 2847 007b 02       		.byte	0x2
 2848 007c A2       		.byte	0xa2
 2849 007d 3A000000 		.4byte	0x3a
 2850 0081 04       		.uleb128 0x4
 2851 0082 9C010000 		.4byte	.LASF11
 2852 0086 02       		.byte	0x2
 2853 0087 A3       		.byte	0xa3
 2854 0088 48000000 		.4byte	0x48
 2855 008c 02       		.uleb128 0x2
 2856 008d 04       		.byte	0x4
 2857 008e 04       		.byte	0x4
 2858 008f 97030000 		.4byte	.LASF12
 2859 0093 02       		.uleb128 0x2
 2860 0094 08       		.byte	0x8
 2861 0095 04       		.byte	0x4
 2862 0096 75010000 		.4byte	.LASF13
 2863 009a 02       		.uleb128 0x2
 2864 009b 01       		.byte	0x1
 2865 009c 08       		.byte	0x8
 2866 009d 2E040000 		.4byte	.LASF14
 2867 00a1 05       		.uleb128 0x5
 2868 00a2 C7040000 		.4byte	.LASF15
 2869 00a6 02       		.byte	0x2
 2870 00a7 4301     		.2byte	0x143
 2871 00a9 48000000 		.4byte	0x48
 2872 00ad 05       		.uleb128 0x5
 2873 00ae BA030000 		.4byte	.LASF16
 2874 00b2 02       		.byte	0x2
 2875 00b3 4B01     		.2byte	0x14b
 2876 00b5 B9000000 		.4byte	0xb9
 2877 00b9 06       		.uleb128 0x6
 2878 00ba 6B000000 		.4byte	0x6b
 2879 00be 02       		.uleb128 0x2
 2880 00bf 04       		.byte	0x4
 2881 00c0 07       		.byte	0x7
 2882 00c1 C8020000 		.4byte	.LASF17
 2883 00c5 07       		.uleb128 0x7
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 85


 2884 00c6 09020000 		.4byte	.LASF34
 2885 00ca 12       		.byte	0x12
 2886 00cb 03       		.byte	0x3
 2887 00cc F1       		.byte	0xf1
 2888 00cd 89010000 		.4byte	0x189
 2889 00d1 08       		.uleb128 0x8
 2890 00d2 E4020000 		.4byte	.LASF18
 2891 00d6 03       		.byte	0x3
 2892 00d7 F4       		.byte	0xf4
 2893 00d8 6B000000 		.4byte	0x6b
 2894 00dc 00       		.byte	0
 2895 00dd 08       		.uleb128 0x8
 2896 00de EB020000 		.4byte	.LASF19
 2897 00e2 03       		.byte	0x3
 2898 00e3 F5       		.byte	0xf5
 2899 00e4 6B000000 		.4byte	0x6b
 2900 00e8 01       		.byte	0x1
 2901 00e9 08       		.uleb128 0x8
 2902 00ea 6C000000 		.4byte	.LASF20
 2903 00ee 03       		.byte	0x3
 2904 00ef F6       		.byte	0xf6
 2905 00f0 6B000000 		.4byte	0x6b
 2906 00f4 02       		.byte	0x2
 2907 00f5 08       		.uleb128 0x8
 2908 00f6 E8010000 		.4byte	.LASF21
 2909 00fa 03       		.byte	0x3
 2910 00fb F7       		.byte	0xf7
 2911 00fc 6B000000 		.4byte	0x6b
 2912 0100 03       		.byte	0x3
 2913 0101 08       		.uleb128 0x8
 2914 0102 EA000000 		.4byte	.LASF22
 2915 0106 03       		.byte	0x3
 2916 0107 F8       		.byte	0xf8
 2917 0108 6B000000 		.4byte	0x6b
 2918 010c 04       		.byte	0x4
 2919 010d 08       		.uleb128 0x8
 2920 010e D0040000 		.4byte	.LASF23
 2921 0112 03       		.byte	0x3
 2922 0113 F9       		.byte	0xf9
 2923 0114 6B000000 		.4byte	0x6b
 2924 0118 05       		.byte	0x5
 2925 0119 08       		.uleb128 0x8
 2926 011a FC040000 		.4byte	.LASF24
 2927 011e 03       		.byte	0x3
 2928 011f FA       		.byte	0xfa
 2929 0120 6B000000 		.4byte	0x6b
 2930 0124 06       		.byte	0x6
 2931 0125 08       		.uleb128 0x8
 2932 0126 8D030000 		.4byte	.LASF25
 2933 012a 03       		.byte	0x3
 2934 012b FB       		.byte	0xfb
 2935 012c 6B000000 		.4byte	0x6b
 2936 0130 07       		.byte	0x7
 2937 0131 08       		.uleb128 0x8
 2938 0132 A3020000 		.4byte	.LASF26
 2939 0136 03       		.byte	0x3
 2940 0137 FC       		.byte	0xfc
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 86


 2941 0138 6B000000 		.4byte	0x6b
 2942 013c 08       		.byte	0x8
 2943 013d 08       		.uleb128 0x8
 2944 013e 4E010000 		.4byte	.LASF27
 2945 0142 03       		.byte	0x3
 2946 0143 FD       		.byte	0xfd
 2947 0144 6B000000 		.4byte	0x6b
 2948 0148 09       		.byte	0x9
 2949 0149 08       		.uleb128 0x8
 2950 014a 8D000000 		.4byte	.LASF28
 2951 014e 03       		.byte	0x3
 2952 014f FE       		.byte	0xfe
 2953 0150 6B000000 		.4byte	0x6b
 2954 0154 0A       		.byte	0xa
 2955 0155 08       		.uleb128 0x8
 2956 0156 35010000 		.4byte	.LASF29
 2957 015a 03       		.byte	0x3
 2958 015b FF       		.byte	0xff
 2959 015c 76000000 		.4byte	0x76
 2960 0160 0C       		.byte	0xc
 2961 0161 09       		.uleb128 0x9
 2962 0162 E9030000 		.4byte	.LASF30
 2963 0166 03       		.byte	0x3
 2964 0167 0001     		.2byte	0x100
 2965 0169 6B000000 		.4byte	0x6b
 2966 016d 0E       		.byte	0xe
 2967 016e 09       		.uleb128 0x9
 2968 016f A3010000 		.4byte	.LASF31
 2969 0173 03       		.byte	0x3
 2970 0174 0101     		.2byte	0x101
 2971 0176 6B000000 		.4byte	0x6b
 2972 017a 0F       		.byte	0xf
 2973 017b 09       		.uleb128 0x9
 2974 017c 7F040000 		.4byte	.LASF32
 2975 0180 03       		.byte	0x3
 2976 0181 0201     		.2byte	0x102
 2977 0183 6B000000 		.4byte	0x6b
 2978 0187 10       		.byte	0x10
 2979 0188 00       		.byte	0
 2980 0189 05       		.uleb128 0x5
 2981 018a 30020000 		.4byte	.LASF33
 2982 018e 03       		.byte	0x3
 2983 018f 0401     		.2byte	0x104
 2984 0191 C5000000 		.4byte	0xc5
 2985 0195 0A       		.uleb128 0xa
 2986 0196 1F020000 		.4byte	.LASF35
 2987 019a 2F       		.byte	0x2f
 2988 019b 03       		.byte	0x3
 2989 019c 0701     		.2byte	0x107
 2990 019e A7020000 		.4byte	0x2a7
 2991 01a2 09       		.uleb128 0x9
 2992 01a3 0E010000 		.4byte	.LASF36
 2993 01a7 03       		.byte	0x3
 2994 01a8 0901     		.2byte	0x109
 2995 01aa 6B000000 		.4byte	0x6b
 2996 01ae 00       		.byte	0
 2997 01af 09       		.uleb128 0x9
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 87


 2998 01b0 F8030000 		.4byte	.LASF37
 2999 01b4 03       		.byte	0x3
 3000 01b5 0A01     		.2byte	0x10a
 3001 01b7 6B000000 		.4byte	0x6b
 3002 01bb 01       		.byte	0x1
 3003 01bc 09       		.uleb128 0x9
 3004 01bd 20040000 		.4byte	.LASF38
 3005 01c1 03       		.byte	0x3
 3006 01c2 0B01     		.2byte	0x10b
 3007 01c4 6B000000 		.4byte	0x6b
 3008 01c8 02       		.byte	0x2
 3009 01c9 09       		.uleb128 0x9
 3010 01ca BC020000 		.4byte	.LASF39
 3011 01ce 03       		.byte	0x3
 3012 01cf 0D01     		.2byte	0x10d
 3013 01d1 6B000000 		.4byte	0x6b
 3014 01d5 03       		.byte	0x3
 3015 01d6 09       		.uleb128 0x9
 3016 01d7 69020000 		.4byte	.LASF40
 3017 01db 03       		.byte	0x3
 3018 01dc 1701     		.2byte	0x117
 3019 01de 6B000000 		.4byte	0x6b
 3020 01e2 04       		.byte	0x4
 3021 01e3 09       		.uleb128 0x9
 3022 01e4 74020000 		.4byte	.LASF41
 3023 01e8 03       		.byte	0x3
 3024 01e9 1801     		.2byte	0x118
 3025 01eb 6B000000 		.4byte	0x6b
 3026 01ef 05       		.byte	0x5
 3027 01f0 09       		.uleb128 0x9
 3028 01f1 7F020000 		.4byte	.LASF42
 3029 01f5 03       		.byte	0x3
 3030 01f6 1901     		.2byte	0x119
 3031 01f8 6B000000 		.4byte	0x6b
 3032 01fc 06       		.byte	0x6
 3033 01fd 09       		.uleb128 0x9
 3034 01fe 54000000 		.4byte	.LASF43
 3035 0202 03       		.byte	0x3
 3036 0203 1B01     		.2byte	0x11b
 3037 0205 6B000000 		.4byte	0x6b
 3038 0209 07       		.byte	0x7
 3039 020a 09       		.uleb128 0x9
 3040 020b 60000000 		.4byte	.LASF44
 3041 020f 03       		.byte	0x3
 3042 0210 1C01     		.2byte	0x11c
 3043 0212 6B000000 		.4byte	0x6b
 3044 0216 08       		.byte	0x8
 3045 0217 09       		.uleb128 0x9
 3046 0218 DF010000 		.4byte	.LASF45
 3047 021c 03       		.byte	0x3
 3048 021d 1E01     		.2byte	0x11e
 3049 021f A7020000 		.4byte	0x2a7
 3050 0223 09       		.byte	0x9
 3051 0224 09       		.uleb128 0x9
 3052 0225 02020000 		.4byte	.LASF46
 3053 0229 03       		.byte	0x3
 3054 022a 2101     		.2byte	0x121
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 88


 3055 022c 6B000000 		.4byte	0x6b
 3056 0230 25       		.byte	0x25
 3057 0231 09       		.uleb128 0x9
 3058 0232 F3040000 		.4byte	.LASF47
 3059 0236 03       		.byte	0x3
 3060 0237 2201     		.2byte	0x122
 3061 0239 6B000000 		.4byte	0x6b
 3062 023d 26       		.byte	0x26
 3063 023e 09       		.uleb128 0x9
 3064 023f A6040000 		.4byte	.LASF48
 3065 0243 03       		.byte	0x3
 3066 0244 2301     		.2byte	0x123
 3067 0246 6B000000 		.4byte	0x6b
 3068 024a 27       		.byte	0x27
 3069 024b 09       		.uleb128 0x9
 3070 024c E1000000 		.4byte	.LASF49
 3071 0250 03       		.byte	0x3
 3072 0251 2401     		.2byte	0x124
 3073 0253 6B000000 		.4byte	0x6b
 3074 0257 28       		.byte	0x28
 3075 0258 09       		.uleb128 0x9
 3076 0259 07010000 		.4byte	.LASF50
 3077 025d 03       		.byte	0x3
 3078 025e 2501     		.2byte	0x125
 3079 0260 6B000000 		.4byte	0x6b
 3080 0264 29       		.byte	0x29
 3081 0265 09       		.uleb128 0x9
 3082 0266 A7030000 		.4byte	.LASF51
 3083 026a 03       		.byte	0x3
 3084 026b 2601     		.2byte	0x126
 3085 026d 6B000000 		.4byte	0x6b
 3086 0271 2A       		.byte	0x2a
 3087 0272 09       		.uleb128 0x9
 3088 0273 E0040000 		.4byte	.LASF52
 3089 0277 03       		.byte	0x3
 3090 0278 2701     		.2byte	0x127
 3091 027a 6B000000 		.4byte	0x6b
 3092 027e 2B       		.byte	0x2b
 3093 027f 09       		.uleb128 0x9
 3094 0280 C7010000 		.4byte	.LASF53
 3095 0284 03       		.byte	0x3
 3096 0285 2901     		.2byte	0x129
 3097 0287 6B000000 		.4byte	0x6b
 3098 028b 2C       		.byte	0x2c
 3099 028c 09       		.uleb128 0x9
 3100 028d 33040000 		.4byte	.LASF54
 3101 0291 03       		.byte	0x3
 3102 0292 2A01     		.2byte	0x12a
 3103 0294 6B000000 		.4byte	0x6b
 3104 0298 2D       		.byte	0x2d
 3105 0299 09       		.uleb128 0x9
 3106 029a 97020000 		.4byte	.LASF55
 3107 029e 03       		.byte	0x3
 3108 029f 2C01     		.2byte	0x12c
 3109 02a1 6B000000 		.4byte	0x6b
 3110 02a5 2E       		.byte	0x2e
 3111 02a6 00       		.byte	0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 89


 3112 02a7 0B       		.uleb128 0xb
 3113 02a8 6B000000 		.4byte	0x6b
 3114 02ac B7020000 		.4byte	0x2b7
 3115 02b0 0C       		.uleb128 0xc
 3116 02b1 BE000000 		.4byte	0xbe
 3117 02b5 1B       		.byte	0x1b
 3118 02b6 00       		.byte	0
 3119 02b7 05       		.uleb128 0x5
 3120 02b8 79000000 		.4byte	.LASF56
 3121 02bc 03       		.byte	0x3
 3122 02bd 2E01     		.2byte	0x12e
 3123 02bf 95010000 		.4byte	0x195
 3124 02c3 0D       		.uleb128 0xd
 3125 02c4 AD020000 		.4byte	.LASF74
 3126 02c8 01       		.byte	0x1
 3127 02c9 50       		.byte	0x50
 3128 02ca 00000000 		.4byte	.LFB0
 3129 02ce 84020000 		.4byte	.LFE0-.LFB0
 3130 02d2 01       		.uleb128 0x1
 3131 02d3 9C       		.byte	0x9c
 3132 02d4 0E       		.uleb128 0xe
 3133 02d5 98000000 		.4byte	.LASF60
 3134 02d9 01       		.byte	0x1
 3135 02da 1A01     		.2byte	0x11a
 3136 02dc 00000000 		.4byte	.LFB1
 3137 02e0 00030000 		.4byte	.LFE1-.LFB1
 3138 02e4 01       		.uleb128 0x1
 3139 02e5 9C       		.byte	0x9c
 3140 02e6 25030000 		.4byte	0x325
 3141 02ea 0F       		.uleb128 0xf
 3142 02eb 9F040000 		.4byte	.LASF57
 3143 02ef 01       		.byte	0x1
 3144 02f0 1C01     		.2byte	0x11c
 3145 02f2 A1000000 		.4byte	0xa1
 3146 02f6 02       		.uleb128 0x2
 3147 02f7 91       		.byte	0x91
 3148 02f8 70       		.sleb128 -16
 3149 02f9 10       		.uleb128 0x10
 3150 02fa 6900     		.ascii	"i\000"
 3151 02fc 01       		.byte	0x1
 3152 02fd 1D01     		.2byte	0x11d
 3153 02ff 76000000 		.4byte	0x76
 3154 0303 02       		.uleb128 0x2
 3155 0304 91       		.byte	0x91
 3156 0305 76       		.sleb128 -10
 3157 0306 0F       		.uleb128 0xf
 3158 0307 8A020000 		.4byte	.LASF58
 3159 030b 01       		.byte	0x1
 3160 030c 1E01     		.2byte	0x11e
 3161 030e 76000000 		.4byte	0x76
 3162 0312 02       		.uleb128 0x2
 3163 0313 91       		.byte	0x91
 3164 0314 6E       		.sleb128 -18
 3165 0315 0F       		.uleb128 0xf
 3166 0316 D1020000 		.4byte	.LASF59
 3167 031a 01       		.byte	0x1
 3168 031b 2201     		.2byte	0x122
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 90


 3169 031d 35030000 		.4byte	0x335
 3170 0321 02       		.uleb128 0x2
 3171 0322 91       		.byte	0x91
 3172 0323 64       		.sleb128 -28
 3173 0324 00       		.byte	0
 3174 0325 0B       		.uleb128 0xb
 3175 0326 6B000000 		.4byte	0x6b
 3176 032a 35030000 		.4byte	0x335
 3177 032e 0C       		.uleb128 0xc
 3178 032f BE000000 		.4byte	0xbe
 3179 0333 06       		.byte	0x6
 3180 0334 00       		.byte	0
 3181 0335 11       		.uleb128 0x11
 3182 0336 25030000 		.4byte	0x325
 3183 033a 0E       		.uleb128 0xe
 3184 033b AF030000 		.4byte	.LASF61
 3185 033f 01       		.byte	0x1
 3186 0340 7C02     		.2byte	0x27c
 3187 0342 00000000 		.4byte	.LFB2
 3188 0346 B8000000 		.4byte	.LFE2-.LFB2
 3189 034a 01       		.uleb128 0x1
 3190 034b 9C       		.byte	0x9c
 3191 034c 6F030000 		.4byte	0x36f
 3192 0350 12       		.uleb128 0x12
 3193 0351 BC040000 		.4byte	.LASF62
 3194 0355 01       		.byte	0x1
 3195 0356 7C02     		.2byte	0x27c
 3196 0358 76000000 		.4byte	0x76
 3197 035c 02       		.uleb128 0x2
 3198 035d 91       		.byte	0x91
 3199 035e 76       		.sleb128 -10
 3200 035f 12       		.uleb128 0x12
 3201 0360 F2020000 		.4byte	.LASF63
 3202 0364 01       		.byte	0x1
 3203 0365 7C02     		.2byte	0x27c
 3204 0367 76000000 		.4byte	0x76
 3205 036b 02       		.uleb128 0x2
 3206 036c 91       		.byte	0x91
 3207 036d 74       		.sleb128 -12
 3208 036e 00       		.byte	0
 3209 036f 0E       		.uleb128 0xe
 3210 0370 9D030000 		.4byte	.LASF64
 3211 0374 01       		.byte	0x1
 3212 0375 4803     		.2byte	0x348
 3213 0377 00000000 		.4byte	.LFB3
 3214 037b 70010000 		.4byte	.LFE3-.LFB3
 3215 037f 01       		.uleb128 0x1
 3216 0380 9C       		.byte	0x9c
 3217 0381 B3030000 		.4byte	0x3b3
 3218 0385 12       		.uleb128 0x12
 3219 0386 BC040000 		.4byte	.LASF62
 3220 038a 01       		.byte	0x1
 3221 038b 4803     		.2byte	0x348
 3222 038d 6B000000 		.4byte	0x6b
 3223 0391 02       		.uleb128 0x2
 3224 0392 91       		.byte	0x91
 3225 0393 6F       		.sleb128 -17
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 91


 3226 0394 12       		.uleb128 0x12
 3227 0395 F2020000 		.4byte	.LASF63
 3228 0399 01       		.byte	0x1
 3229 039a 4803     		.2byte	0x348
 3230 039c 76000000 		.4byte	0x76
 3231 03a0 02       		.uleb128 0x2
 3232 03a1 91       		.byte	0x91
 3233 03a2 6C       		.sleb128 -20
 3234 03a3 0F       		.uleb128 0xf
 3235 03a4 3F010000 		.4byte	.LASF65
 3236 03a8 01       		.byte	0x1
 3237 03a9 4A03     		.2byte	0x34a
 3238 03ab 6B000000 		.4byte	0x6b
 3239 03af 02       		.uleb128 0x2
 3240 03b0 91       		.byte	0x91
 3241 03b1 77       		.sleb128 -9
 3242 03b2 00       		.byte	0
 3243 03b3 0E       		.uleb128 0xe
 3244 03b4 43040000 		.4byte	.LASF66
 3245 03b8 01       		.byte	0x1
 3246 03b9 5904     		.2byte	0x459
 3247 03bb 00000000 		.4byte	.LFB4
 3248 03bf 40010000 		.4byte	.LFE4-.LFB4
 3249 03c3 01       		.uleb128 0x1
 3250 03c4 9C       		.byte	0x9c
 3251 03c5 D9030000 		.4byte	0x3d9
 3252 03c9 0F       		.uleb128 0xf
 3253 03ca 3F010000 		.4byte	.LASF65
 3254 03ce 01       		.byte	0x1
 3255 03cf 5B04     		.2byte	0x45b
 3256 03d1 6B000000 		.4byte	0x6b
 3257 03d5 02       		.uleb128 0x2
 3258 03d6 91       		.byte	0x91
 3259 03d7 77       		.sleb128 -9
 3260 03d8 00       		.byte	0
 3261 03d9 13       		.uleb128 0x13
 3262 03da 70040000 		.4byte	.LASF88
 3263 03de 01       		.byte	0x1
 3264 03df D904     		.2byte	0x4d9
 3265 03e1 6B000000 		.4byte	0x6b
 3266 03e5 00000000 		.4byte	.LFB5
 3267 03e9 58000000 		.4byte	.LFE5-.LFB5
 3268 03ed 01       		.uleb128 0x1
 3269 03ee 9C       		.byte	0x9c
 3270 03ef 33040000 		.4byte	0x433
 3271 03f3 12       		.uleb128 0x12
 3272 03f4 C2010000 		.4byte	.LASF67
 3273 03f8 01       		.byte	0x1
 3274 03f9 D904     		.2byte	0x4d9
 3275 03fb 6B000000 		.4byte	0x6b
 3276 03ff 02       		.uleb128 0x2
 3277 0400 91       		.byte	0x91
 3278 0401 6F       		.sleb128 -17
 3279 0402 0F       		.uleb128 0xf
 3280 0403 06050000 		.4byte	.LASF68
 3281 0407 01       		.byte	0x1
 3282 0408 DB04     		.2byte	0x4db
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 92


 3283 040a 6B000000 		.4byte	0x6b
 3284 040e 05       		.uleb128 0x5
 3285 040f 03       		.byte	0x3
 3286 0410 42000000 		.4byte	interruptStatus.4845
 3287 0414 0F       		.uleb128 0xf
 3288 0415 3F010000 		.4byte	.LASF65
 3289 0419 01       		.byte	0x1
 3290 041a DC04     		.2byte	0x4dc
 3291 041c 6B000000 		.4byte	0x6b
 3292 0420 02       		.uleb128 0x2
 3293 0421 91       		.byte	0x91
 3294 0422 77       		.sleb128 -9
 3295 0423 0F       		.uleb128 0xf
 3296 0424 D7000000 		.4byte	.LASF69
 3297 0428 01       		.byte	0x1
 3298 0429 DD04     		.2byte	0x4dd
 3299 042b 6B000000 		.4byte	0x6b
 3300 042f 02       		.uleb128 0x2
 3301 0430 91       		.byte	0x91
 3302 0431 76       		.sleb128 -10
 3303 0432 00       		.byte	0
 3304 0433 14       		.uleb128 0x14
 3305 0434 AD040000 		.4byte	.LASF70
 3306 0438 01       		.byte	0x1
 3307 0439 0505     		.2byte	0x505
 3308 043b 00000000 		.4byte	.LFB6
 3309 043f D4000000 		.4byte	.LFE6-.LFB6
 3310 0443 01       		.uleb128 0x1
 3311 0444 9C       		.byte	0x9c
 3312 0445 14       		.uleb128 0x14
 3313 0446 B3010000 		.4byte	.LASF71
 3314 044a 01       		.byte	0x1
 3315 044b 5F05     		.2byte	0x55f
 3316 044d 00000000 		.4byte	.LFB7
 3317 0451 68000000 		.4byte	.LFE7-.LFB7
 3318 0455 01       		.uleb128 0x1
 3319 0456 9C       		.byte	0x9c
 3320 0457 0E       		.uleb128 0xe
 3321 0458 8C040000 		.4byte	.LASF72
 3322 045c 01       		.byte	0x1
 3323 045d 9C05     		.2byte	0x59c
 3324 045f 00000000 		.4byte	.LFB8
 3325 0463 90000000 		.4byte	.LFE8-.LFB8
 3326 0467 01       		.uleb128 0x1
 3327 0468 9C       		.byte	0x9c
 3328 0469 7D040000 		.4byte	0x47d
 3329 046d 12       		.uleb128 0x12
 3330 046e 5D020000 		.4byte	.LASF73
 3331 0472 01       		.byte	0x1
 3332 0473 9C05     		.2byte	0x59c
 3333 0475 6B000000 		.4byte	0x6b
 3334 0479 02       		.uleb128 0x2
 3335 047a 91       		.byte	0x91
 3336 047b 77       		.sleb128 -9
 3337 047c 00       		.byte	0
 3338 047d 15       		.uleb128 0x15
 3339 047e BF030000 		.4byte	.LASF75
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 93


 3340 0482 01       		.byte	0x1
 3341 0483 D005     		.2byte	0x5d0
 3342 0485 00000000 		.4byte	.LFB9
 3343 0489 40000000 		.4byte	.LFE9-.LFB9
 3344 048d 01       		.uleb128 0x1
 3345 048e 9C       		.byte	0x9c
 3346 048f 0E       		.uleb128 0xe
 3347 0490 F4000000 		.4byte	.LASF76
 3348 0494 01       		.byte	0x1
 3349 0495 F505     		.2byte	0x5f5
 3350 0497 00000000 		.4byte	.LFB10
 3351 049b 90000000 		.4byte	.LFE10-.LFB10
 3352 049f 01       		.uleb128 0x1
 3353 04a0 9C       		.byte	0x9c
 3354 04a1 B5040000 		.4byte	0x4b5
 3355 04a5 12       		.uleb128 0x12
 3356 04a6 51040000 		.4byte	.LASF77
 3357 04aa 01       		.byte	0x1
 3358 04ab F505     		.2byte	0x5f5
 3359 04ad 6B000000 		.4byte	0x6b
 3360 04b1 02       		.uleb128 0x2
 3361 04b2 91       		.byte	0x91
 3362 04b3 77       		.sleb128 -9
 3363 04b4 00       		.byte	0
 3364 04b5 16       		.uleb128 0x16
 3365 04b6 0E040000 		.4byte	.LASF78
 3366 04ba 01       		.byte	0x1
 3367 04bb 2E06     		.2byte	0x62e
 3368 04bd 00000000 		.4byte	.LFB11
 3369 04c1 80020000 		.4byte	.LFE11-.LFB11
 3370 04c5 01       		.uleb128 0x1
 3371 04c6 9C       		.byte	0x9c
 3372 04c7 16       		.uleb128 0x16
 3373 04c8 42000000 		.4byte	.LASF79
 3374 04cc 01       		.byte	0x1
 3375 04cd B106     		.2byte	0x6b1
 3376 04cf 00000000 		.4byte	.LFB12
 3377 04d3 88010000 		.4byte	.LFE12-.LFB12
 3378 04d7 01       		.uleb128 0x1
 3379 04d8 9C       		.byte	0x9c
 3380 04d9 14       		.uleb128 0x14
 3381 04da C1000000 		.4byte	.LASF80
 3382 04de 01       		.byte	0x1
 3383 04df FE06     		.2byte	0x6fe
 3384 04e1 00000000 		.4byte	.LFB13
 3385 04e5 D4000000 		.4byte	.LFE13-.LFB13
 3386 04e9 01       		.uleb128 0x1
 3387 04ea 9C       		.byte	0x9c
 3388 04eb 14       		.uleb128 0x14
 3389 04ec 5D010000 		.4byte	.LASF81
 3390 04f0 01       		.byte	0x1
 3391 04f1 3D07     		.2byte	0x73d
 3392 04f3 00000000 		.4byte	.LFB14
 3393 04f7 54000000 		.4byte	.LFE14-.LFB14
 3394 04fb 01       		.uleb128 0x1
 3395 04fc 9C       		.byte	0x9c
 3396 04fd 17       		.uleb128 0x17
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 94


 3397 04fe E8040000 		.4byte	.LASF82
 3398 0502 01       		.byte	0x1
 3399 0503 1F       		.byte	0x1f
 3400 0504 B7020000 		.4byte	0x2b7
 3401 0508 05       		.uleb128 0x5
 3402 0509 03       		.byte	0x3
 3403 050a 00000000 		.4byte	cyPmBackup
 3404 050e 17       		.uleb128 0x17
 3405 050f D9030000 		.4byte	.LASF83
 3406 0513 01       		.byte	0x1
 3407 0514 20       		.byte	0x20
 3408 0515 89010000 		.4byte	0x189
 3409 0519 05       		.uleb128 0x5
 3410 051a 03       		.byte	0x3
 3411 051b 30000000 		.4byte	cyPmClockBackup
 3412 051f 17       		.uleb128 0x17
 3413 0520 5D040000 		.4byte	.LASF84
 3414 0524 01       		.byte	0x1
 3415 0525 23       		.byte	0x23
 3416 0526 30050000 		.4byte	0x530
 3417 052a 05       		.uleb128 0x5
 3418 052b 03       		.byte	0x3
 3419 052c 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3420 0530 11       		.uleb128 0x11
 3421 0531 25030000 		.4byte	0x325
 3422 0535 00       		.byte	0
 3423              		.section	.debug_abbrev,"",%progbits
 3424              	.Ldebug_abbrev0:
 3425 0000 01       		.uleb128 0x1
 3426 0001 11       		.uleb128 0x11
 3427 0002 01       		.byte	0x1
 3428 0003 25       		.uleb128 0x25
 3429 0004 0E       		.uleb128 0xe
 3430 0005 13       		.uleb128 0x13
 3431 0006 0B       		.uleb128 0xb
 3432 0007 03       		.uleb128 0x3
 3433 0008 0E       		.uleb128 0xe
 3434 0009 1B       		.uleb128 0x1b
 3435 000a 0E       		.uleb128 0xe
 3436 000b 55       		.uleb128 0x55
 3437 000c 17       		.uleb128 0x17
 3438 000d 11       		.uleb128 0x11
 3439 000e 01       		.uleb128 0x1
 3440 000f 10       		.uleb128 0x10
 3441 0010 17       		.uleb128 0x17
 3442 0011 00       		.byte	0
 3443 0012 00       		.byte	0
 3444 0013 02       		.uleb128 0x2
 3445 0014 24       		.uleb128 0x24
 3446 0015 00       		.byte	0
 3447 0016 0B       		.uleb128 0xb
 3448 0017 0B       		.uleb128 0xb
 3449 0018 3E       		.uleb128 0x3e
 3450 0019 0B       		.uleb128 0xb
 3451 001a 03       		.uleb128 0x3
 3452 001b 0E       		.uleb128 0xe
 3453 001c 00       		.byte	0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 95


 3454 001d 00       		.byte	0
 3455 001e 03       		.uleb128 0x3
 3456 001f 24       		.uleb128 0x24
 3457 0020 00       		.byte	0
 3458 0021 0B       		.uleb128 0xb
 3459 0022 0B       		.uleb128 0xb
 3460 0023 3E       		.uleb128 0x3e
 3461 0024 0B       		.uleb128 0xb
 3462 0025 03       		.uleb128 0x3
 3463 0026 08       		.uleb128 0x8
 3464 0027 00       		.byte	0
 3465 0028 00       		.byte	0
 3466 0029 04       		.uleb128 0x4
 3467 002a 16       		.uleb128 0x16
 3468 002b 00       		.byte	0
 3469 002c 03       		.uleb128 0x3
 3470 002d 0E       		.uleb128 0xe
 3471 002e 3A       		.uleb128 0x3a
 3472 002f 0B       		.uleb128 0xb
 3473 0030 3B       		.uleb128 0x3b
 3474 0031 0B       		.uleb128 0xb
 3475 0032 49       		.uleb128 0x49
 3476 0033 13       		.uleb128 0x13
 3477 0034 00       		.byte	0
 3478 0035 00       		.byte	0
 3479 0036 05       		.uleb128 0x5
 3480 0037 16       		.uleb128 0x16
 3481 0038 00       		.byte	0
 3482 0039 03       		.uleb128 0x3
 3483 003a 0E       		.uleb128 0xe
 3484 003b 3A       		.uleb128 0x3a
 3485 003c 0B       		.uleb128 0xb
 3486 003d 3B       		.uleb128 0x3b
 3487 003e 05       		.uleb128 0x5
 3488 003f 49       		.uleb128 0x49
 3489 0040 13       		.uleb128 0x13
 3490 0041 00       		.byte	0
 3491 0042 00       		.byte	0
 3492 0043 06       		.uleb128 0x6
 3493 0044 35       		.uleb128 0x35
 3494 0045 00       		.byte	0
 3495 0046 49       		.uleb128 0x49
 3496 0047 13       		.uleb128 0x13
 3497 0048 00       		.byte	0
 3498 0049 00       		.byte	0
 3499 004a 07       		.uleb128 0x7
 3500 004b 13       		.uleb128 0x13
 3501 004c 01       		.byte	0x1
 3502 004d 03       		.uleb128 0x3
 3503 004e 0E       		.uleb128 0xe
 3504 004f 0B       		.uleb128 0xb
 3505 0050 0B       		.uleb128 0xb
 3506 0051 3A       		.uleb128 0x3a
 3507 0052 0B       		.uleb128 0xb
 3508 0053 3B       		.uleb128 0x3b
 3509 0054 0B       		.uleb128 0xb
 3510 0055 01       		.uleb128 0x1
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 96


 3511 0056 13       		.uleb128 0x13
 3512 0057 00       		.byte	0
 3513 0058 00       		.byte	0
 3514 0059 08       		.uleb128 0x8
 3515 005a 0D       		.uleb128 0xd
 3516 005b 00       		.byte	0
 3517 005c 03       		.uleb128 0x3
 3518 005d 0E       		.uleb128 0xe
 3519 005e 3A       		.uleb128 0x3a
 3520 005f 0B       		.uleb128 0xb
 3521 0060 3B       		.uleb128 0x3b
 3522 0061 0B       		.uleb128 0xb
 3523 0062 49       		.uleb128 0x49
 3524 0063 13       		.uleb128 0x13
 3525 0064 38       		.uleb128 0x38
 3526 0065 0B       		.uleb128 0xb
 3527 0066 00       		.byte	0
 3528 0067 00       		.byte	0
 3529 0068 09       		.uleb128 0x9
 3530 0069 0D       		.uleb128 0xd
 3531 006a 00       		.byte	0
 3532 006b 03       		.uleb128 0x3
 3533 006c 0E       		.uleb128 0xe
 3534 006d 3A       		.uleb128 0x3a
 3535 006e 0B       		.uleb128 0xb
 3536 006f 3B       		.uleb128 0x3b
 3537 0070 05       		.uleb128 0x5
 3538 0071 49       		.uleb128 0x49
 3539 0072 13       		.uleb128 0x13
 3540 0073 38       		.uleb128 0x38
 3541 0074 0B       		.uleb128 0xb
 3542 0075 00       		.byte	0
 3543 0076 00       		.byte	0
 3544 0077 0A       		.uleb128 0xa
 3545 0078 13       		.uleb128 0x13
 3546 0079 01       		.byte	0x1
 3547 007a 03       		.uleb128 0x3
 3548 007b 0E       		.uleb128 0xe
 3549 007c 0B       		.uleb128 0xb
 3550 007d 0B       		.uleb128 0xb
 3551 007e 3A       		.uleb128 0x3a
 3552 007f 0B       		.uleb128 0xb
 3553 0080 3B       		.uleb128 0x3b
 3554 0081 05       		.uleb128 0x5
 3555 0082 01       		.uleb128 0x1
 3556 0083 13       		.uleb128 0x13
 3557 0084 00       		.byte	0
 3558 0085 00       		.byte	0
 3559 0086 0B       		.uleb128 0xb
 3560 0087 01       		.uleb128 0x1
 3561 0088 01       		.byte	0x1
 3562 0089 49       		.uleb128 0x49
 3563 008a 13       		.uleb128 0x13
 3564 008b 01       		.uleb128 0x1
 3565 008c 13       		.uleb128 0x13
 3566 008d 00       		.byte	0
 3567 008e 00       		.byte	0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 97


 3568 008f 0C       		.uleb128 0xc
 3569 0090 21       		.uleb128 0x21
 3570 0091 00       		.byte	0
 3571 0092 49       		.uleb128 0x49
 3572 0093 13       		.uleb128 0x13
 3573 0094 2F       		.uleb128 0x2f
 3574 0095 0B       		.uleb128 0xb
 3575 0096 00       		.byte	0
 3576 0097 00       		.byte	0
 3577 0098 0D       		.uleb128 0xd
 3578 0099 2E       		.uleb128 0x2e
 3579 009a 00       		.byte	0
 3580 009b 3F       		.uleb128 0x3f
 3581 009c 19       		.uleb128 0x19
 3582 009d 03       		.uleb128 0x3
 3583 009e 0E       		.uleb128 0xe
 3584 009f 3A       		.uleb128 0x3a
 3585 00a0 0B       		.uleb128 0xb
 3586 00a1 3B       		.uleb128 0x3b
 3587 00a2 0B       		.uleb128 0xb
 3588 00a3 27       		.uleb128 0x27
 3589 00a4 19       		.uleb128 0x19
 3590 00a5 11       		.uleb128 0x11
 3591 00a6 01       		.uleb128 0x1
 3592 00a7 12       		.uleb128 0x12
 3593 00a8 06       		.uleb128 0x6
 3594 00a9 40       		.uleb128 0x40
 3595 00aa 18       		.uleb128 0x18
 3596 00ab 9642     		.uleb128 0x2116
 3597 00ad 19       		.uleb128 0x19
 3598 00ae 00       		.byte	0
 3599 00af 00       		.byte	0
 3600 00b0 0E       		.uleb128 0xe
 3601 00b1 2E       		.uleb128 0x2e
 3602 00b2 01       		.byte	0x1
 3603 00b3 3F       		.uleb128 0x3f
 3604 00b4 19       		.uleb128 0x19
 3605 00b5 03       		.uleb128 0x3
 3606 00b6 0E       		.uleb128 0xe
 3607 00b7 3A       		.uleb128 0x3a
 3608 00b8 0B       		.uleb128 0xb
 3609 00b9 3B       		.uleb128 0x3b
 3610 00ba 05       		.uleb128 0x5
 3611 00bb 27       		.uleb128 0x27
 3612 00bc 19       		.uleb128 0x19
 3613 00bd 11       		.uleb128 0x11
 3614 00be 01       		.uleb128 0x1
 3615 00bf 12       		.uleb128 0x12
 3616 00c0 06       		.uleb128 0x6
 3617 00c1 40       		.uleb128 0x40
 3618 00c2 18       		.uleb128 0x18
 3619 00c3 9642     		.uleb128 0x2116
 3620 00c5 19       		.uleb128 0x19
 3621 00c6 01       		.uleb128 0x1
 3622 00c7 13       		.uleb128 0x13
 3623 00c8 00       		.byte	0
 3624 00c9 00       		.byte	0
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 98


 3625 00ca 0F       		.uleb128 0xf
 3626 00cb 34       		.uleb128 0x34
 3627 00cc 00       		.byte	0
 3628 00cd 03       		.uleb128 0x3
 3629 00ce 0E       		.uleb128 0xe
 3630 00cf 3A       		.uleb128 0x3a
 3631 00d0 0B       		.uleb128 0xb
 3632 00d1 3B       		.uleb128 0x3b
 3633 00d2 05       		.uleb128 0x5
 3634 00d3 49       		.uleb128 0x49
 3635 00d4 13       		.uleb128 0x13
 3636 00d5 02       		.uleb128 0x2
 3637 00d6 18       		.uleb128 0x18
 3638 00d7 00       		.byte	0
 3639 00d8 00       		.byte	0
 3640 00d9 10       		.uleb128 0x10
 3641 00da 34       		.uleb128 0x34
 3642 00db 00       		.byte	0
 3643 00dc 03       		.uleb128 0x3
 3644 00dd 08       		.uleb128 0x8
 3645 00de 3A       		.uleb128 0x3a
 3646 00df 0B       		.uleb128 0xb
 3647 00e0 3B       		.uleb128 0x3b
 3648 00e1 05       		.uleb128 0x5
 3649 00e2 49       		.uleb128 0x49
 3650 00e3 13       		.uleb128 0x13
 3651 00e4 02       		.uleb128 0x2
 3652 00e5 18       		.uleb128 0x18
 3653 00e6 00       		.byte	0
 3654 00e7 00       		.byte	0
 3655 00e8 11       		.uleb128 0x11
 3656 00e9 26       		.uleb128 0x26
 3657 00ea 00       		.byte	0
 3658 00eb 49       		.uleb128 0x49
 3659 00ec 13       		.uleb128 0x13
 3660 00ed 00       		.byte	0
 3661 00ee 00       		.byte	0
 3662 00ef 12       		.uleb128 0x12
 3663 00f0 05       		.uleb128 0x5
 3664 00f1 00       		.byte	0
 3665 00f2 03       		.uleb128 0x3
 3666 00f3 0E       		.uleb128 0xe
 3667 00f4 3A       		.uleb128 0x3a
 3668 00f5 0B       		.uleb128 0xb
 3669 00f6 3B       		.uleb128 0x3b
 3670 00f7 05       		.uleb128 0x5
 3671 00f8 49       		.uleb128 0x49
 3672 00f9 13       		.uleb128 0x13
 3673 00fa 02       		.uleb128 0x2
 3674 00fb 18       		.uleb128 0x18
 3675 00fc 00       		.byte	0
 3676 00fd 00       		.byte	0
 3677 00fe 13       		.uleb128 0x13
 3678 00ff 2E       		.uleb128 0x2e
 3679 0100 01       		.byte	0x1
 3680 0101 3F       		.uleb128 0x3f
 3681 0102 19       		.uleb128 0x19
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 99


 3682 0103 03       		.uleb128 0x3
 3683 0104 0E       		.uleb128 0xe
 3684 0105 3A       		.uleb128 0x3a
 3685 0106 0B       		.uleb128 0xb
 3686 0107 3B       		.uleb128 0x3b
 3687 0108 05       		.uleb128 0x5
 3688 0109 27       		.uleb128 0x27
 3689 010a 19       		.uleb128 0x19
 3690 010b 49       		.uleb128 0x49
 3691 010c 13       		.uleb128 0x13
 3692 010d 11       		.uleb128 0x11
 3693 010e 01       		.uleb128 0x1
 3694 010f 12       		.uleb128 0x12
 3695 0110 06       		.uleb128 0x6
 3696 0111 40       		.uleb128 0x40
 3697 0112 18       		.uleb128 0x18
 3698 0113 9642     		.uleb128 0x2116
 3699 0115 19       		.uleb128 0x19
 3700 0116 01       		.uleb128 0x1
 3701 0117 13       		.uleb128 0x13
 3702 0118 00       		.byte	0
 3703 0119 00       		.byte	0
 3704 011a 14       		.uleb128 0x14
 3705 011b 2E       		.uleb128 0x2e
 3706 011c 00       		.byte	0
 3707 011d 03       		.uleb128 0x3
 3708 011e 0E       		.uleb128 0xe
 3709 011f 3A       		.uleb128 0x3a
 3710 0120 0B       		.uleb128 0xb
 3711 0121 3B       		.uleb128 0x3b
 3712 0122 05       		.uleb128 0x5
 3713 0123 27       		.uleb128 0x27
 3714 0124 19       		.uleb128 0x19
 3715 0125 11       		.uleb128 0x11
 3716 0126 01       		.uleb128 0x1
 3717 0127 12       		.uleb128 0x12
 3718 0128 06       		.uleb128 0x6
 3719 0129 40       		.uleb128 0x40
 3720 012a 18       		.uleb128 0x18
 3721 012b 9642     		.uleb128 0x2116
 3722 012d 19       		.uleb128 0x19
 3723 012e 00       		.byte	0
 3724 012f 00       		.byte	0
 3725 0130 15       		.uleb128 0x15
 3726 0131 2E       		.uleb128 0x2e
 3727 0132 00       		.byte	0
 3728 0133 3F       		.uleb128 0x3f
 3729 0134 19       		.uleb128 0x19
 3730 0135 03       		.uleb128 0x3
 3731 0136 0E       		.uleb128 0xe
 3732 0137 3A       		.uleb128 0x3a
 3733 0138 0B       		.uleb128 0xb
 3734 0139 3B       		.uleb128 0x3b
 3735 013a 05       		.uleb128 0x5
 3736 013b 27       		.uleb128 0x27
 3737 013c 19       		.uleb128 0x19
 3738 013d 11       		.uleb128 0x11
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 100


 3739 013e 01       		.uleb128 0x1
 3740 013f 12       		.uleb128 0x12
 3741 0140 06       		.uleb128 0x6
 3742 0141 40       		.uleb128 0x40
 3743 0142 18       		.uleb128 0x18
 3744 0143 9642     		.uleb128 0x2116
 3745 0145 19       		.uleb128 0x19
 3746 0146 00       		.byte	0
 3747 0147 00       		.byte	0
 3748 0148 16       		.uleb128 0x16
 3749 0149 2E       		.uleb128 0x2e
 3750 014a 00       		.byte	0
 3751 014b 03       		.uleb128 0x3
 3752 014c 0E       		.uleb128 0xe
 3753 014d 3A       		.uleb128 0x3a
 3754 014e 0B       		.uleb128 0xb
 3755 014f 3B       		.uleb128 0x3b
 3756 0150 05       		.uleb128 0x5
 3757 0151 27       		.uleb128 0x27
 3758 0152 19       		.uleb128 0x19
 3759 0153 11       		.uleb128 0x11
 3760 0154 01       		.uleb128 0x1
 3761 0155 12       		.uleb128 0x12
 3762 0156 06       		.uleb128 0x6
 3763 0157 40       		.uleb128 0x40
 3764 0158 18       		.uleb128 0x18
 3765 0159 9742     		.uleb128 0x2117
 3766 015b 19       		.uleb128 0x19
 3767 015c 00       		.byte	0
 3768 015d 00       		.byte	0
 3769 015e 17       		.uleb128 0x17
 3770 015f 34       		.uleb128 0x34
 3771 0160 00       		.byte	0
 3772 0161 03       		.uleb128 0x3
 3773 0162 0E       		.uleb128 0xe
 3774 0163 3A       		.uleb128 0x3a
 3775 0164 0B       		.uleb128 0xb
 3776 0165 3B       		.uleb128 0x3b
 3777 0166 0B       		.uleb128 0xb
 3778 0167 49       		.uleb128 0x49
 3779 0168 13       		.uleb128 0x13
 3780 0169 02       		.uleb128 0x2
 3781 016a 18       		.uleb128 0x18
 3782 016b 00       		.byte	0
 3783 016c 00       		.byte	0
 3784 016d 00       		.byte	0
 3785              		.section	.debug_aranges,"",%progbits
 3786 0000 8C000000 		.4byte	0x8c
 3787 0004 0200     		.2byte	0x2
 3788 0006 00000000 		.4byte	.Ldebug_info0
 3789 000a 04       		.byte	0x4
 3790 000b 00       		.byte	0
 3791 000c 0000     		.2byte	0
 3792 000e 0000     		.2byte	0
 3793 0010 00000000 		.4byte	.LFB0
 3794 0014 84020000 		.4byte	.LFE0-.LFB0
 3795 0018 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 101


 3796 001c 00030000 		.4byte	.LFE1-.LFB1
 3797 0020 00000000 		.4byte	.LFB2
 3798 0024 B8000000 		.4byte	.LFE2-.LFB2
 3799 0028 00000000 		.4byte	.LFB3
 3800 002c 70010000 		.4byte	.LFE3-.LFB3
 3801 0030 00000000 		.4byte	.LFB4
 3802 0034 40010000 		.4byte	.LFE4-.LFB4
 3803 0038 00000000 		.4byte	.LFB5
 3804 003c 58000000 		.4byte	.LFE5-.LFB5
 3805 0040 00000000 		.4byte	.LFB6
 3806 0044 D4000000 		.4byte	.LFE6-.LFB6
 3807 0048 00000000 		.4byte	.LFB7
 3808 004c 68000000 		.4byte	.LFE7-.LFB7
 3809 0050 00000000 		.4byte	.LFB8
 3810 0054 90000000 		.4byte	.LFE8-.LFB8
 3811 0058 00000000 		.4byte	.LFB9
 3812 005c 40000000 		.4byte	.LFE9-.LFB9
 3813 0060 00000000 		.4byte	.LFB10
 3814 0064 90000000 		.4byte	.LFE10-.LFB10
 3815 0068 00000000 		.4byte	.LFB11
 3816 006c 80020000 		.4byte	.LFE11-.LFB11
 3817 0070 00000000 		.4byte	.LFB12
 3818 0074 88010000 		.4byte	.LFE12-.LFB12
 3819 0078 00000000 		.4byte	.LFB13
 3820 007c D4000000 		.4byte	.LFE13-.LFB13
 3821 0080 00000000 		.4byte	.LFB14
 3822 0084 54000000 		.4byte	.LFE14-.LFB14
 3823 0088 00000000 		.4byte	0
 3824 008c 00000000 		.4byte	0
 3825              		.section	.debug_ranges,"",%progbits
 3826              	.Ldebug_ranges0:
 3827 0000 00000000 		.4byte	.LFB0
 3828 0004 84020000 		.4byte	.LFE0
 3829 0008 00000000 		.4byte	.LFB1
 3830 000c 00030000 		.4byte	.LFE1
 3831 0010 00000000 		.4byte	.LFB2
 3832 0014 B8000000 		.4byte	.LFE2
 3833 0018 00000000 		.4byte	.LFB3
 3834 001c 70010000 		.4byte	.LFE3
 3835 0020 00000000 		.4byte	.LFB4
 3836 0024 40010000 		.4byte	.LFE4
 3837 0028 00000000 		.4byte	.LFB5
 3838 002c 58000000 		.4byte	.LFE5
 3839 0030 00000000 		.4byte	.LFB6
 3840 0034 D4000000 		.4byte	.LFE6
 3841 0038 00000000 		.4byte	.LFB7
 3842 003c 68000000 		.4byte	.LFE7
 3843 0040 00000000 		.4byte	.LFB8
 3844 0044 90000000 		.4byte	.LFE8
 3845 0048 00000000 		.4byte	.LFB9
 3846 004c 40000000 		.4byte	.LFE9
 3847 0050 00000000 		.4byte	.LFB10
 3848 0054 90000000 		.4byte	.LFE10
 3849 0058 00000000 		.4byte	.LFB11
 3850 005c 80020000 		.4byte	.LFE11
 3851 0060 00000000 		.4byte	.LFB12
 3852 0064 88010000 		.4byte	.LFE12
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 102


 3853 0068 00000000 		.4byte	.LFB13
 3854 006c D4000000 		.4byte	.LFE13
 3855 0070 00000000 		.4byte	.LFB14
 3856 0074 54000000 		.4byte	.LFE14
 3857 0078 00000000 		.4byte	0
 3858 007c 00000000 		.4byte	0
 3859              		.section	.debug_line,"",%progbits
 3860              	.Ldebug_line0:
 3861 0000 6B030000 		.section	.debug_str,"MS",%progbits,1
 3861      02004D00 
 3861      00000201 
 3861      FB0E0D00 
 3861      01010101 
 3862              	.LASF87:
 3863 0000 433A5C55 		.ascii	"C:\\Users\\cps\\Documents\\kLab\\IoT\\CellBoard\\Ce"
 3863      73657273 
 3863      5C637073 
 3863      5C446F63 
 3863      756D656E 
 3864 002c 6C6C2042 		.ascii	"ll Board.cydsn\000"
 3864      6F617264 
 3864      2E637964 
 3864      736E00
 3865              	.LASF10:
 3866 003b 75696E74 		.ascii	"uint16\000"
 3866      313600
 3867              	.LASF79:
 3868 0042 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3868      48696253 
 3868      6C705265 
 3868      73746F72 
 3868      6500
 3869              	.LASF43:
 3870 0054 77616B65 		.ascii	"wakeupTrim0\000"
 3870      75705472 
 3870      696D3000 
 3871              	.LASF44:
 3872 0060 77616B65 		.ascii	"wakeupTrim1\000"
 3872      75705472 
 3872      696D3100 
 3873              	.LASF20:
 3874 006c 6D617374 		.ascii	"masterClkSrc\000"
 3874      6572436C 
 3874      6B537263 
 3874      00
 3875              	.LASF56:
 3876 0079 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3876      4D5F4241 
 3876      434B5550 
 3876      5F535452 
 3876      55435400 
 3877              	.LASF28:
 3878 008d 636C6B53 		.ascii	"clkSyncDiv\000"
 3878      796E6344 
 3878      697600
 3879              	.LASF60:
 3880 0098 4379506D 		.ascii	"CyPmRestoreClocks\000"
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 103


 3880      52657374 
 3880      6F726543 
 3880      6C6F636B 
 3880      7300
 3881              	.LASF7:
 3882 00aa 6C6F6E67 		.ascii	"long long unsigned int\000"
 3882      206C6F6E 
 3882      6720756E 
 3882      7369676E 
 3882      65642069 
 3883              	.LASF80:
 3884 00c1 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3884      4876694C 
 3884      76695361 
 3884      76654469 
 3884      7361626C 
 3885              	.LASF69:
 3886 00d7 746D7053 		.ascii	"tmpStatus\000"
 3886      74617475 
 3886      7300
 3887              	.LASF49:
 3888 00e1 6C766961 		.ascii	"lviaTrip\000"
 3888      54726970 
 3888      00
 3889              	.LASF22:
 3890 00ea 696D6F55 		.ascii	"imoUsbClk\000"
 3890      7362436C 
 3890      6B00
 3891              	.LASF76:
 3892 00f4 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3892      46747753 
 3892      6574496E 
 3892      74657276 
 3892      616C00
 3893              	.LASF50:
 3894 0107 68766961 		.ascii	"hviaEn\000"
 3894      456E00
 3895              	.LASF36:
 3896 010e 696C6F50 		.ascii	"iloPowerMode\000"
 3896      6F776572 
 3896      4D6F6465 
 3896      00
 3897              	.LASF6:
 3898 011b 6C6F6E67 		.ascii	"long long int\000"
 3898      206C6F6E 
 3898      6720696E 
 3898      7400
 3899              	.LASF0:
 3900 0129 7369676E 		.ascii	"signed char\000"
 3900      65642063 
 3900      68617200 
 3901              	.LASF29:
 3902 0135 636C6B42 		.ascii	"clkBusDiv\000"
 3902      75734469 
 3902      7600
 3903              	.LASF65:
 3904 013f 696E7465 		.ascii	"interruptState\000"
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 104


 3904      72727570 
 3904      74537461 
 3904      746500
 3905              	.LASF27:
 3906 014e 696D6F32 		.ascii	"imo2x\000"
 3906      7800
 3907              	.LASF4:
 3908 0154 6C6F6E67 		.ascii	"long int\000"
 3908      20696E74 
 3908      00
 3909              	.LASF81:
 3910 015d 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3910      4876694C 
 3910      76695265 
 3910      73746F72 
 3910      6500
 3911              	.LASF9:
 3912 016f 75696E74 		.ascii	"uint8\000"
 3912      3800
 3913              	.LASF13:
 3914 0175 646F7562 		.ascii	"double\000"
 3914      6C6500
 3915              	.LASF86:
 3916 017c 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3916      6E657261 
 3916      7465645F 
 3916      536F7572 
 3916      63655C50 
 3917              	.LASF11:
 3918 019c 75696E74 		.ascii	"uint32\000"
 3918      333200
 3919              	.LASF31:
 3920 01a3 786D687A 		.ascii	"xmhzEnableState\000"
 3920      456E6162 
 3920      6C655374 
 3920      61746500 
 3921              	.LASF71:
 3922 01b3 4379506D 		.ascii	"CyPmHibRestore\000"
 3922      48696252 
 3922      6573746F 
 3922      726500
 3923              	.LASF67:
 3924 01c2 6D61736B 		.ascii	"mask\000"
 3924      00
 3925              	.LASF53:
 3926 01c7 696D6F41 		.ascii	"imoActFreq\000"
 3926      63744672 
 3926      657100
 3927              	.LASF8:
 3928 01d2 756E7369 		.ascii	"unsigned int\000"
 3928      676E6564 
 3928      20696E74 
 3928      00
 3929              	.LASF45:
 3930 01df 73636374 		.ascii	"scctData\000"
 3930      44617461 
 3930      00
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 105


 3931              	.LASF21:
 3932 01e8 696D6F46 		.ascii	"imoFreq\000"
 3932      72657100 
 3933              	.LASF5:
 3934 01f0 6C6F6E67 		.ascii	"long unsigned int\000"
 3934      20756E73 
 3934      69676E65 
 3934      6420696E 
 3934      7400
 3935              	.LASF46:
 3936 0202 6C766964 		.ascii	"lvidEn\000"
 3936      456E00
 3937              	.LASF34:
 3938 0209 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3938      436C6F63 
 3938      6B426163 
 3938      6B757053 
 3938      74727563 
 3939              	.LASF35:
 3940 021f 6379506D 		.ascii	"cyPmBackupStruct\000"
 3940      4261636B 
 3940      75705374 
 3940      72756374 
 3940      00
 3941              	.LASF33:
 3942 0230 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3942      4D5F434C 
 3942      4F434B5F 
 3942      4241434B 
 3942      55505F53 
 3943              	.LASF3:
 3944 024a 73686F72 		.ascii	"short unsigned int\000"
 3944      7420756E 
 3944      7369676E 
 3944      65642069 
 3944      6E7400
 3945              	.LASF73:
 3946 025d 63747749 		.ascii	"ctwInterval\000"
 3946      6E746572 
 3946      76616C00 
 3947              	.LASF40:
 3948 0269 77616B65 		.ascii	"wakeupCfg0\000"
 3948      75704366 
 3948      673000
 3949              	.LASF41:
 3950 0274 77616B65 		.ascii	"wakeupCfg1\000"
 3950      75704366 
 3950      673100
 3951              	.LASF42:
 3952 027f 77616B65 		.ascii	"wakeupCfg2\000"
 3952      75704366 
 3952      673200
 3953              	.LASF58:
 3954 028a 636C6B42 		.ascii	"clkBusDivTmp\000"
 3954      75734469 
 3954      76546D70 
 3954      00
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 106


 3955              	.LASF55:
 3956 0297 626F6F73 		.ascii	"boostRefExt\000"
 3956      74526566 
 3956      45787400 
 3957              	.LASF26:
 3958 02a3 636C6B49 		.ascii	"clkImoSrc\000"
 3958      6D6F5372 
 3958      6300
 3959              	.LASF74:
 3960 02ad 4379506D 		.ascii	"CyPmSaveClocks\000"
 3960      53617665 
 3960      436C6F63 
 3960      6B7300
 3961              	.LASF39:
 3962 02bc 736C7054 		.ascii	"slpTrBypass\000"
 3962      72427970 
 3962      61737300 
 3963              	.LASF17:
 3964 02c8 73697A65 		.ascii	"sizetype\000"
 3964      74797065 
 3964      00
 3965              	.LASF59:
 3966 02d1 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3966      496D6F46 
 3966      7265714D 
 3966      687A3252 
 3966      656700
 3967              	.LASF18:
 3968 02e4 656E436C 		.ascii	"enClkA\000"
 3968      6B4100
 3969              	.LASF19:
 3970 02eb 656E436C 		.ascii	"enClkD\000"
 3970      6B4400
 3971              	.LASF63:
 3972 02f2 77616B65 		.ascii	"wakeupSource\000"
 3972      7570536F 
 3972      75726365 
 3972      00
 3973              	.LASF85:
 3974 02ff 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 3974      4320342E 
 3974      392E3320 
 3974      32303135 
 3974      30333033 
 3975 0332 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 3975      20726576 
 3975      6973696F 
 3975      6E203232 
 3975      31323230 
 3976 0365 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3976      66756E63 
 3976      74696F6E 
 3976      2D736563 
 3976      74696F6E 
 3977              	.LASF25:
 3978 038d 696D6F43 		.ascii	"imoClkSrc\000"
 3978      6C6B5372 
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 107


 3978      6300
 3979              	.LASF12:
 3980 0397 666C6F61 		.ascii	"float\000"
 3980      7400
 3981              	.LASF64:
 3982 039d 4379506D 		.ascii	"CyPmSleep\000"
 3982      536C6565 
 3982      7000
 3983              	.LASF51:
 3984 03a7 6C766964 		.ascii	"lvidRst\000"
 3984      52737400 
 3985              	.LASF61:
 3986 03af 4379506D 		.ascii	"CyPmAltAct\000"
 3986      416C7441 
 3986      637400
 3987              	.LASF16:
 3988 03ba 72656738 		.ascii	"reg8\000"
 3988      00
 3989              	.LASF75:
 3990 03bf 4379506D 		.ascii	"CyPmOppsSet\000"
 3990      4F707073 
 3990      53657400 
 3991              	.LASF1:
 3992 03cb 756E7369 		.ascii	"unsigned char\000"
 3992      676E6564 
 3992      20636861 
 3992      7200
 3993              	.LASF83:
 3994 03d9 6379506D 		.ascii	"cyPmClockBackup\000"
 3994      436C6F63 
 3994      6B426163 
 3994      6B757000 
 3995              	.LASF30:
 3996 03e9 706C6C45 		.ascii	"pllEnableState\000"
 3996      6E61626C 
 3996      65537461 
 3996      746500
 3997              	.LASF37:
 3998 03f8 696C6F31 		.ascii	"ilo1kEnable\000"
 3998      6B456E61 
 3998      626C6500 
 3999              	.LASF2:
 4000 0404 73686F72 		.ascii	"short int\000"
 4000      7420696E 
 4000      7400
 4001              	.LASF78:
 4002 040e 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4002      48696253 
 4002      6C705361 
 4002      76655365 
 4002      7400
 4003              	.LASF38:
 4004 0420 696C6F31 		.ascii	"ilo100kEnable\000"
 4004      30306B45 
 4004      6E61626C 
 4004      6500
 4005              	.LASF14:
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 108


 4006 042e 63686172 		.ascii	"char\000"
 4006      00
 4007              	.LASF54:
 4008 0433 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4008      63744672 
 4008      65713132 
 4008      4D687A00 
 4009              	.LASF66:
 4010 0443 4379506D 		.ascii	"CyPmHibernate\000"
 4010      48696265 
 4010      726E6174 
 4010      6500
 4011              	.LASF77:
 4012 0451 66747749 		.ascii	"ftwInterval\000"
 4012      6E746572 
 4012      76616C00 
 4013              	.LASF84:
 4014 045d 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4014      496D6F46 
 4014      72657152 
 4014      6567324D 
 4014      687A00
 4015              	.LASF88:
 4016 0470 4379506D 		.ascii	"CyPmReadStatus\000"
 4016      52656164 
 4016      53746174 
 4016      757300
 4017              	.LASF32:
 4018 047f 636C6B44 		.ascii	"clkDistDelay\000"
 4018      69737444 
 4018      656C6179 
 4018      00
 4019              	.LASF72:
 4020 048c 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4020      43747753 
 4020      6574496E 
 4020      74657276 
 4020      616C00
 4021              	.LASF57:
 4022 049f 73746174 		.ascii	"status\000"
 4022      757300
 4023              	.LASF48:
 4024 04a6 6C766961 		.ascii	"lviaEn\000"
 4024      456E00
 4025              	.LASF70:
 4026 04ad 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4026      48696253 
 4026      61766553 
 4026      657400
 4027              	.LASF62:
 4028 04bc 77616B65 		.ascii	"wakeupTime\000"
 4028      75705469 
 4028      6D6500
 4029              	.LASF15:
 4030 04c7 63797374 		.ascii	"cystatus\000"
 4030      61747573 
 4030      00
ARM GAS  C:\Users\cps\AppData\Local\Temp\cclOAv2f.s 			page 109


 4031              	.LASF23:
 4032 04d0 666C6173 		.ascii	"flashWaitCycles\000"
 4032      68576169 
 4032      74437963 
 4032      6C657300 
 4033              	.LASF52:
 4034 04e0 6C766961 		.ascii	"lviaRst\000"
 4034      52737400 
 4035              	.LASF82:
 4036 04e8 6379506D 		.ascii	"cyPmBackup\000"
 4036      4261636B 
 4036      757000
 4037              	.LASF47:
 4038 04f3 6C766964 		.ascii	"lvidTrip\000"
 4038      54726970 
 4038      00
 4039              	.LASF24:
 4040 04fc 696D6F45 		.ascii	"imoEnable\000"
 4040      6E61626C 
 4040      6500
 4041              	.LASF68:
 4042 0506 696E7465 		.ascii	"interruptStatus\000"
 4042      72727570 
 4042      74537461 
 4042      74757300 
 4043              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
