# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testSystem_time_synth.v" \
"../../../../../tp2_uart.srcs/sources_1/new/baudrate_test.v" \
"../../../../../tp2_uart.srcs/sources_1/new/transmisor_test.v" \
"../../../../../tp2_uart.srcs/sim_1/new/testSystem.v" \

# Do not sort compile order
nosort
