#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5952fb6f4f30 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x5952fb787f30_0 .var "clk", 0 0;
v0x5952fb787ff0_0 .net "current_state", 2 0, L_0x5952fb79c160;  1 drivers
v0x5952fb7880e0_0 .net "data_bus_output", 15 0, L_0x5952fb7886c0;  1 drivers
v0x5952fb7881e0_0 .net "data_output", 15 0, v0x5952fb7870a0_0;  1 drivers
v0x5952fb7882b0_0 .net "flags_bus_output", 3 0, L_0x5952fb7887a0;  1 drivers
v0x5952fb788350_0 .net "opcode_bus_output", 15 0, L_0x5952fb75faa0;  1 drivers
v0x5952fb788420_0 .net "operand_bus_output", 15 0, L_0x5952fb75c1b0;  1 drivers
v0x5952fb7884f0_0 .net "pc_output", 15 0, L_0x5952fb79ab90;  1 drivers
v0x5952fb788590_0 .var "reset", 0 0;
E_0x5952fb6c0480 .event negedge, v0x5952fb747f80_0;
S_0x5952fb6f45d0 .scope module, "uut" "processor_verilog" 2 22, 3 12 0, S_0x5952fb6f4f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
    .port_info 7 /OUTPUT 16 "data_bus_output";
    .port_info 8 /OUTPUT 4 "flags_bus_output";
P_0x5952fb75e620 .param/l "S1" 1 3 92, C4<001>;
P_0x5952fb75e660 .param/l "S2" 1 3 93, C4<010>;
P_0x5952fb75e6a0 .param/l "S3" 1 3 94, C4<011>;
P_0x5952fb75e6e0 .param/l "START" 1 3 91, C4<000>;
L_0x5952fb75faa0 .functor BUFZ 16, v0x5952fb786420_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5952fb75c1b0 .functor BUFZ 16, v0x5952fb7864e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x701fc1850c78 .resolv tri, v0x5952fb786380_0, L_0x5952fb789080, L_0x5952fb79aaa0, L_0x5952fb79b2a0, L_0x5952fb79b910, L_0x5952fb79c020;
L_0x5952fb7886c0 .functor BUFZ 16, RS_0x701fc1850c78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5952fb7887a0 .functor BUFZ 4, v0x5952fb6f7150_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5952fb79c160 .functor BUFZ 3, v0x5952fb786d30_0, C4<000>, C4<000>, C4<000>;
v0x5952fb786b30_0 .var "alu_read_enable", 0 0;
v0x5952fb786bf0_0 .var "alu_write_enable", 0 0;
v0x5952fb786c90_0 .net "clk", 0 0, v0x5952fb787f30_0;  1 drivers
v0x5952fb786d30_0 .var "current_state", 2 0;
v0x5952fb786dd0_0 .net "current_state_output", 2 0, L_0x5952fb79c160;  alias, 1 drivers
v0x5952fb786f00_0 .net8 "data_bus", 15 0, RS_0x701fc1850c78;  6 drivers
v0x5952fb786fc0_0 .net "data_bus_output", 15 0, L_0x5952fb7886c0;  alias, 1 drivers
v0x5952fb7870a0_0 .var "data_output", 15 0;
v0x5952fb787180_0 .net "flags_bus", 3 0, v0x5952fb6f7150_0;  1 drivers
v0x5952fb787240_0 .net "flags_bus_output", 3 0, L_0x5952fb7887a0;  alias, 1 drivers
v0x5952fb787320_0 .var "next_state", 2 0;
v0x5952fb787400_0 .net "opcode_bus", 15 0, v0x5952fb786420_0;  1 drivers
v0x5952fb7874c0_0 .net "opcode_bus_output", 15 0, L_0x5952fb75faa0;  alias, 1 drivers
v0x5952fb7875a0_0 .net "operand_bus", 15 0, v0x5952fb7864e0_0;  1 drivers
v0x5952fb7876f0_0 .net "operand_bus_output", 15 0, L_0x5952fb75c1b0;  alias, 1 drivers
v0x5952fb7877d0_0 .var "pc_enable", 0 0;
v0x5952fb787870_0 .net "pc_output", 15 0, L_0x5952fb79ab90;  alias, 1 drivers
v0x5952fb787a20_0 .var "pc_read_enable", 0 0;
v0x5952fb787af0_0 .var "ram_read_enable", 0 0;
v0x5952fb787bc0_0 .var "ram_write_enable", 0 0;
v0x5952fb787c90_0 .net "reset", 0 0, v0x5952fb788590_0;  1 drivers
v0x5952fb787d30_0 .var "rom_enable", 0 0;
v0x5952fb787e00_0 .var "rom_read_data_enable", 0 0;
E_0x5952fb6f9ee0 .event edge, v0x5952fb786d30_0, v0x5952fb77e680_0, v0x5952fb781c40_0;
E_0x5952fb6e3a10 .event edge, v0x5952fb786d30_0;
S_0x5952fb6f48f0 .scope module, "alu" "alu_register_verilog" 3 43, 4 8 0, S_0x5952fb6f45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "reg_write_data";
    .port_info 5 /OUTPUT 16 "reg_read_data";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 4 "alu_flags";
v0x5952fb780e00_0 .net *"_ivl_10", 0 0, L_0x5952fb788d70;  1 drivers
o0x701fc1850b88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb780ee0_0 name=_ivl_14
v0x5952fb780fc0_0 .net *"_ivl_7", 3 0, L_0x5952fb788cd0;  1 drivers
L_0x701fc14d0018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5952fb7810b0_0 .net/2u *"_ivl_8", 3 0, L_0x701fc14d0018;  1 drivers
v0x5952fb781190_0 .net "alu_addr_1", 3 0, L_0x5952fb788940;  1 drivers
v0x5952fb781250_0 .net "alu_addr_2", 3 0, L_0x5952fb7889e0;  1 drivers
v0x5952fb781320_0 .net "alu_addr_3", 3 0, L_0x5952fb788ad0;  1 drivers
v0x5952fb7813f0_0 .net "alu_flags", 3 0, v0x5952fb6f7150_0;  alias, 1 drivers
v0x5952fb7814c0_0 .net "alu_result", 15 0, v0x5952fb74f1f0_0;  1 drivers
v0x5952fb781590_0 .net "clk", 0 0, v0x5952fb787f30_0;  alias, 1 drivers
v0x5952fb781630_0 .net "final_write_data", 15 0, L_0x5952fb788eb0;  1 drivers
v0x5952fb7816d0_0 .net "opcode", 15 0, v0x5952fb786420_0;  alias, 1 drivers
v0x5952fb7817c0_0 .net "operand", 15 0, v0x5952fb7864e0_0;  alias, 1 drivers
v0x5952fb7818a0_0 .net "read_enable", 0 0, v0x5952fb786b30_0;  1 drivers
v0x5952fb781960_0 .net "reg_a_data", 15 0, L_0x5952fb799590;  1 drivers
v0x5952fb781a70_0 .net "reg_b_data", 15 0, L_0x5952fb799bc0;  1 drivers
v0x5952fb781b80_0 .net "reg_out_port", 15 0, L_0x5952fb79a4d0;  1 drivers
v0x5952fb781c40_0 .net8 "reg_read_data", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb781d00_0 .net8 "reg_write_data", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb781dc0_0 .net "reset", 0 0, v0x5952fb788590_0;  alias, 1 drivers
v0x5952fb781eb0_0 .net "write_enable", 0 0, v0x5952fb786bf0_0;  1 drivers
L_0x5952fb788940 .part v0x5952fb7864e0_0, 0, 4;
L_0x5952fb7889e0 .part v0x5952fb7864e0_0, 8, 4;
L_0x5952fb788ad0 .part v0x5952fb786420_0, 0, 4;
L_0x5952fb788cd0 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb788d70 .cmp/eq 4, L_0x5952fb788cd0, L_0x701fc14d0018;
L_0x5952fb788eb0 .functor MUXZ 16, RS_0x701fc1850c78, v0x5952fb74f1f0_0, L_0x5952fb788d70, C4<>;
L_0x5952fb789080 .functor MUXZ 16, o0x701fc1850b88, L_0x5952fb79a4d0, v0x5952fb786b30_0, C4<>;
S_0x5952fb6f4c10 .scope module, "alu" "alu_verilog" 4 61, 5 9 0, S_0x5952fb6f48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5952fb75c2d0_0 .net "a", 15 0, L_0x5952fb799590;  alias, 1 drivers
v0x5952fb75a7e0_0 .net "alu_op_operation", 3 0, L_0x5952fb79a6b0;  1 drivers
v0x5952fb758600_0 .net "alu_op_select", 3 0, L_0x5952fb79a610;  1 drivers
v0x5952fb7563d0_0 .net "b", 15 0, L_0x5952fb799bc0;  alias, 1 drivers
v0x5952fb74f1f0_0 .var "c", 15 0;
v0x5952fb747f80_0 .net "clk", 0 0, v0x5952fb787f30_0;  alias, 1 drivers
v0x5952fb6f7150_0 .var "flags", 3 0;
v0x5952fb77e680_0 .net "opcode", 15 0, v0x5952fb786420_0;  alias, 1 drivers
v0x5952fb77e760_0 .var "operation_result", 16 0;
v0x5952fb77e840_0 .net "reset", 0 0, v0x5952fb788590_0;  alias, 1 drivers
E_0x5952fb766190/0 .event edge, v0x5952fb77e840_0, v0x5952fb758600_0, v0x5952fb75a7e0_0, v0x5952fb75c2d0_0;
E_0x5952fb766190/1 .event edge, v0x5952fb7563d0_0, v0x5952fb77e760_0;
E_0x5952fb766190 .event/or E_0x5952fb766190/0, E_0x5952fb766190/1;
L_0x5952fb79a610 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb79a6b0 .part v0x5952fb786420_0, 8, 4;
S_0x5952fb77e9e0 .scope module, "register" "dual_read_register_verilog" 4 47, 6 17 0, S_0x5952fb6f48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 16 "read_data_1";
    .port_info 9 /OUTPUT 16 "read_data_2";
    .port_info 10 /OUTPUT 16 "read_data_reg";
L_0x5952fb799f40 .functor OR 1, L_0x5952fb799e00, L_0x5952fb79a050, C4<0>, C4<0>;
v0x5952fb77ebb0_0 .net *"_ivl_1", 3 0, L_0x5952fb7891c0;  1 drivers
L_0x701fc14d00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb77ecb0_0 .net *"_ivl_11", 1 0, L_0x701fc14d00a8;  1 drivers
L_0x701fc14d00f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5952fb77ed90_0 .net/2u *"_ivl_12", 15 0, L_0x701fc14d00f0;  1 drivers
v0x5952fb77ee50_0 .net *"_ivl_17", 3 0, L_0x5952fb799720;  1 drivers
L_0x701fc14d0138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5952fb77ef30_0 .net/2u *"_ivl_18", 3 0, L_0x701fc14d0138;  1 drivers
L_0x701fc14d0060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5952fb77f010_0 .net/2u *"_ivl_2", 3 0, L_0x701fc14d0060;  1 drivers
v0x5952fb77f0f0_0 .net *"_ivl_20", 0 0, L_0x5952fb799850;  1 drivers
v0x5952fb77f1b0_0 .net *"_ivl_22", 15 0, L_0x5952fb799990;  1 drivers
v0x5952fb77f290_0 .net *"_ivl_24", 5 0, L_0x5952fb799a80;  1 drivers
L_0x701fc14d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb77f370_0 .net *"_ivl_27", 1 0, L_0x701fc14d0180;  1 drivers
L_0x701fc14d01c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5952fb77f450_0 .net/2u *"_ivl_28", 15 0, L_0x701fc14d01c8;  1 drivers
v0x5952fb77f530_0 .net *"_ivl_33", 7 0, L_0x5952fb799d60;  1 drivers
L_0x701fc14d0210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5952fb77f610_0 .net/2u *"_ivl_34", 7 0, L_0x701fc14d0210;  1 drivers
v0x5952fb77f6f0_0 .net *"_ivl_36", 0 0, L_0x5952fb799e00;  1 drivers
v0x5952fb77f7b0_0 .net *"_ivl_39", 7 0, L_0x5952fb799fb0;  1 drivers
v0x5952fb77f890_0 .net *"_ivl_4", 0 0, L_0x5952fb789260;  1 drivers
L_0x701fc14d0258 .functor BUFT 1, C4<10010001>, C4<0>, C4<0>, C4<0>;
v0x5952fb77f950_0 .net/2u *"_ivl_40", 7 0, L_0x701fc14d0258;  1 drivers
v0x5952fb77fa30_0 .net *"_ivl_42", 0 0, L_0x5952fb79a050;  1 drivers
v0x5952fb77faf0_0 .net *"_ivl_45", 0 0, L_0x5952fb799f40;  1 drivers
v0x5952fb77fbb0_0 .net *"_ivl_46", 15 0, L_0x5952fb79a260;  1 drivers
v0x5952fb77fc90_0 .net *"_ivl_48", 5 0, L_0x5952fb79a300;  1 drivers
L_0x701fc14d02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb77fd70_0 .net *"_ivl_51", 1 0, L_0x701fc14d02a0;  1 drivers
o0x701fc1850768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb77fe50_0 name=_ivl_52
v0x5952fb77ff30_0 .net *"_ivl_6", 15 0, L_0x5952fb7893a0;  1 drivers
v0x5952fb780010_0 .net *"_ivl_8", 5 0, L_0x5952fb789440;  1 drivers
v0x5952fb7800f0_0 .net "addr_1", 3 0, L_0x5952fb788940;  alias, 1 drivers
v0x5952fb7801d0_0 .net "addr_2", 3 0, L_0x5952fb7889e0;  alias, 1 drivers
v0x5952fb7802b0_0 .net "addr_3", 3 0, L_0x5952fb788ad0;  alias, 1 drivers
v0x5952fb780390_0 .net "clk", 0 0, v0x5952fb787f30_0;  alias, 1 drivers
v0x5952fb780430_0 .var/i "i", 31 0;
v0x5952fb7804f0_0 .net "opcode", 15 0, v0x5952fb786420_0;  alias, 1 drivers
v0x5952fb7805b0_0 .net "read_data_1", 15 0, L_0x5952fb799590;  alias, 1 drivers
v0x5952fb780650_0 .net "read_data_2", 15 0, L_0x5952fb799bc0;  alias, 1 drivers
v0x5952fb780900_0 .net "read_data_reg", 15 0, L_0x5952fb79a4d0;  alias, 1 drivers
v0x5952fb7809c0 .array "registers", 15 0, 15 0;
v0x5952fb780a80_0 .net "reset", 0 0, v0x5952fb788590_0;  alias, 1 drivers
v0x5952fb780b20_0 .net "write_data", 15 0, L_0x5952fb788eb0;  alias, 1 drivers
v0x5952fb780be0_0 .net "write_enable", 0 0, v0x5952fb786bf0_0;  alias, 1 drivers
E_0x5952fb764a00 .event posedge, v0x5952fb77e840_0, v0x5952fb747f80_0;
L_0x5952fb7891c0 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb789260 .cmp/eq 4, L_0x5952fb7891c0, L_0x701fc14d0060;
L_0x5952fb7893a0 .array/port v0x5952fb7809c0, L_0x5952fb789440;
L_0x5952fb789440 .concat [ 4 2 0 0], L_0x5952fb788940, L_0x701fc14d00a8;
L_0x5952fb799590 .functor MUXZ 16, L_0x701fc14d00f0, L_0x5952fb7893a0, L_0x5952fb789260, C4<>;
L_0x5952fb799720 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb799850 .cmp/eq 4, L_0x5952fb799720, L_0x701fc14d0138;
L_0x5952fb799990 .array/port v0x5952fb7809c0, L_0x5952fb799a80;
L_0x5952fb799a80 .concat [ 4 2 0 0], L_0x5952fb7889e0, L_0x701fc14d0180;
L_0x5952fb799bc0 .functor MUXZ 16, L_0x701fc14d01c8, L_0x5952fb799990, L_0x5952fb799850, C4<>;
L_0x5952fb799d60 .part v0x5952fb786420_0, 8, 8;
L_0x5952fb799e00 .cmp/eq 8, L_0x5952fb799d60, L_0x701fc14d0210;
L_0x5952fb799fb0 .part v0x5952fb786420_0, 8, 8;
L_0x5952fb79a050 .cmp/eq 8, L_0x5952fb799fb0, L_0x701fc14d0258;
L_0x5952fb79a260 .array/port v0x5952fb7809c0, L_0x5952fb79a300;
L_0x5952fb79a300 .concat [ 4 2 0 0], L_0x5952fb788ad0, L_0x701fc14d02a0;
L_0x5952fb79a4d0 .functor MUXZ 16, o0x701fc1850768, L_0x5952fb79a260, L_0x5952fb799f40, C4<>;
S_0x5952fb782080 .scope module, "pc" "pc_verilog" 3 55, 7 10 0, S_0x5952fb6f45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /INPUT 4 "flags";
    .port_info 7 /INPUT 1 "read_enable";
    .port_info 8 /OUTPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "pc_debug_output";
P_0x5952fb764d40 .param/l "PC_JMP" 1 7 23, C4<0000>;
P_0x5952fb764d80 .param/l "PC_JMPC" 1 7 25, C4<0010>;
P_0x5952fb764dc0 .param/l "PC_JMPC_REL" 1 7 30, C4<0111>;
P_0x5952fb764e00 .param/l "PC_JMPN" 1 7 26, C4<0011>;
P_0x5952fb764e40 .param/l "PC_JMPN_REL" 1 7 31, C4<1000>;
P_0x5952fb764e80 .param/l "PC_JMPO" 1 7 27, C4<0100>;
P_0x5952fb764ec0 .param/l "PC_JMPO_REL" 1 7 32, C4<1001>;
P_0x5952fb764f00 .param/l "PC_JMPZ" 1 7 24, C4<0001>;
P_0x5952fb764f40 .param/l "PC_JMPZ_REL" 1 7 29, C4<0110>;
P_0x5952fb764f80 .param/l "PC_JMP_REL" 1 7 28, C4<0101>;
L_0x5952fb79ab90 .functor BUFZ 16, v0x5952fb783220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x701fc1850e58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb7827d0_0 name=_ivl_4
v0x5952fb7828d0_0 .net "clk", 0 0, v0x5952fb787f30_0;  alias, 1 drivers
v0x5952fb782990_0 .net8 "data", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb782a80_0 .net "flags", 3 0, v0x5952fb6f7150_0;  alias, 1 drivers
v0x5952fb782b70_0 .var "jump_val", 15 0;
v0x5952fb782ca0_0 .net "opcode", 15 0, v0x5952fb786420_0;  alias, 1 drivers
v0x5952fb782d60_0 .net "operand", 15 0, v0x5952fb7864e0_0;  alias, 1 drivers
v0x5952fb782e20_0 .net8 "pc", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb782ec0_0 .net "pc_debug_output", 15 0, L_0x5952fb79ab90;  alias, 1 drivers
v0x5952fb782fa0_0 .net "pc_enable", 0 0, v0x5952fb7877d0_0;  1 drivers
v0x5952fb783060_0 .net "pc_op_operation", 3 0, L_0x5952fb79aa00;  1 drivers
v0x5952fb783140_0 .net "pc_op_select", 3 0, L_0x5952fb79a750;  1 drivers
v0x5952fb783220_0 .var "pc_register", 15 0;
v0x5952fb783300_0 .net "read_enable", 0 0, v0x5952fb787a20_0;  1 drivers
v0x5952fb7833c0_0 .net "reset", 0 0, v0x5952fb788590_0;  alias, 1 drivers
E_0x5952fb6f4790 .event posedge, v0x5952fb747f80_0;
E_0x5952fb75b340 .event edge, v0x5952fb783140_0, v0x5952fb781c40_0, v0x5952fb7817c0_0;
L_0x5952fb79a750 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb79aa00 .part v0x5952fb786420_0, 8, 4;
L_0x5952fb79aaa0 .functor MUXZ 16, o0x701fc1850e58, v0x5952fb783220_0, v0x5952fb787a20_0, C4<>;
S_0x5952fb783600 .scope module, "ram" "ram_verilog" 3 68, 8 13 0, S_0x5952fb6f45d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data";
P_0x5952fb783790 .param/l "RAM_READ" 1 8 24, C4<0010>;
P_0x5952fb7837d0 .param/l "RAM_WRITE" 1 8 23, C4<0001>;
L_0x5952fb79af70 .functor AND 1, v0x5952fb787af0_0, L_0x5952fb79ae30, C4<1>, C4<1>;
L_0x5952fb79b610 .functor AND 1, v0x5952fb787af0_0, L_0x5952fb79b4d0, C4<1>, C4<1>;
L_0x5952fb79b9b0 .functor AND 1, v0x5952fb787af0_0, L_0x5952fb79bb60, C4<1>, C4<1>;
v0x5952fb783a40_0 .net *"_ivl_11", 0 0, L_0x5952fb79af70;  1 drivers
v0x5952fb783b20_0 .net *"_ivl_12", 15 0, L_0x5952fb79b080;  1 drivers
v0x5952fb783c00_0 .net *"_ivl_14", 9 0, L_0x5952fb79b120;  1 drivers
L_0x701fc14d0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb783cc0_0 .net *"_ivl_17", 1 0, L_0x701fc14d0330;  1 drivers
o0x701fc1851278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb783da0_0 name=_ivl_18
v0x5952fb783ed0_0 .net *"_ivl_23", 7 0, L_0x5952fb79b3e0;  1 drivers
L_0x701fc14d0378 .functor BUFT 1, C4<10010010>, C4<0>, C4<0>, C4<0>;
v0x5952fb783fb0_0 .net/2u *"_ivl_24", 7 0, L_0x701fc14d0378;  1 drivers
v0x5952fb784090_0 .net *"_ivl_26", 0 0, L_0x5952fb79b4d0;  1 drivers
v0x5952fb784150_0 .net *"_ivl_29", 0 0, L_0x5952fb79b610;  1 drivers
v0x5952fb7842a0_0 .net *"_ivl_30", 15 0, L_0x5952fb79b6d0;  1 drivers
v0x5952fb784380_0 .net *"_ivl_32", 9 0, L_0x5952fb79b7d0;  1 drivers
L_0x701fc14d03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb784460_0 .net *"_ivl_35", 1 0, L_0x701fc14d03c0;  1 drivers
o0x701fc18513f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb784540_0 name=_ivl_36
v0x5952fb784620_0 .net *"_ivl_41", 3 0, L_0x5952fb79bac0;  1 drivers
L_0x701fc14d0408 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5952fb784700_0 .net/2u *"_ivl_42", 3 0, L_0x701fc14d0408;  1 drivers
v0x5952fb7847e0_0 .net *"_ivl_44", 0 0, L_0x5952fb79bb60;  1 drivers
v0x5952fb7848a0_0 .net *"_ivl_47", 0 0, L_0x5952fb79b9b0;  1 drivers
v0x5952fb784a70_0 .net *"_ivl_48", 15 0, L_0x5952fb79bdb0;  1 drivers
v0x5952fb784b50_0 .net *"_ivl_5", 7 0, L_0x5952fb79ad90;  1 drivers
v0x5952fb784c30_0 .net *"_ivl_50", 9 0, L_0x5952fb79be50;  1 drivers
L_0x701fc14d0450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5952fb784d10_0 .net *"_ivl_53", 1 0, L_0x701fc14d0450;  1 drivers
o0x701fc18515a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5952fb784df0_0 name=_ivl_54
L_0x701fc14d02e8 .functor BUFT 1, C4<01000010>, C4<0>, C4<0>, C4<0>;
v0x5952fb784ed0_0 .net/2u *"_ivl_6", 7 0, L_0x701fc14d02e8;  1 drivers
v0x5952fb784fb0_0 .net *"_ivl_8", 0 0, L_0x5952fb79ae30;  1 drivers
v0x5952fb785070_0 .var "addr", 7 0;
v0x5952fb785150_0 .net "clk", 0 0, v0x5952fb787f30_0;  alias, 1 drivers
v0x5952fb7851f0_0 .net "opcode", 15 0, v0x5952fb786420_0;  alias, 1 drivers
v0x5952fb785340_0 .net "operand", 15 0, v0x5952fb7864e0_0;  alias, 1 drivers
v0x5952fb785400 .array "ram_array", 255 0, 15 0;
v0x5952fb7854c0_0 .net "ram_op_operation", 3 0, L_0x5952fb79acf0;  1 drivers
v0x5952fb7855a0_0 .net "ram_op_select", 3 0, L_0x5952fb79ac50;  1 drivers
v0x5952fb785680_0 .net8 "read_data", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb7857d0_0 .net "read_enable", 0 0, v0x5952fb787af0_0;  1 drivers
v0x5952fb785aa0_0 .net "reset", 0 0, v0x5952fb788590_0;  alias, 1 drivers
v0x5952fb785bd0_0 .net8 "write_data", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb785c90_0 .net "write_enable", 0 0, v0x5952fb787bc0_0;  1 drivers
E_0x5952fb7281a0 .event edge, v0x5952fb7855a0_0, v0x5952fb77e680_0, v0x5952fb7817c0_0;
L_0x5952fb79ac50 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb79acf0 .part v0x5952fb786420_0, 8, 4;
L_0x5952fb79ad90 .part v0x5952fb786420_0, 8, 8;
L_0x5952fb79ae30 .cmp/eq 8, L_0x5952fb79ad90, L_0x701fc14d02e8;
L_0x5952fb79b080 .array/port v0x5952fb785400, L_0x5952fb79b120;
L_0x5952fb79b120 .concat [ 8 2 0 0], v0x5952fb785070_0, L_0x701fc14d0330;
L_0x5952fb79b2a0 .functor MUXZ 16, o0x701fc1851278, L_0x5952fb79b080, L_0x5952fb79af70, C4<>;
L_0x5952fb79b3e0 .part v0x5952fb786420_0, 8, 8;
L_0x5952fb79b4d0 .cmp/eq 8, L_0x5952fb79b3e0, L_0x701fc14d0378;
L_0x5952fb79b6d0 .array/port v0x5952fb785400, L_0x5952fb79b7d0;
L_0x5952fb79b7d0 .concat [ 8 2 0 0], v0x5952fb785070_0, L_0x701fc14d03c0;
L_0x5952fb79b910 .functor MUXZ 16, o0x701fc18513f8, L_0x5952fb79b6d0, L_0x5952fb79b610, C4<>;
L_0x5952fb79bac0 .part v0x5952fb786420_0, 12, 4;
L_0x5952fb79bb60 .cmp/eq 4, L_0x5952fb79bac0, L_0x701fc14d0408;
L_0x5952fb79bdb0 .array/port v0x5952fb785400, L_0x5952fb79be50;
L_0x5952fb79be50 .concat [ 8 2 0 0], v0x5952fb785070_0, L_0x701fc14d0450;
L_0x5952fb79c020 .functor MUXZ 16, o0x701fc18515a8, L_0x5952fb79bdb0, L_0x5952fb79b9b0, C4<>;
S_0x5952fb785e50 .scope module, "rom" "rom_verilog" 3 79, 9 10 0, S_0x5952fb6f45d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INPUT 1 "rom_enable";
    .port_info 2 /INPUT 1 "rom_read_data_enable";
    .port_info 3 /OUTPUT 16 "read_opcode";
    .port_info 4 /OUTPUT 16 "read_operand";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x5952fb782a30 .param/l "ROM_DATA_READ" 1 9 18, C4<0001>;
v0x5952fb7861c0_0 .net8 "addr", 15 0, RS_0x701fc1850c78;  alias, 6 drivers
v0x5952fb7862a0_0 .var/i "i", 31 0;
v0x5952fb786380_0 .var "read_data", 15 0;
v0x5952fb786420_0 .var "read_opcode", 15 0;
v0x5952fb7864e0_0 .var "read_operand", 15 0;
v0x5952fb7865a0 .array "rom_array", 15 0, 31 0;
v0x5952fb7868f0_0 .net "rom_enable", 0 0, v0x5952fb787d30_0;  1 drivers
v0x5952fb7869b0_0 .net "rom_read_data_enable", 0 0, v0x5952fb787e00_0;  1 drivers
v0x5952fb7865a0_0 .array/port v0x5952fb7865a0, 0;
v0x5952fb7865a0_1 .array/port v0x5952fb7865a0, 1;
E_0x5952fb6f5590/0 .event edge, v0x5952fb7868f0_0, v0x5952fb781c40_0, v0x5952fb7865a0_0, v0x5952fb7865a0_1;
v0x5952fb7865a0_2 .array/port v0x5952fb7865a0, 2;
v0x5952fb7865a0_3 .array/port v0x5952fb7865a0, 3;
v0x5952fb7865a0_4 .array/port v0x5952fb7865a0, 4;
v0x5952fb7865a0_5 .array/port v0x5952fb7865a0, 5;
E_0x5952fb6f5590/1 .event edge, v0x5952fb7865a0_2, v0x5952fb7865a0_3, v0x5952fb7865a0_4, v0x5952fb7865a0_5;
v0x5952fb7865a0_6 .array/port v0x5952fb7865a0, 6;
v0x5952fb7865a0_7 .array/port v0x5952fb7865a0, 7;
v0x5952fb7865a0_8 .array/port v0x5952fb7865a0, 8;
v0x5952fb7865a0_9 .array/port v0x5952fb7865a0, 9;
E_0x5952fb6f5590/2 .event edge, v0x5952fb7865a0_6, v0x5952fb7865a0_7, v0x5952fb7865a0_8, v0x5952fb7865a0_9;
v0x5952fb7865a0_10 .array/port v0x5952fb7865a0, 10;
v0x5952fb7865a0_11 .array/port v0x5952fb7865a0, 11;
v0x5952fb7865a0_12 .array/port v0x5952fb7865a0, 12;
v0x5952fb7865a0_13 .array/port v0x5952fb7865a0, 13;
E_0x5952fb6f5590/3 .event edge, v0x5952fb7865a0_10, v0x5952fb7865a0_11, v0x5952fb7865a0_12, v0x5952fb7865a0_13;
v0x5952fb7865a0_14 .array/port v0x5952fb7865a0, 14;
v0x5952fb7865a0_15 .array/port v0x5952fb7865a0, 15;
E_0x5952fb6f5590/4 .event edge, v0x5952fb7865a0_14, v0x5952fb7865a0_15, v0x5952fb7869b0_0, v0x5952fb77e680_0;
E_0x5952fb6f5590/5 .event edge, v0x5952fb7817c0_0;
E_0x5952fb6f5590 .event/or E_0x5952fb6f5590/0, E_0x5952fb6f5590/1, E_0x5952fb6f5590/2, E_0x5952fb6f5590/3, E_0x5952fb6f5590/4, E_0x5952fb6f5590/5;
    .scope S_0x5952fb77e9e0;
T_0 ;
    %wait E_0x5952fb764a00;
    %load/vec4 v0x5952fb780a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5952fb780430_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5952fb780430_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5952fb780430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb7809c0, 0, 4;
    %load/vec4 v0x5952fb780430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5952fb780430_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5952fb780be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5952fb7804f0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5952fb780b20_0;
    %load/vec4 v0x5952fb7802b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb7809c0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5952fb7804f0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5952fb780b20_0;
    %load/vec4 v0x5952fb7802b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb7809c0, 0, 4;
T_0.8 ;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5952fb6f4c10;
T_1 ;
    %wait E_0x5952fb766190;
    %load/vec4 v0x5952fb77e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5952fb74f1f0_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5952fb6f7150_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5952fb758600_0;
    %load/vec4 v0x5952fb75a7e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5952fb75c2d0_0;
    %pad/u 17;
    %load/vec4 v0x5952fb7563d0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x5952fb77e760_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5952fb77e760_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5952fb74f1f0_0, 0, 16;
    %load/vec4 v0x5952fb758600_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5952fb77e760_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5952fb6f7150_0, 4, 1;
    %load/vec4 v0x5952fb77e760_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5952fb6f7150_0, 4, 1;
    %load/vec4 v0x5952fb77e760_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5952fb6f7150_0, 4, 1;
    %load/vec4 v0x5952fb75c2d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5952fb7563d0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5952fb77e760_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5952fb75c2d0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5952fb6f7150_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5952fb782080;
T_2 ;
    %wait E_0x5952fb75b340;
    %load/vec4 v0x5952fb783140_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5952fb782990_0;
    %store/vec4 v0x5952fb782b70_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5952fb782d60_0;
    %store/vec4 v0x5952fb782b70_0, 0, 16;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5952fb782080;
T_3 ;
    %wait E_0x5952fb6f4790;
    %load/vec4 v0x5952fb7833c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5952fb782fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5952fb783140_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5952fb783140_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5952fb783060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x5952fb782b70_0;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x5952fb782b70_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.20, 8;
    %load/vec4 v0x5952fb782b70_0;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.22, 8;
    %load/vec4 v0x5952fb782b70_0;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x5952fb782b70_0;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x5952fb783220_0;
    %load/vec4 v0x5952fb782b70_0;
    %add;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.26, 8;
    %load/vec4 v0x5952fb783220_0;
    %load/vec4 v0x5952fb782b70_0;
    %add;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x5952fb783220_0;
    %load/vec4 v0x5952fb782b70_0;
    %add;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.30, 8;
    %load/vec4 v0x5952fb783220_0;
    %load/vec4 v0x5952fb782b70_0;
    %add;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x5952fb782a80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x5952fb783220_0;
    %load/vec4 v0x5952fb782b70_0;
    %add;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %assign/vec4 v0x5952fb783220_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5952fb783220_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5952fb783220_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5952fb783600;
T_4 ;
    %wait E_0x5952fb7281a0;
    %load/vec4 v0x5952fb7855a0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5952fb7851f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5952fb785070_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5952fb785340_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5952fb785070_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5952fb783600;
T_5 ;
    %wait E_0x5952fb6f4790;
    %load/vec4 v0x5952fb785c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5952fb7855a0_0;
    %load/vec4 v0x5952fb7854c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5952fb785340_0;
    %load/vec4 v0x5952fb785070_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb785400, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5952fb785bd0_0;
    %load/vec4 v0x5952fb785070_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb785400, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5952fb785bd0_0;
    %load/vec4 v0x5952fb785070_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5952fb785400, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5952fb785e50;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5952fb7862a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5952fb7862a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5952fb7862a0_0;
    %store/vec4a v0x5952fb7865a0, 4, 0;
    %load/vec4 v0x5952fb7862a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5952fb7862a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 9 31 "$readmemh", "program.mem", v0x5952fb7865a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5952fb785e50;
T_7 ;
    %wait E_0x5952fb6f5590;
    %load/vec4 v0x5952fb7868f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x5952fb7861c0_0;
    %load/vec4a v0x5952fb7865a0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5952fb786420_0, 0, 16;
    %ix/getv 4, v0x5952fb7861c0_0;
    %load/vec4a v0x5952fb7865a0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5952fb7864e0_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x5952fb7869b0_0;
    %load/vec4 v0x5952fb786420_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 49, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv 4, v0x5952fb7864e0_0;
    %load/vec4a v0x5952fb7865a0, 4;
    %pad/u 16;
    %store/vec4 v0x5952fb786380_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5952fb786380_0, 0, 16;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5952fb6f45d0;
T_8 ;
    %wait E_0x5952fb764a00;
    %load/vec4 v0x5952fb787c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5952fb786d30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5952fb787320_0;
    %assign/vec4 v0x5952fb786d30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5952fb6f45d0;
T_9 ;
    %wait E_0x5952fb6e3a10;
    %load/vec4 v0x5952fb786d30_0;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %load/vec4 v0x5952fb786d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5952fb787320_0, 0, 3;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5952fb6f45d0;
T_10 ;
    %wait E_0x5952fb6f9ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb7877d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb786b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb786bf0_0, 0, 1;
    %load/vec4 v0x5952fb786d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787d30_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5952fb787400_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_10.5, 4;
    %vpi_call 3 148 "$display", "Halt instruction detected. Ending simulation." {0 0 0};
    %vpi_call 3 149 "$finish" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_10.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb786b30_0, 0, 1;
    %load/vec4 v0x5952fb786f00_0;
    %store/vec4 v0x5952fb7870a0_0, 0, 16;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787af0_0, 0, 1;
    %load/vec4 v0x5952fb786f00_0;
    %store/vec4 v0x5952fb7870a0_0, 0, 16;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787bc0_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787bc0_0, 0, 1;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb786bf0_0, 0, 1;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 8, 8, 5;
    %cmpi/e 145, 0, 8;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb786b30_0, 0, 1;
T_10.17 ;
T_10.16 ;
T_10.14 ;
T_10.12 ;
T_10.10 ;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 4, 12, 5;
    %pad/u 8;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb786bf0_0, 0, 1;
T_10.19 ;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 4, 12, 5;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb787af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb7877d0_0, 0, 1;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x5952fb787400_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb7877d0_0, 0, 1;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb7877d0_0, 0, 1;
T_10.24 ;
T_10.22 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5952fb6f4f30;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5952fb787f30_0;
    %inv;
    %store/vec4 v0x5952fb787f30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5952fb6f4f30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb787f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5952fb788590_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5952fb788590_0, 0, 1;
    %wait E_0x5952fb6c0480;
    %delay 30000000, 0;
    %vpi_call 2 49 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5952fb6f4f30;
T_13 ;
    %vpi_call 2 56 "$monitor", "Time=%t | Output=%d", $time, v0x5952fb7881e0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
