
Maze_solver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d0  00800100  00001318  000013ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001318  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  008001d0  008001d0  0000147c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000014d8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00001518  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000121f  00000000  00000000  000015f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a97  00000000  00000000  00002817  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b53  00000000  00000000  000032ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000210  00000000  00000000  00003e04  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006b0  00000000  00000000  00004014  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000655  00000000  00000000  000046c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00004d19  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 30 03 	jmp	0x660	; 0x660 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e8 e1       	ldi	r30, 0x18	; 24
      7c:	f3 e1       	ldi	r31, 0x13	; 19
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a0 3d       	cpi	r26, 0xD0	; 208
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	a0 ed       	ldi	r26, 0xD0	; 208
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a4 3e       	cpi	r26, 0xE4	; 228
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
int count = 0;
int correcting = 0;

int main(void)
{
	set_pins();
      a6:	0e 94 16 04 	call	0x82c	; 0x82c <set_pins>
		
	uart_init();
      aa:	0e 94 57 04 	call	0x8ae	; 0x8ae <uart_init>
	io_redirect();
      ae:	0e 94 68 04 	call	0x8d0	; 0x8d0 <io_redirect>
	
    while (1) 
    {
		int PWMR = 100;
		int PWML = 100;
		FrontSensor = ultrasound_sensor(U_FRONT);
      b2:	80 e0       	ldi	r24, 0x00	; 0
      b4:	0e 94 a1 03 	call	0x742	; 0x742 <ultrasound_sensor>
      b8:	8c 01       	movw	r16, r24
		RightSensor = ultrasound_sensor(U_RIGHT);
      ba:	82 e0       	ldi	r24, 0x02	; 2
      bc:	0e 94 a1 03 	call	0x742	; 0x742 <ultrasound_sensor>
      c0:	ec 01       	movw	r28, r24
		LeftSensor = ultrasound_sensor(U_LEFT);
      c2:	81 e0       	ldi	r24, 0x01	; 1
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <ultrasound_sensor>
      c8:	7c 01       	movw	r14, r24
		
		printf("Front: %d\n", FrontSensor);
      ca:	1f 93       	push	r17
      cc:	0f 93       	push	r16
      ce:	8c e1       	ldi	r24, 0x1C	; 28
      d0:	91 e0       	ldi	r25, 0x01	; 1
      d2:	9f 93       	push	r25
      d4:	8f 93       	push	r24
      d6:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <printf>
		printf("Left: %d\n", LeftSensor);
      da:	ff 92       	push	r15
      dc:	ef 92       	push	r14
      de:	87 e2       	ldi	r24, 0x27	; 39
      e0:	91 e0       	ldi	r25, 0x01	; 1
      e2:	9f 93       	push	r25
      e4:	8f 93       	push	r24
      e6:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <printf>
		printf("Right: %d\n\n", RightSensor);	
      ea:	df 93       	push	r29
      ec:	cf 93       	push	r28
      ee:	81 e3       	ldi	r24, 0x31	; 49
      f0:	91 e0       	ldi	r25, 0x01	; 1
      f2:	9f 93       	push	r25
      f4:	8f 93       	push	r24
      f6:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <printf>
		
		
		//There are seven cases our robot can come into contact with a obstacle and needs to avoid it
		
		//Case 1: When all three walls are within the defined range
		if (FrontSensor < DIS_F && RightSensor < DIS && LeftSensor < DIS)
      fa:	8d b7       	in	r24, 0x3d	; 61
      fc:	9e b7       	in	r25, 0x3e	; 62
      fe:	0c 96       	adiw	r24, 0x0c	; 12
     100:	0f b6       	in	r0, 0x3f	; 63
     102:	f8 94       	cli
     104:	9e bf       	out	0x3e, r25	; 62
     106:	0f be       	out	0x3f, r0	; 63
     108:	8d bf       	out	0x3d, r24	; 61
     10a:	04 31       	cpi	r16, 0x14	; 20
     10c:	11 05       	cpc	r17, r1
     10e:	08 f0       	brcs	.+2      	; 0x112 <main+0x6c>
     110:	52 c0       	rjmp	.+164    	; 0x1b6 <main+0x110>
     112:	c9 31       	cpi	r28, 0x19	; 25
     114:	d1 05       	cpc	r29, r1
     116:	08 f0       	brcs	.+2      	; 0x11a <main+0x74>
     118:	4e c0       	rjmp	.+156    	; 0x1b6 <main+0x110>
     11a:	99 e1       	ldi	r25, 0x19	; 25
     11c:	e9 16       	cp	r14, r25
     11e:	f1 04       	cpc	r15, r1
     120:	08 f0       	brcs	.+2      	; 0x124 <main+0x7e>
     122:	49 c0       	rjmp	.+146    	; 0x1b6 <main+0x110>
		{
			printf("All three walls wrong\n");
     124:	8d e3       	ldi	r24, 0x3D	; 61
     126:	91 e0       	ldi	r25, 0x01	; 1
     128:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			if (RightSensor > LeftSensor)
     12c:	ec 16       	cp	r14, r28
     12e:	fd 06       	cpc	r15, r29
     130:	08 f5       	brcc	.+66     	; 0x174 <main+0xce>
			{
							select_motor_direction(STOP, PWML, PWML);
     132:	44 e6       	ldi	r20, 0x64	; 100
     134:	64 e6       	ldi	r22, 0x64	; 100
     136:	84 e0       	ldi	r24, 0x04	; 4
     138:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
							printf("STOPPPPP\n");
     13c:	83 e5       	ldi	r24, 0x53	; 83
     13e:	91 e0       	ldi	r25, 0x01	; 1
     140:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     144:	2f ef       	ldi	r18, 0xFF	; 255
     146:	83 ed       	ldi	r24, 0xD3	; 211
     148:	90 e3       	ldi	r25, 0x30	; 48
     14a:	21 50       	subi	r18, 0x01	; 1
     14c:	80 40       	sbci	r24, 0x00	; 0
     14e:	90 40       	sbci	r25, 0x00	; 0
     150:	e1 f7       	brne	.-8      	; 0x14a <main+0xa4>
     152:	00 c0       	rjmp	.+0      	; 0x154 <main+0xae>
     154:	00 00       	nop
							_delay_ms(1000);
				select_motor_direction(RIGHT, PWML, PWMR);
     156:	44 e6       	ldi	r20, 0x64	; 100
     158:	64 e6       	ldi	r22, 0x64	; 100
     15a:	83 e0       	ldi	r24, 0x03	; 3
     15c:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     160:	2f ef       	ldi	r18, 0xFF	; 255
     162:	83 ed       	ldi	r24, 0xD3	; 211
     164:	90 e3       	ldi	r25, 0x30	; 48
     166:	21 50       	subi	r18, 0x01	; 1
     168:	80 40       	sbci	r24, 0x00	; 0
     16a:	90 40       	sbci	r25, 0x00	; 0
     16c:	e1 f7       	brne	.-8      	; 0x166 <main+0xc0>
     16e:	00 c0       	rjmp	.+0      	; 0x170 <main+0xca>
     170:	00 00       	nop
     172:	9f cf       	rjmp	.-194    	; 0xb2 <main+0xc>
				_delay_ms(_180_degrees); //Time to turn the robot 180degrees
			} 
			else
			{
							select_motor_direction(STOP, PWML, PWMR);
     174:	44 e6       	ldi	r20, 0x64	; 100
     176:	64 e6       	ldi	r22, 0x64	; 100
     178:	84 e0       	ldi	r24, 0x04	; 4
     17a:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
							printf("STOPPPPP\n");
     17e:	83 e5       	ldi	r24, 0x53	; 83
     180:	91 e0       	ldi	r25, 0x01	; 1
     182:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     186:	2f ef       	ldi	r18, 0xFF	; 255
     188:	83 ed       	ldi	r24, 0xD3	; 211
     18a:	90 e3       	ldi	r25, 0x30	; 48
     18c:	21 50       	subi	r18, 0x01	; 1
     18e:	80 40       	sbci	r24, 0x00	; 0
     190:	90 40       	sbci	r25, 0x00	; 0
     192:	e1 f7       	brne	.-8      	; 0x18c <main+0xe6>
     194:	00 c0       	rjmp	.+0      	; 0x196 <main+0xf0>
     196:	00 00       	nop
							_delay_ms(1000);
				select_motor_direction(LEFT, PWML, PWMR);
     198:	44 e6       	ldi	r20, 0x64	; 100
     19a:	64 e6       	ldi	r22, 0x64	; 100
     19c:	82 e0       	ldi	r24, 0x02	; 2
     19e:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     1a2:	2f ef       	ldi	r18, 0xFF	; 255
     1a4:	83 ed       	ldi	r24, 0xD3	; 211
     1a6:	90 e3       	ldi	r25, 0x30	; 48
     1a8:	21 50       	subi	r18, 0x01	; 1
     1aa:	80 40       	sbci	r24, 0x00	; 0
     1ac:	90 40       	sbci	r25, 0x00	; 0
     1ae:	e1 f7       	brne	.-8      	; 0x1a8 <main+0x102>
     1b0:	00 c0       	rjmp	.+0      	; 0x1b2 <main+0x10c>
     1b2:	00 00       	nop
     1b4:	7e cf       	rjmp	.-260    	; 0xb2 <main+0xc>
				_delay_ms(_180_degrees);
			}
		}
		
		//Case 2: When front is block
		else if (FrontSensor < DIS_F && RightSensor > DIS && LeftSensor > DIS)
     1b6:	04 31       	cpi	r16, 0x14	; 20
     1b8:	11 05       	cpc	r17, r1
     1ba:	08 f0       	brcs	.+2      	; 0x1be <main+0x118>
     1bc:	52 c0       	rjmp	.+164    	; 0x262 <main+0x1bc>
     1be:	ca 31       	cpi	r28, 0x1A	; 26
     1c0:	d1 05       	cpc	r29, r1
     1c2:	08 f4       	brcc	.+2      	; 0x1c6 <main+0x120>
     1c4:	4e c0       	rjmp	.+156    	; 0x262 <main+0x1bc>
     1c6:	2a e1       	ldi	r18, 0x1A	; 26
     1c8:	e2 16       	cp	r14, r18
     1ca:	f1 04       	cpc	r15, r1
     1cc:	08 f4       	brcc	.+2      	; 0x1d0 <main+0x12a>
     1ce:	49 c0       	rjmp	.+146    	; 0x262 <main+0x1bc>
		{
			printf("Front wall ahead\n");
     1d0:	8c e5       	ldi	r24, 0x5C	; 92
     1d2:	91 e0       	ldi	r25, 0x01	; 1
     1d4:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			if (RightSensor > LeftSensor)
     1d8:	ec 16       	cp	r14, r28
     1da:	fd 06       	cpc	r15, r29
     1dc:	08 f5       	brcc	.+66     	; 0x220 <main+0x17a>
			{
							select_motor_direction(STOP, PWML, PWMR);
     1de:	44 e6       	ldi	r20, 0x64	; 100
     1e0:	64 e6       	ldi	r22, 0x64	; 100
     1e2:	84 e0       	ldi	r24, 0x04	; 4
     1e4:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
							printf("STOPPPPP\n");
     1e8:	83 e5       	ldi	r24, 0x53	; 83
     1ea:	91 e0       	ldi	r25, 0x01	; 1
     1ec:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     1f0:	8f ef       	ldi	r24, 0xFF	; 255
     1f2:	93 ed       	ldi	r25, 0xD3	; 211
     1f4:	20 e3       	ldi	r18, 0x30	; 48
     1f6:	81 50       	subi	r24, 0x01	; 1
     1f8:	90 40       	sbci	r25, 0x00	; 0
     1fa:	20 40       	sbci	r18, 0x00	; 0
     1fc:	e1 f7       	brne	.-8      	; 0x1f6 <main+0x150>
     1fe:	00 c0       	rjmp	.+0      	; 0x200 <main+0x15a>
     200:	00 00       	nop
							_delay_ms(1000);
				select_motor_direction(RIGHT, PWML, PWMR);
     202:	44 e6       	ldi	r20, 0x64	; 100
     204:	64 e6       	ldi	r22, 0x64	; 100
     206:	83 e0       	ldi	r24, 0x03	; 3
     208:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     20c:	8f ef       	ldi	r24, 0xFF	; 255
     20e:	9a ed       	ldi	r25, 0xDA	; 218
     210:	2a e1       	ldi	r18, 0x1A	; 26
     212:	81 50       	subi	r24, 0x01	; 1
     214:	90 40       	sbci	r25, 0x00	; 0
     216:	20 40       	sbci	r18, 0x00	; 0
     218:	e1 f7       	brne	.-8      	; 0x212 <main+0x16c>
     21a:	00 c0       	rjmp	.+0      	; 0x21c <main+0x176>
     21c:	00 00       	nop
     21e:	49 cf       	rjmp	.-366    	; 0xb2 <main+0xc>
				_delay_ms(_90_degrees);
			} 
			else
			{
							select_motor_direction(STOP, PWML, PWMR);
     220:	44 e6       	ldi	r20, 0x64	; 100
     222:	64 e6       	ldi	r22, 0x64	; 100
     224:	84 e0       	ldi	r24, 0x04	; 4
     226:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
							printf("STOPPPPP\n");
     22a:	83 e5       	ldi	r24, 0x53	; 83
     22c:	91 e0       	ldi	r25, 0x01	; 1
     22e:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     232:	8f ef       	ldi	r24, 0xFF	; 255
     234:	93 ed       	ldi	r25, 0xD3	; 211
     236:	20 e3       	ldi	r18, 0x30	; 48
     238:	81 50       	subi	r24, 0x01	; 1
     23a:	90 40       	sbci	r25, 0x00	; 0
     23c:	20 40       	sbci	r18, 0x00	; 0
     23e:	e1 f7       	brne	.-8      	; 0x238 <main+0x192>
     240:	00 c0       	rjmp	.+0      	; 0x242 <main+0x19c>
     242:	00 00       	nop
							_delay_ms(1000);
				select_motor_direction(LEFT, PWML, PWMR);
     244:	44 e6       	ldi	r20, 0x64	; 100
     246:	64 e6       	ldi	r22, 0x64	; 100
     248:	82 e0       	ldi	r24, 0x02	; 2
     24a:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     24e:	8f ef       	ldi	r24, 0xFF	; 255
     250:	9a ed       	ldi	r25, 0xDA	; 218
     252:	2a e1       	ldi	r18, 0x1A	; 26
     254:	81 50       	subi	r24, 0x01	; 1
     256:	90 40       	sbci	r25, 0x00	; 0
     258:	20 40       	sbci	r18, 0x00	; 0
     25a:	e1 f7       	brne	.-8      	; 0x254 <main+0x1ae>
     25c:	00 c0       	rjmp	.+0      	; 0x25e <main+0x1b8>
     25e:	00 00       	nop
     260:	28 cf       	rjmp	.-432    	; 0xb2 <main+0xc>
			select_motor_direction(FORWARD);
		}
		*/
		//Case 5: When the front and left is blocked
		
		else if (FrontSensor < (DIS_F) && RightSensor > DIS && LeftSensor < DIS)
     262:	04 31       	cpi	r16, 0x14	; 20
     264:	11 05       	cpc	r17, r1
     266:	08 f0       	brcs	.+2      	; 0x26a <main+0x1c4>
     268:	49 c0       	rjmp	.+146    	; 0x2fc <main+0x256>
     26a:	ca 31       	cpi	r28, 0x1A	; 26
     26c:	d1 05       	cpc	r29, r1
     26e:	08 f4       	brcc	.+2      	; 0x272 <main+0x1cc>
     270:	45 c0       	rjmp	.+138    	; 0x2fc <main+0x256>
     272:	89 e1       	ldi	r24, 0x19	; 25
     274:	e8 16       	cp	r14, r24
     276:	f1 04       	cpc	r15, r1
     278:	08 f0       	brcs	.+2      	; 0x27c <main+0x1d6>
     27a:	40 c0       	rjmp	.+128    	; 0x2fc <main+0x256>
		{
			select_motor_direction(STOP, PWML, PWMR);
     27c:	44 e6       	ldi	r20, 0x64	; 100
     27e:	64 e6       	ldi	r22, 0x64	; 100
     280:	84 e0       	ldi	r24, 0x04	; 4
     282:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
			printf("STOPPPPPright\n");
     286:	8d e6       	ldi	r24, 0x6D	; 109
     288:	91 e0       	ldi	r25, 0x01	; 1
     28a:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     28e:	9f ef       	ldi	r25, 0xFF	; 255
     290:	23 ed       	ldi	r18, 0xD3	; 211
     292:	80 e3       	ldi	r24, 0x30	; 48
     294:	91 50       	subi	r25, 0x01	; 1
     296:	20 40       	sbci	r18, 0x00	; 0
     298:	80 40       	sbci	r24, 0x00	; 0
     29a:	e1 f7       	brne	.-8      	; 0x294 <main+0x1ee>
     29c:	00 c0       	rjmp	.+0      	; 0x29e <main+0x1f8>
     29e:	00 00       	nop
			_delay_ms(1000);
			
			
			printf("lol\n");
     2a0:	8b e7       	ldi	r24, 0x7B	; 123
     2a2:	91 e0       	ldi	r25, 0x01	; 1
     2a4:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			for(int i = 0; i<3; i++){
     2a8:	c0 e0       	ldi	r28, 0x00	; 0
     2aa:	d0 e0       	ldi	r29, 0x00	; 0
     2ac:	1a c0       	rjmp	.+52     	; 0x2e2 <main+0x23c>
				select_motor_direction(LEFT, 100, 100); //MAKE SURE THE WIRING IS GOOD
     2ae:	44 e6       	ldi	r20, 0x64	; 100
     2b0:	64 e6       	ldi	r22, 0x64	; 100
     2b2:	82 e0       	ldi	r24, 0x02	; 2
     2b4:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
				opto_turn(3, OP_LEFT);
     2b8:	62 e0       	ldi	r22, 0x02	; 2
     2ba:	70 e0       	ldi	r23, 0x00	; 0
     2bc:	83 e0       	ldi	r24, 0x03	; 3
     2be:	90 e0       	ldi	r25, 0x00	; 0
     2c0:	0e 94 0e 02 	call	0x41c	; 0x41c <opto_turn>
				select_motor_direction(STOP, PWML, PWMR);
     2c4:	44 e6       	ldi	r20, 0x64	; 100
     2c6:	64 e6       	ldi	r22, 0x64	; 100
     2c8:	84 e0       	ldi	r24, 0x04	; 4
     2ca:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     2ce:	9f ef       	ldi	r25, 0xFF	; 255
     2d0:	23 ec       	ldi	r18, 0xC3	; 195
     2d2:	89 e0       	ldi	r24, 0x09	; 9
     2d4:	91 50       	subi	r25, 0x01	; 1
     2d6:	20 40       	sbci	r18, 0x00	; 0
     2d8:	80 40       	sbci	r24, 0x00	; 0
     2da:	e1 f7       	brne	.-8      	; 0x2d4 <main+0x22e>
     2dc:	00 c0       	rjmp	.+0      	; 0x2de <main+0x238>
     2de:	00 00       	nop
			printf("STOPPPPPright\n");
			_delay_ms(1000);
			
			
			printf("lol\n");
			for(int i = 0; i<3; i++){
     2e0:	21 96       	adiw	r28, 0x01	; 1
     2e2:	c3 30       	cpi	r28, 0x03	; 3
     2e4:	d1 05       	cpc	r29, r1
     2e6:	1c f3       	brlt	.-58     	; 0x2ae <main+0x208>
				select_motor_direction(LEFT, 100, 100); //MAKE SURE THE WIRING IS GOOD
				opto_turn(3, OP_LEFT);
				select_motor_direction(STOP, PWML, PWMR);
				_delay_ms(200);
			}
			printf("lol2\n");
     2e8:	8f e7       	ldi	r24, 0x7F	; 127
     2ea:	91 e0       	ldi	r25, 0x01	; 1
     2ec:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			select_motor_direction(STOP, PWML, PWMR);
     2f0:	44 e6       	ldi	r20, 0x64	; 100
     2f2:	64 e6       	ldi	r22, 0x64	; 100
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     2fa:	db ce       	rjmp	.-586    	; 0xb2 <main+0xc>
			
		}
		//Case 6: When the front and right is blocked
		else if (FrontSensor < DIS_F && RightSensor < DIS && LeftSensor > DIS)
     2fc:	04 31       	cpi	r16, 0x14	; 20
     2fe:	11 05       	cpc	r17, r1
     300:	08 f0       	brcs	.+2      	; 0x304 <main+0x25e>
     302:	49 c0       	rjmp	.+146    	; 0x396 <main+0x2f0>
     304:	c9 31       	cpi	r28, 0x19	; 25
     306:	d1 05       	cpc	r29, r1
     308:	08 f0       	brcs	.+2      	; 0x30c <main+0x266>
     30a:	45 c0       	rjmp	.+138    	; 0x396 <main+0x2f0>
     30c:	9a e1       	ldi	r25, 0x1A	; 26
     30e:	e9 16       	cp	r14, r25
     310:	f1 04       	cpc	r15, r1
     312:	08 f4       	brcc	.+2      	; 0x316 <main+0x270>
     314:	40 c0       	rjmp	.+128    	; 0x396 <main+0x2f0>
		{
			select_motor_direction(STOP, PWML, PWMR);
     316:	44 e6       	ldi	r20, 0x64	; 100
     318:	64 e6       	ldi	r22, 0x64	; 100
     31a:	84 e0       	ldi	r24, 0x04	; 4
     31c:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
			printf("STOPPPPPleft\n");
     320:	84 e8       	ldi	r24, 0x84	; 132
     322:	91 e0       	ldi	r25, 0x01	; 1
     324:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     328:	2f ef       	ldi	r18, 0xFF	; 255
     32a:	83 ed       	ldi	r24, 0xD3	; 211
     32c:	90 e3       	ldi	r25, 0x30	; 48
     32e:	21 50       	subi	r18, 0x01	; 1
     330:	80 40       	sbci	r24, 0x00	; 0
     332:	90 40       	sbci	r25, 0x00	; 0
     334:	e1 f7       	brne	.-8      	; 0x32e <main+0x288>
     336:	00 c0       	rjmp	.+0      	; 0x338 <main+0x292>
     338:	00 00       	nop
			_delay_ms(1000);
			
			 
			printf("lol\n");
     33a:	8b e7       	ldi	r24, 0x7B	; 123
     33c:	91 e0       	ldi	r25, 0x01	; 1
     33e:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			for(int i = 0; i<3; i++){
     342:	c0 e0       	ldi	r28, 0x00	; 0
     344:	d0 e0       	ldi	r29, 0x00	; 0
     346:	1a c0       	rjmp	.+52     	; 0x37c <main+0x2d6>
			select_motor_direction(RIGHT, 100, 100); //MAKE SURE THE WIRING IS GOOD
     348:	44 e6       	ldi	r20, 0x64	; 100
     34a:	64 e6       	ldi	r22, 0x64	; 100
     34c:	83 e0       	ldi	r24, 0x03	; 3
     34e:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
			opto_turn(3, OP_RIGHT);
     352:	63 e0       	ldi	r22, 0x03	; 3
     354:	70 e0       	ldi	r23, 0x00	; 0
     356:	83 e0       	ldi	r24, 0x03	; 3
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	0e 94 0e 02 	call	0x41c	; 0x41c <opto_turn>
			select_motor_direction(STOP, PWML, PWMR);
     35e:	44 e6       	ldi	r20, 0x64	; 100
     360:	64 e6       	ldi	r22, 0x64	; 100
     362:	84 e0       	ldi	r24, 0x04	; 4
     364:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     368:	2f ef       	ldi	r18, 0xFF	; 255
     36a:	83 ec       	ldi	r24, 0xC3	; 195
     36c:	99 e0       	ldi	r25, 0x09	; 9
     36e:	21 50       	subi	r18, 0x01	; 1
     370:	80 40       	sbci	r24, 0x00	; 0
     372:	90 40       	sbci	r25, 0x00	; 0
     374:	e1 f7       	brne	.-8      	; 0x36e <main+0x2c8>
     376:	00 c0       	rjmp	.+0      	; 0x378 <main+0x2d2>
     378:	00 00       	nop
			printf("STOPPPPPleft\n");
			_delay_ms(1000);
			
			 
			printf("lol\n");
			for(int i = 0; i<3; i++){
     37a:	21 96       	adiw	r28, 0x01	; 1
     37c:	c3 30       	cpi	r28, 0x03	; 3
     37e:	d1 05       	cpc	r29, r1
     380:	1c f3       	brlt	.-58     	; 0x348 <main+0x2a2>
			select_motor_direction(RIGHT, 100, 100); //MAKE SURE THE WIRING IS GOOD
			opto_turn(3, OP_RIGHT);
			select_motor_direction(STOP, PWML, PWMR);
			_delay_ms(200);
			}
			printf("lol2\n");
     382:	8f e7       	ldi	r24, 0x7F	; 127
     384:	91 e0       	ldi	r25, 0x01	; 1
     386:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			select_motor_direction(STOP, PWML, PWMR);
     38a:	44 e6       	ldi	r20, 0x64	; 100
     38c:	64 e6       	ldi	r22, 0x64	; 100
     38e:	84 e0       	ldi	r24, 0x04	; 4
     390:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
     394:	8e ce       	rjmp	.-740    	; 0xb2 <main+0xc>
		}
		
		//Case 7: If the sides are small but the front is free or all sides are free then move forward
		else
		{
			printf("Everything is ok!\n");
     396:	81 e9       	ldi	r24, 0x91	; 145
     398:	91 e0       	ldi	r25, 0x01	; 1
     39a:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
			select_motor_direction(FORWARD, PWML, PWMR);
     39e:	44 e6       	ldi	r20, 0x64	; 100
     3a0:	64 e6       	ldi	r22, 0x64	; 100
     3a2:	80 e0       	ldi	r24, 0x00	; 0
     3a4:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
			if (RightSensor>LeftSensor){
     3a8:	ec 16       	cp	r14, r28
     3aa:	fd 06       	cpc	r15, r29
     3ac:	e0 f4       	brcc	.+56     	; 0x3e6 <main+0x340>
				correcting = RightSensor-LeftSensor;
     3ae:	ce 19       	sub	r28, r14
     3b0:	df 09       	sbc	r29, r15
     3b2:	d0 93 d1 01 	sts	0x01D1, r29	; 0x8001d1 <__data_end+0x1>
     3b6:	c0 93 d0 01 	sts	0x01D0, r28	; 0x8001d0 <__data_end>
				PWML = PWML+correcting*10;
     3ba:	be 01       	movw	r22, r28
     3bc:	66 0f       	add	r22, r22
     3be:	77 1f       	adc	r23, r23
     3c0:	cc 0f       	add	r28, r28
     3c2:	dd 1f       	adc	r29, r29
     3c4:	cc 0f       	add	r28, r28
     3c6:	dd 1f       	adc	r29, r29
     3c8:	cc 0f       	add	r28, r28
     3ca:	dd 1f       	adc	r29, r29
     3cc:	6c 0f       	add	r22, r28
     3ce:	7d 1f       	adc	r23, r29
     3d0:	6c 59       	subi	r22, 0x9C	; 156
     3d2:	7f 4f       	sbci	r23, 0xFF	; 255
				select_motor_direction(FORWARD, PWML, PWMR);
     3d4:	44 e6       	ldi	r20, 0x64	; 100
     3d6:	80 e0       	ldi	r24, 0x00	; 0
     3d8:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
				printf("Increasing left motor\n");
     3dc:	83 ea       	ldi	r24, 0xA3	; 163
     3de:	91 e0       	ldi	r25, 0x01	; 1
     3e0:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     3e4:	66 ce       	rjmp	.-820    	; 0xb2 <main+0xc>
			}
			else if (LeftSensor>RightSensor){
     3e6:	ce 15       	cp	r28, r14
     3e8:	df 05       	cpc	r29, r15
     3ea:	08 f0       	brcs	.+2      	; 0x3ee <main+0x348>
     3ec:	62 ce       	rjmp	.-828    	; 0xb2 <main+0xc>
				correcting = LeftSensor-RightSensor;
     3ee:	ec 1a       	sub	r14, r28
     3f0:	fd 0a       	sbc	r15, r29
     3f2:	f0 92 d1 01 	sts	0x01D1, r15	; 0x8001d1 <__data_end+0x1>
     3f6:	e0 92 d0 01 	sts	0x01D0, r14	; 0x8001d0 <__data_end>
				PWMR = PWMR+correcting*30;
     3fa:	8e e1       	ldi	r24, 0x1E	; 30
     3fc:	8e 9d       	mul	r24, r14
     3fe:	a0 01       	movw	r20, r0
     400:	8f 9d       	mul	r24, r15
     402:	50 0d       	add	r21, r0
     404:	11 24       	eor	r1, r1
     406:	4c 59       	subi	r20, 0x9C	; 156
     408:	5f 4f       	sbci	r21, 0xFF	; 255
				select_motor_direction(FORWARD, PWML, PWMR);
     40a:	64 e6       	ldi	r22, 0x64	; 100
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	0e 94 b6 02 	call	0x56c	; 0x56c <select_motor_direction>
				printf("Increasing right motor\n");
     412:	89 eb       	ldi	r24, 0xB9	; 185
     414:	91 e0       	ldi	r25, 0x01	; 1
     416:	0e 94 92 06 	call	0xd24	; 0xd24 <puts>
     41a:	4b ce       	rjmp	.-874    	; 0xb2 <main+0xc>

0000041c <opto_turn>:
int slids = 0;
int flag_opto = 0;


int opto_turn(int turns, int side)
{
     41c:	cf 92       	push	r12
     41e:	df 92       	push	r13
     420:	ef 92       	push	r14
     422:	ff 92       	push	r15
     424:	1f 93       	push	r17
     426:	cf 93       	push	r28
     428:	df 93       	push	r29
     42a:	ec 01       	movw	r28, r24
     42c:	16 2f       	mov	r17, r22
	
	slids = 0;	
     42e:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <slids+0x1>
     432:	10 92 d2 01 	sts	0x01D2, r1	; 0x8001d2 <slids>
	//DDRD &= ~(1<<DDD3); //clear the pin PD2
	//DDRD |= 1<<DDD3;
	
	 
	
    while (slids<turns)
     436:	80 c0       	rjmp	.+256    	; 0x538 <opto_turn+0x11c>
    {
		
		if (PIND & 1<<side)
     438:	89 b1       	in	r24, 0x09	; 9
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	01 2e       	mov	r0, r17
     43e:	02 c0       	rjmp	.+4      	; 0x444 <opto_turn+0x28>
     440:	95 95       	asr	r25
     442:	87 95       	ror	r24
     444:	0a 94       	dec	r0
     446:	e2 f7       	brpl	.-8      	; 0x440 <opto_turn+0x24>
     448:	80 ff       	sbrs	r24, 0
     44a:	63 c0       	rjmp	.+198    	; 0x512 <opto_turn+0xf6>
		{
			
			if(PIND & 1<<side)
     44c:	89 b1       	in	r24, 0x09	; 9
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	01 2e       	mov	r0, r17
     452:	02 c0       	rjmp	.+4      	; 0x458 <opto_turn+0x3c>
     454:	95 95       	asr	r25
     456:	87 95       	ror	r24
     458:	0a 94       	dec	r0
     45a:	e2 f7       	brpl	.-8      	; 0x454 <opto_turn+0x38>
     45c:	80 fd       	sbrc	r24, 0
     45e:	10 c0       	rjmp	.+32     	; 0x480 <opto_turn+0x64>
     460:	58 c0       	rjmp	.+176    	; 0x512 <opto_turn+0xf6>
     462:	8f e9       	ldi	r24, 0x9F	; 159
     464:	9f e0       	ldi	r25, 0x0F	; 15
     466:	01 97       	sbiw	r24, 0x01	; 1
     468:	f1 f7       	brne	.-4      	; 0x466 <opto_turn+0x4a>
     46a:	00 c0       	rjmp	.+0      	; 0x46c <opto_turn+0x50>
     46c:	00 00       	nop
			{
				while(PIND & 1<<side)
				{
					_delay_ms(1);
					count_opto++;
     46e:	80 91 da 01 	lds	r24, 0x01DA	; 0x8001da <count_opto>
     472:	90 91 db 01 	lds	r25, 0x01DB	; 0x8001db <count_opto+0x1>
     476:	01 96       	adiw	r24, 0x01	; 1
     478:	90 93 db 01 	sts	0x01DB, r25	; 0x8001db <count_opto+0x1>
     47c:	80 93 da 01 	sts	0x01DA, r24	; 0x8001da <count_opto>
		if (PIND & 1<<side)
		{
			
			if(PIND & 1<<side)
			{
				while(PIND & 1<<side)
     480:	89 b1       	in	r24, 0x09	; 9
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	01 2e       	mov	r0, r17
     486:	02 c0       	rjmp	.+4      	; 0x48c <opto_turn+0x70>
     488:	95 95       	asr	r25
     48a:	87 95       	ror	r24
     48c:	0a 94       	dec	r0
     48e:	e2 f7       	brpl	.-8      	; 0x488 <opto_turn+0x6c>
     490:	80 fd       	sbrc	r24, 0
     492:	e7 cf       	rjmp	.-50     	; 0x462 <opto_turn+0x46>
				{
					_delay_ms(1);
					count_opto++;
				}		
				rpm = 600000/(((double)count_opto+(double)count_off)*PoM);
     494:	60 91 da 01 	lds	r22, 0x01DA	; 0x8001da <count_opto>
     498:	70 91 db 01 	lds	r23, 0x01DB	; 0x8001db <count_opto+0x1>
     49c:	07 2e       	mov	r0, r23
     49e:	00 0c       	add	r0, r0
     4a0:	88 0b       	sbc	r24, r24
     4a2:	99 0b       	sbc	r25, r25
     4a4:	0e 94 83 05 	call	0xb06	; 0xb06 <__floatsisf>
     4a8:	6b 01       	movw	r12, r22
     4aa:	7c 01       	movw	r14, r24
     4ac:	60 91 d8 01 	lds	r22, 0x01D8	; 0x8001d8 <count_off>
     4b0:	70 91 d9 01 	lds	r23, 0x01D9	; 0x8001d9 <count_off+0x1>
     4b4:	07 2e       	mov	r0, r23
     4b6:	00 0c       	add	r0, r0
     4b8:	88 0b       	sbc	r24, r24
     4ba:	99 0b       	sbc	r25, r25
     4bc:	0e 94 83 05 	call	0xb06	; 0xb06 <__floatsisf>
     4c0:	9b 01       	movw	r18, r22
     4c2:	ac 01       	movw	r20, r24
     4c4:	c7 01       	movw	r24, r14
     4c6:	b6 01       	movw	r22, r12
     4c8:	0e 94 74 04 	call	0x8e8	; 0x8e8 <__addsf3>
     4cc:	20 e0       	ldi	r18, 0x00	; 0
     4ce:	30 e0       	ldi	r19, 0x00	; 0
     4d0:	40 ec       	ldi	r20, 0xC0	; 192
     4d2:	50 e4       	ldi	r21, 0x40	; 64
     4d4:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__mulsf3>
     4d8:	9b 01       	movw	r18, r22
     4da:	ac 01       	movw	r20, r24
     4dc:	60 e0       	ldi	r22, 0x00	; 0
     4de:	7c e7       	ldi	r23, 0x7C	; 124
     4e0:	82 e1       	ldi	r24, 0x12	; 18
     4e2:	99 e4       	ldi	r25, 0x49	; 73
     4e4:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <__divsf3>
     4e8:	60 93 d4 01 	sts	0x01D4, r22	; 0x8001d4 <rpm>
     4ec:	70 93 d5 01 	sts	0x01D5, r23	; 0x8001d5 <rpm+0x1>
     4f0:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <rpm+0x2>
     4f4:	90 93 d7 01 	sts	0x01D7, r25	; 0x8001d7 <rpm+0x3>
	
				slids++;
     4f8:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <slids>
     4fc:	90 91 d3 01 	lds	r25, 0x01D3	; 0x8001d3 <slids+0x1>
     500:	01 96       	adiw	r24, 0x01	; 1
     502:	90 93 d3 01 	sts	0x01D3, r25	; 0x8001d3 <slids+0x1>
     506:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <slids>
				count_off=0;
     50a:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <count_off+0x1>
     50e:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <count_off>
     512:	8f e9       	ldi	r24, 0x9F	; 159
     514:	9f e0       	ldi	r25, 0x0F	; 15
     516:	01 97       	sbiw	r24, 0x01	; 1
     518:	f1 f7       	brne	.-4      	; 0x516 <opto_turn+0xfa>
     51a:	00 c0       	rjmp	.+0      	; 0x51c <opto_turn+0x100>
     51c:	00 00       	nop
					
				
			}
		}
		_delay_ms(1);
		count_off++;
     51e:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <count_off>
     522:	90 91 d9 01 	lds	r25, 0x01D9	; 0x8001d9 <count_off+0x1>
     526:	01 96       	adiw	r24, 0x01	; 1
     528:	90 93 d9 01 	sts	0x01D9, r25	; 0x8001d9 <count_off+0x1>
     52c:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <count_off>
		count_opto = 0;
     530:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <count_opto+0x1>
     534:	10 92 da 01 	sts	0x01DA, r1	; 0x8001da <count_opto>
	//DDRD &= ~(1<<DDD3); //clear the pin PD2
	//DDRD |= 1<<DDD3;
	
	 
	
    while (slids<turns)
     538:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <slids>
     53c:	90 91 d3 01 	lds	r25, 0x01D3	; 0x8001d3 <slids+0x1>
     540:	8c 17       	cp	r24, r28
     542:	9d 07       	cpc	r25, r29
     544:	0c f4       	brge	.+2      	; 0x548 <opto_turn+0x12c>
     546:	78 cf       	rjmp	.-272    	; 0x438 <opto_turn+0x1c>
		count_off++;
		count_opto = 0;

	}

     548:	df 91       	pop	r29
     54a:	cf 91       	pop	r28
     54c:	1f 91       	pop	r17
     54e:	ff 90       	pop	r15
     550:	ef 90       	pop	r14
     552:	df 90       	pop	r13
     554:	cf 90       	pop	r12
     556:	08 95       	ret

00000558 <setup_motors>:
    break;
  }
}

void setup_motors (void){
  TCCR0A |= (1 << WGM00) | (1 << WGM00); //Enable Fast PWM mode on Timer0
     558:	84 b5       	in	r24, 0x24	; 36
     55a:	81 60       	ori	r24, 0x01	; 1
     55c:	84 bd       	out	0x24, r24	; 36
  TCCR0A |= (1 << COM0A1) | (1 << COM0B1); //Enable to put out PWM signal to D5 and D6 pins
     55e:	84 b5       	in	r24, 0x24	; 36
     560:	80 6a       	ori	r24, 0xA0	; 160
     562:	84 bd       	out	0x24, r24	; 36
  TCCR0B |= (1 << CS00) | (1 << CS01); //Set pre-scaler to 64
     564:	85 b5       	in	r24, 0x25	; 37
     566:	83 60       	ori	r24, 0x03	; 3
     568:	85 bd       	out	0x25, r24	; 37
     56a:	08 95       	ret

0000056c <select_motor_direction>:
  distance = duration * 0.34 / 2; // 340m/s -> 0.34 cm/10us because we measure distance every 10 microseconds
  delay_ms(60); //Suggested by datasheet to wait 60ms to ultrasound signal interruption
  return distance;
}

void select_motor_direction (unsigned char direction, unsigned char PWML, unsigned char PWMR){
     56c:	1f 93       	push	r17
     56e:	cf 93       	push	r28
     570:	df 93       	push	r29
     572:	c8 2f       	mov	r28, r24
     574:	d6 2f       	mov	r29, r22
     576:	14 2f       	mov	r17, r20
  setup_motors();
     578:	0e 94 ac 02 	call	0x558	; 0x558 <setup_motors>
  switch (direction)
     57c:	c2 30       	cpi	r28, 0x02	; 2
     57e:	49 f1       	breq	.+82     	; 0x5d2 <select_motor_direction+0x66>
     580:	28 f4       	brcc	.+10     	; 0x58c <select_motor_direction+0x20>
     582:	cc 23       	and	r28, r28
     584:	41 f0       	breq	.+16     	; 0x596 <select_motor_direction+0x2a>
     586:	c1 30       	cpi	r28, 0x01	; 1
     588:	a9 f0       	breq	.+42     	; 0x5b4 <select_motor_direction+0x48>
     58a:	4f c0       	rjmp	.+158    	; 0x62a <select_motor_direction+0xbe>
     58c:	c3 30       	cpi	r28, 0x03	; 3
     58e:	81 f1       	breq	.+96     	; 0x5f0 <select_motor_direction+0x84>
     590:	c4 30       	cpi	r28, 0x04	; 4
     592:	e9 f1       	breq	.+122    	; 0x60e <select_motor_direction+0xa2>
     594:	4a c0       	rjmp	.+148    	; 0x62a <select_motor_direction+0xbe>
  {
  case FORWARD:
    PORTD |= (1 << IN1);
     596:	8b b1       	in	r24, 0x0b	; 11
     598:	80 61       	ori	r24, 0x10	; 16
     59a:	8b b9       	out	0x0b, r24	; 11
    PORTD &= ~(1 << IN2);
     59c:	8b b1       	in	r24, 0x0b	; 11
     59e:	8f 77       	andi	r24, 0x7F	; 127
     5a0:	8b b9       	out	0x0b, r24	; 11

    PORTB |= (1 << IN3);
     5a2:	85 b1       	in	r24, 0x05	; 5
     5a4:	81 60       	ori	r24, 0x01	; 1
     5a6:	85 b9       	out	0x05, r24	; 5
    PORTB &= ~(1 << IN4);
     5a8:	85 b1       	in	r24, 0x05	; 5
     5aa:	8d 7f       	andi	r24, 0xFD	; 253
     5ac:	85 b9       	out	0x05, r24	; 5

		OCR0A = PWMR; //ENB
     5ae:	17 bd       	out	0x27, r17	; 39
		OCR0B = PWML; //ENA
     5b0:	d8 bd       	out	0x28, r29	; 40

    break;
     5b2:	3b c0       	rjmp	.+118    	; 0x62a <select_motor_direction+0xbe>

  case BACKWARD:
    PORTD &= ~(1 << IN1);
     5b4:	8b b1       	in	r24, 0x0b	; 11
     5b6:	8f 7e       	andi	r24, 0xEF	; 239
     5b8:	8b b9       	out	0x0b, r24	; 11
    PORTD |= (1 << IN2);
     5ba:	8b b1       	in	r24, 0x0b	; 11
     5bc:	80 68       	ori	r24, 0x80	; 128
     5be:	8b b9       	out	0x0b, r24	; 11

    PORTB &= ~(1 << IN3);
     5c0:	85 b1       	in	r24, 0x05	; 5
     5c2:	8e 7f       	andi	r24, 0xFE	; 254
     5c4:	85 b9       	out	0x05, r24	; 5
    PORTB |= (1 << IN4);
     5c6:	85 b1       	in	r24, 0x05	; 5
     5c8:	82 60       	ori	r24, 0x02	; 2
     5ca:	85 b9       	out	0x05, r24	; 5

	OCR0A = PWMR; //ENB
     5cc:	17 bd       	out	0x27, r17	; 39
	OCR0B = PWML; //ENA
     5ce:	d8 bd       	out	0x28, r29	; 40

    break;
     5d0:	2c c0       	rjmp	.+88     	; 0x62a <select_motor_direction+0xbe>
  
  case LEFT:
    //Left goes backward
    PORTD &= ~(1 << IN1);
     5d2:	8b b1       	in	r24, 0x0b	; 11
     5d4:	8f 7e       	andi	r24, 0xEF	; 239
     5d6:	8b b9       	out	0x0b, r24	; 11
    PORTD |= (1 << IN2);
     5d8:	8b b1       	in	r24, 0x0b	; 11
     5da:	80 68       	ori	r24, 0x80	; 128
     5dc:	8b b9       	out	0x0b, r24	; 11

    //Right goes forward
    PORTB |= (1 << IN3);
     5de:	85 b1       	in	r24, 0x05	; 5
     5e0:	81 60       	ori	r24, 0x01	; 1
     5e2:	85 b9       	out	0x05, r24	; 5
    PORTB &= ~(1 << IN4);
     5e4:	85 b1       	in	r24, 0x05	; 5
     5e6:	8d 7f       	andi	r24, 0xFD	; 253
     5e8:	85 b9       	out	0x05, r24	; 5

	OCR0A = PWMR; //ENB
     5ea:	17 bd       	out	0x27, r17	; 39
	OCR0B = PWML; //ENA
     5ec:	d8 bd       	out	0x28, r29	; 40

    break;
     5ee:	1d c0       	rjmp	.+58     	; 0x62a <select_motor_direction+0xbe>
  
  case RIGHT:
    //Left goes forward
    PORTD |= (1 << IN1);
     5f0:	8b b1       	in	r24, 0x0b	; 11
     5f2:	80 61       	ori	r24, 0x10	; 16
     5f4:	8b b9       	out	0x0b, r24	; 11
    PORTD &= ~(1 << IN2);
     5f6:	8b b1       	in	r24, 0x0b	; 11
     5f8:	8f 77       	andi	r24, 0x7F	; 127
     5fa:	8b b9       	out	0x0b, r24	; 11

    //Right goes backward
    PORTB &= ~(1 << IN3);
     5fc:	85 b1       	in	r24, 0x05	; 5
     5fe:	8e 7f       	andi	r24, 0xFE	; 254
     600:	85 b9       	out	0x05, r24	; 5
    PORTB |= (1 << IN4);
     602:	85 b1       	in	r24, 0x05	; 5
     604:	82 60       	ori	r24, 0x02	; 2
     606:	85 b9       	out	0x05, r24	; 5

	OCR0A = PWMR; //ENB
     608:	17 bd       	out	0x27, r17	; 39
	OCR0B = PWML; //ENA
     60a:	d8 bd       	out	0x28, r29	; 40

  break;
     60c:	0e c0       	rjmp	.+28     	; 0x62a <select_motor_direction+0xbe>
  
  case STOP:
    PORTD &= ~(1 << IN1);
     60e:	8b b1       	in	r24, 0x0b	; 11
     610:	8f 7e       	andi	r24, 0xEF	; 239
     612:	8b b9       	out	0x0b, r24	; 11
    PORTD &= ~(1 << IN2);
     614:	8b b1       	in	r24, 0x0b	; 11
     616:	8f 77       	andi	r24, 0x7F	; 127
     618:	8b b9       	out	0x0b, r24	; 11

    PORTB &= ~(1 << IN3);
     61a:	85 b1       	in	r24, 0x05	; 5
     61c:	8e 7f       	andi	r24, 0xFE	; 254
     61e:	85 b9       	out	0x05, r24	; 5
    PORTB &= ~(1 << IN4);
     620:	85 b1       	in	r24, 0x05	; 5
     622:	8d 7f       	andi	r24, 0xFD	; 253
     624:	85 b9       	out	0x05, r24	; 5

    OCR0A = 0; //ENB
     626:	17 bc       	out	0x27, r1	; 39
    OCR0B = 0; //ENA
     628:	18 bc       	out	0x28, r1	; 40

    break;
  }
}
     62a:	df 91       	pop	r29
     62c:	cf 91       	pop	r28
     62e:	1f 91       	pop	r17
     630:	08 95       	ret

00000632 <start_timer>:
    TIFR2 |= (1 << OCF2A);
  }
}

void start_timer (void){
	TCCR1A = 0;
     632:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B |= (1 << WGM12); // Set the Timer1 Mode to CTC
     636:	e1 e8       	ldi	r30, 0x81	; 129
     638:	f0 e0       	ldi	r31, 0x00	; 0
     63a:	80 81       	ld	r24, Z
     63c:	88 60       	ori	r24, 0x08	; 8
     63e:	80 83       	st	Z, r24
	OCR1A = 0x9F; //160 tick (0-159) to reach 10us
     640:	8f e9       	ldi	r24, 0x9F	; 159
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
     648:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
	TIMSK1 |= (1 << OCIE1A); //Set the ISR COMPA vect
     64c:	af e6       	ldi	r26, 0x6F	; 111
     64e:	b0 e0       	ldi	r27, 0x00	; 0
     650:	8c 91       	ld	r24, X
     652:	82 60       	ori	r24, 0x02	; 2
     654:	8c 93       	st	X, r24
	sei();
     656:	78 94       	sei
	TCCR1B |= (1 << CS10); // set pre-scaler to 1 to reach us
     658:	80 81       	ld	r24, Z
     65a:	81 60       	ori	r24, 0x01	; 1
     65c:	80 83       	st	Z, r24
     65e:	08 95       	ret

00000660 <__vector_11>:
}

ISR (TIMER1_COMPA_vect){
     660:	1f 92       	push	r1
     662:	0f 92       	push	r0
     664:	0f b6       	in	r0, 0x3f	; 63
     666:	0f 92       	push	r0
     668:	11 24       	eor	r1, r1
     66a:	2f 93       	push	r18
     66c:	8f 93       	push	r24
     66e:	9f 93       	push	r25
  ten_us_counter++;
     670:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <ten_us_counter>
     674:	90 91 dd 01 	lds	r25, 0x01DD	; 0x8001dd <ten_us_counter+0x1>
     678:	01 96       	adiw	r24, 0x01	; 1
     67a:	90 93 dd 01 	sts	0x01DD, r25	; 0x8001dd <ten_us_counter+0x1>
     67e:	80 93 dc 01 	sts	0x01DC, r24	; 0x8001dc <ten_us_counter>
  if(ten_us_counter>65000) ten_us_counter = 0; //to avoid overflow of int
     682:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <ten_us_counter>
     686:	90 91 dd 01 	lds	r25, 0x01DD	; 0x8001dd <ten_us_counter+0x1>
     68a:	89 3e       	cpi	r24, 0xE9	; 233
     68c:	9d 4f       	sbci	r25, 0xFD	; 253
     68e:	20 f0       	brcs	.+8      	; 0x698 <__vector_11+0x38>
     690:	10 92 dd 01 	sts	0x01DD, r1	; 0x8001dd <ten_us_counter+0x1>
     694:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <ten_us_counter>
}
     698:	9f 91       	pop	r25
     69a:	8f 91       	pop	r24
     69c:	2f 91       	pop	r18
     69e:	0f 90       	pop	r0
     6a0:	0f be       	out	0x3f, r0	; 63
     6a2:	0f 90       	pop	r0
     6a4:	1f 90       	pop	r1
     6a6:	18 95       	reti

000006a8 <stop_timer>:

void stop_timer (void){
  TCCR1B = 0; //stop interrupt
     6a8:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
     6ac:	08 95       	ret

000006ae <reset_prescaler>:
}

void reset_prescaler(void){
  TCCR2B &= ~((1 << CS20) | (1 << CS22));
     6ae:	e1 eb       	ldi	r30, 0xB1	; 177
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	80 81       	ld	r24, Z
     6b4:	8a 7f       	andi	r24, 0xFA	; 250
     6b6:	80 83       	st	Z, r24
     6b8:	08 95       	ret

000006ba <delay_ms>:
  TCCR0A |= (1 << WGM00) | (1 << WGM00); //Enable Fast PWM mode on Timer0
  TCCR0A |= (1 << COM0A1) | (1 << COM0B1); //Enable to put out PWM signal to D5 and D6 pins
  TCCR0B |= (1 << CS00) | (1 << CS01); //Set pre-scaler to 64
}

void delay_ms (unsigned int ms){
     6ba:	cf 93       	push	r28
     6bc:	df 93       	push	r29
     6be:	ec 01       	movw	r28, r24
  TCCR2A |= (1 << WGM21); // Set the Timer2 Mode to CTC
     6c0:	e0 eb       	ldi	r30, 0xB0	; 176
     6c2:	f0 e0       	ldi	r31, 0x00	; 0
     6c4:	80 81       	ld	r24, Z
     6c6:	82 60       	ori	r24, 0x02	; 2
     6c8:	80 83       	st	Z, r24
  OCR2A = 0xF9; // count up to 256 ticks (0-255) to reach 1ms
     6ca:	89 ef       	ldi	r24, 0xF9	; 249
     6cc:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
  reset_prescaler();
     6d0:	0e 94 57 03 	call	0x6ae	; 0x6ae <reset_prescaler>
  TCCR2B |= (1 << CS22); // set pre-scaler to 64 and start the timer
     6d4:	e1 eb       	ldi	r30, 0xB1	; 177
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	80 81       	ld	r24, Z
     6da:	84 60       	ori	r24, 0x04	; 4
     6dc:	80 83       	st	Z, r24
  for (int i=0; i < ms; i++){
     6de:	20 e0       	ldi	r18, 0x00	; 0
     6e0:	30 e0       	ldi	r19, 0x00	; 0
     6e2:	07 c0       	rjmp	.+14     	; 0x6f2 <delay_ms+0x38>
    while (!(TIFR2 & (1 << OCF2A))); // wait for the overflow event
     6e4:	b9 9b       	sbis	0x17, 1	; 23
     6e6:	fe cf       	rjmp	.-4      	; 0x6e4 <delay_ms+0x2a>
    TIFR2 |= (1 << OCF2A);
     6e8:	87 b3       	in	r24, 0x17	; 23
     6ea:	82 60       	ori	r24, 0x02	; 2
     6ec:	87 bb       	out	0x17, r24	; 23
void delay_ms (unsigned int ms){
  TCCR2A |= (1 << WGM21); // Set the Timer2 Mode to CTC
  OCR2A = 0xF9; // count up to 256 ticks (0-255) to reach 1ms
  reset_prescaler();
  TCCR2B |= (1 << CS22); // set pre-scaler to 64 and start the timer
  for (int i=0; i < ms; i++){
     6ee:	2f 5f       	subi	r18, 0xFF	; 255
     6f0:	3f 4f       	sbci	r19, 0xFF	; 255
     6f2:	2c 17       	cp	r18, r28
     6f4:	3d 07       	cpc	r19, r29
     6f6:	b0 f3       	brcs	.-20     	; 0x6e4 <delay_ms+0x2a>
    while (!(TIFR2 & (1 << OCF2A))); // wait for the overflow event
    TIFR2 |= (1 << OCF2A);
  }
}
     6f8:	df 91       	pop	r29
     6fa:	cf 91       	pop	r28
     6fc:	08 95       	ret

000006fe <delay_us>:

void delay_us (unsigned int us){
     6fe:	cf 93       	push	r28
     700:	df 93       	push	r29
     702:	ec 01       	movw	r28, r24
  TCCR2A |= (1 << WGM21); // Set the Timer2 Mode to CTC
     704:	e0 eb       	ldi	r30, 0xB0	; 176
     706:	f0 e0       	ldi	r31, 0x00	; 0
     708:	80 81       	ld	r24, Z
     70a:	82 60       	ori	r24, 0x02	; 2
     70c:	80 83       	st	Z, r24
  OCR2A = 0x0F; // count up to 16 ticks (0-15) to reach 1us
     70e:	8f e0       	ldi	r24, 0x0F	; 15
     710:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
  reset_prescaler();
     714:	0e 94 57 03 	call	0x6ae	; 0x6ae <reset_prescaler>
  TCCR2B |= (1 << CS20); // set pre-scaler to 1 and start the timer
     718:	e1 eb       	ldi	r30, 0xB1	; 177
     71a:	f0 e0       	ldi	r31, 0x00	; 0
     71c:	80 81       	ld	r24, Z
     71e:	81 60       	ori	r24, 0x01	; 1
     720:	80 83       	st	Z, r24
  for (int i=0; i < us; i++){
     722:	20 e0       	ldi	r18, 0x00	; 0
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	07 c0       	rjmp	.+14     	; 0x736 <delay_us+0x38>
    while (!(TIFR2 & (1 << OCF2A))); // wait for the overflow event
     728:	b9 9b       	sbis	0x17, 1	; 23
     72a:	fe cf       	rjmp	.-4      	; 0x728 <delay_us+0x2a>
    TIFR2 |= (1 << OCF2A);
     72c:	87 b3       	in	r24, 0x17	; 23
     72e:	82 60       	ori	r24, 0x02	; 2
     730:	87 bb       	out	0x17, r24	; 23
void delay_us (unsigned int us){
  TCCR2A |= (1 << WGM21); // Set the Timer2 Mode to CTC
  OCR2A = 0x0F; // count up to 16 ticks (0-15) to reach 1us
  reset_prescaler();
  TCCR2B |= (1 << CS20); // set pre-scaler to 1 and start the timer
  for (int i=0; i < us; i++){
     732:	2f 5f       	subi	r18, 0xFF	; 255
     734:	3f 4f       	sbci	r19, 0xFF	; 255
     736:	2c 17       	cp	r18, r28
     738:	3d 07       	cpc	r19, r29
     73a:	b0 f3       	brcs	.-20     	; 0x728 <delay_us+0x2a>
    while (!(TIFR2 & (1 << OCF2A))); // wait for the overflow event
    TIFR2 |= (1 << OCF2A);
  }
}
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	08 95       	ret

00000742 <ultrasound_sensor>:
void setup_motors (void);
void reset_prescaler(void);

volatile unsigned int ten_us_counter = 0;

unsigned int ultrasound_sensor (unsigned char sensor){
     742:	cf 92       	push	r12
     744:	df 92       	push	r13
     746:	ef 92       	push	r14
     748:	ff 92       	push	r15
     74a:	0f 93       	push	r16
     74c:	1f 93       	push	r17
     74e:	cf 93       	push	r28
     750:	df 93       	push	r29
     752:	18 2f       	mov	r17, r24
  unsigned char Echo_Pin = sensor;
  unsigned char Trigger_Pin = sensor+2;
     754:	02 e0       	ldi	r16, 0x02	; 2
     756:	08 0f       	add	r16, r24
  unsigned int distance = 0, duration = 0, timer_LOW = 0, timer_HIGH = 0;
  start_timer();
     758:	0e 94 19 03 	call	0x632	; 0x632 <start_timer>
  PORTB &= ~(1 << Trigger_Pin); // wait 2us to make sure echo is avoided
     75c:	85 b1       	in	r24, 0x05	; 5
     75e:	c1 e0       	ldi	r28, 0x01	; 1
     760:	d0 e0       	ldi	r29, 0x00	; 0
     762:	02 c0       	rjmp	.+4      	; 0x768 <ultrasound_sensor+0x26>
     764:	cc 0f       	add	r28, r28
     766:	dd 1f       	adc	r29, r29
     768:	0a 95       	dec	r16
     76a:	e2 f7       	brpl	.-8      	; 0x764 <ultrasound_sensor+0x22>
     76c:	dc 2f       	mov	r29, r28
     76e:	d0 95       	com	r29
     770:	8d 23       	and	r24, r29
     772:	85 b9       	out	0x05, r24	; 5
  delay_us(2);
     774:	82 e0       	ldi	r24, 0x02	; 2
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	0e 94 7f 03 	call	0x6fe	; 0x6fe <delay_us>
  PORTB |= (1 << Trigger_Pin); // Activate trigger pin to send out ultrasound noise for 10 us
     77c:	85 b1       	in	r24, 0x05	; 5
     77e:	c8 2b       	or	r28, r24
     780:	c5 b9       	out	0x05, r28	; 5
  delay_us(10);
     782:	8a e0       	ldi	r24, 0x0A	; 10
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	0e 94 7f 03 	call	0x6fe	; 0x6fe <delay_us>
  PORTB &= ~(1 << Trigger_Pin); //turn off the trigger
     78a:	85 b1       	in	r24, 0x05	; 5
     78c:	d8 23       	and	r29, r24
     78e:	d5 b9       	out	0x05, r29	; 5
volatile unsigned int ten_us_counter = 0;

unsigned int ultrasound_sensor (unsigned char sensor){
  unsigned char Echo_Pin = sensor;
  unsigned char Trigger_Pin = sensor+2;
  unsigned int distance = 0, duration = 0, timer_LOW = 0, timer_HIGH = 0;
     790:	c0 e0       	ldi	r28, 0x00	; 0
     792:	d0 e0       	ldi	r29, 0x00	; 0
  PORTB &= ~(1 << Trigger_Pin); // wait 2us to make sure echo is avoided
  delay_us(2);
  PORTB |= (1 << Trigger_Pin); // Activate trigger pin to send out ultrasound noise for 10 us
  delay_us(10);
  PORTB &= ~(1 << Trigger_Pin); //turn off the trigger
  while (!(PINC & (1 << Echo_Pin))){
     794:	04 c0       	rjmp	.+8      	; 0x79e <ultrasound_sensor+0x5c>
    timer_LOW = ten_us_counter; } //Wait to get back the signal (reach Rising edge)
     796:	c0 91 dc 01 	lds	r28, 0x01DC	; 0x8001dc <ten_us_counter>
     79a:	d0 91 dd 01 	lds	r29, 0x01DD	; 0x8001dd <ten_us_counter+0x1>
  PORTB &= ~(1 << Trigger_Pin); // wait 2us to make sure echo is avoided
  delay_us(2);
  PORTB |= (1 << Trigger_Pin); // Activate trigger pin to send out ultrasound noise for 10 us
  delay_us(10);
  PORTB &= ~(1 << Trigger_Pin); //turn off the trigger
  while (!(PINC & (1 << Echo_Pin))){
     79e:	86 b1       	in	r24, 0x06	; 6
     7a0:	21 2f       	mov	r18, r17
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	01 2e       	mov	r0, r17
     7a6:	02 c0       	rjmp	.+4      	; 0x7ac <ultrasound_sensor+0x6a>
     7a8:	95 95       	asr	r25
     7aa:	87 95       	ror	r24
     7ac:	0a 94       	dec	r0
     7ae:	e2 f7       	brpl	.-8      	; 0x7a8 <ultrasound_sensor+0x66>
     7b0:	80 ff       	sbrs	r24, 0
     7b2:	f1 cf       	rjmp	.-30     	; 0x796 <ultrasound_sensor+0x54>
     7b4:	00 e0       	ldi	r16, 0x00	; 0
     7b6:	10 e0       	ldi	r17, 0x00	; 0
     7b8:	04 c0       	rjmp	.+8      	; 0x7c2 <ultrasound_sensor+0x80>
    timer_LOW = ten_us_counter; } //Wait to get back the signal (reach Rising edge)
  while (PINC & (1 << Echo_Pin)){
    timer_HIGH = ten_us_counter; } //Wait for the signal to finish (reach Falling edge)
     7ba:	00 91 dc 01 	lds	r16, 0x01DC	; 0x8001dc <ten_us_counter>
     7be:	10 91 dd 01 	lds	r17, 0x01DD	; 0x8001dd <ten_us_counter+0x1>
  PORTB |= (1 << Trigger_Pin); // Activate trigger pin to send out ultrasound noise for 10 us
  delay_us(10);
  PORTB &= ~(1 << Trigger_Pin); //turn off the trigger
  while (!(PINC & (1 << Echo_Pin))){
    timer_LOW = ten_us_counter; } //Wait to get back the signal (reach Rising edge)
  while (PINC & (1 << Echo_Pin)){
     7c2:	86 b1       	in	r24, 0x06	; 6
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	02 2e       	mov	r0, r18
     7c8:	02 c0       	rjmp	.+4      	; 0x7ce <ultrasound_sensor+0x8c>
     7ca:	95 95       	asr	r25
     7cc:	87 95       	ror	r24
     7ce:	0a 94       	dec	r0
     7d0:	e2 f7       	brpl	.-8      	; 0x7ca <ultrasound_sensor+0x88>
     7d2:	80 fd       	sbrc	r24, 0
     7d4:	f2 cf       	rjmp	.-28     	; 0x7ba <ultrasound_sensor+0x78>
    timer_HIGH = ten_us_counter; } //Wait for the signal to finish (reach Falling edge)
  stop_timer();
     7d6:	0e 94 54 03 	call	0x6a8	; 0x6a8 <stop_timer>
  duration = timer_HIGH - timer_LOW;
     7da:	b8 01       	movw	r22, r16
     7dc:	6c 1b       	sub	r22, r28
     7de:	7d 0b       	sbc	r23, r29
  ten_us_counter = 0;
     7e0:	10 92 dd 01 	sts	0x01DD, r1	; 0x8001dd <ten_us_counter+0x1>
     7e4:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <ten_us_counter>
  distance = duration * 0.34 / 2; // 340m/s -> 0.34 cm/10us because we measure distance every 10 microseconds
     7e8:	80 e0       	ldi	r24, 0x00	; 0
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	0e 94 81 05 	call	0xb02	; 0xb02 <__floatunsisf>
     7f0:	2b e7       	ldi	r18, 0x7B	; 123
     7f2:	34 e1       	ldi	r19, 0x14	; 20
     7f4:	4e ea       	ldi	r20, 0xAE	; 174
     7f6:	5e e3       	ldi	r21, 0x3E	; 62
     7f8:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__mulsf3>
     7fc:	20 e0       	ldi	r18, 0x00	; 0
     7fe:	30 e0       	ldi	r19, 0x00	; 0
     800:	40 e0       	ldi	r20, 0x00	; 0
     802:	5f e3       	ldi	r21, 0x3F	; 63
     804:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__mulsf3>
     808:	0e 94 52 05 	call	0xaa4	; 0xaa4 <__fixunssfsi>
     80c:	6b 01       	movw	r12, r22
     80e:	7c 01       	movw	r14, r24
  delay_ms(60); //Suggested by datasheet to wait 60ms to ultrasound signal interruption
     810:	8c e3       	ldi	r24, 0x3C	; 60
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	0e 94 5d 03 	call	0x6ba	; 0x6ba <delay_ms>
  return distance;
}
     818:	c6 01       	movw	r24, r12
     81a:	df 91       	pop	r29
     81c:	cf 91       	pop	r28
     81e:	1f 91       	pop	r17
     820:	0f 91       	pop	r16
     822:	ff 90       	pop	r15
     824:	ef 90       	pop	r14
     826:	df 90       	pop	r13
     828:	cf 90       	pop	r12
     82a:	08 95       	ret

0000082c <set_pins>:
  TCCR2B &= ~((1 << CS20) | (1 << CS22));
  }

void set_pins (void){
  //Setting Echo pins
  DDRC &= ~(1 << U_FRONT); //A0 set as input
     82c:	87 b1       	in	r24, 0x07	; 7
     82e:	8e 7f       	andi	r24, 0xFE	; 254
     830:	87 b9       	out	0x07, r24	; 7
  DDRC &= ~(1 << U_LEFT); //A1 set as input
     832:	87 b1       	in	r24, 0x07	; 7
     834:	8d 7f       	andi	r24, 0xFD	; 253
     836:	87 b9       	out	0x07, r24	; 7
  DDRC &= ~(1 << U_RIGHT); // A2 set as input
     838:	87 b1       	in	r24, 0x07	; 7
     83a:	8b 7f       	andi	r24, 0xFB	; 251
     83c:	87 b9       	out	0x07, r24	; 7

  //Setting Trigger pins
  DDRB |= (1 << (U_FRONT+2)); //D10 set as output
     83e:	84 b1       	in	r24, 0x04	; 4
     840:	84 60       	ori	r24, 0x04	; 4
     842:	84 b9       	out	0x04, r24	; 4
  DDRB |= (1 << (U_LEFT+2)); //D11 set as output
     844:	84 b1       	in	r24, 0x04	; 4
     846:	88 60       	ori	r24, 0x08	; 8
     848:	84 b9       	out	0x04, r24	; 4
  DDRB |= (1 << (U_RIGHT+2)); //D12 set as output
     84a:	84 b1       	in	r24, 0x04	; 4
     84c:	80 61       	ori	r24, 0x10	; 16
     84e:	84 b9       	out	0x04, r24	; 4

  //Setting Optocoupler PINS
  DDRD &= ~(1 << O_LEFT); //D2 set as input
     850:	8a b1       	in	r24, 0x0a	; 10
     852:	8b 7f       	andi	r24, 0xFB	; 251
     854:	8a b9       	out	0x0a, r24	; 10
  DDRD &= ~(1 << O_RIGHT); //D3 set as input
     856:	8a b1       	in	r24, 0x0a	; 10
     858:	87 7f       	andi	r24, 0xF7	; 247
     85a:	8a b9       	out	0x0a, r24	; 10

  //Setting motor pins
  DDRD |= (1 << IN1); //D4 set as output
     85c:	8a b1       	in	r24, 0x0a	; 10
     85e:	80 61       	ori	r24, 0x10	; 16
     860:	8a b9       	out	0x0a, r24	; 10
  DDRD |= (1 << IN2); //D7 set as output
     862:	8a b1       	in	r24, 0x0a	; 10
     864:	80 68       	ori	r24, 0x80	; 128
     866:	8a b9       	out	0x0a, r24	; 10
  DDRB |= (1 << IN3); //D8 set as output
     868:	84 b1       	in	r24, 0x04	; 4
     86a:	81 60       	ori	r24, 0x01	; 1
     86c:	84 b9       	out	0x04, r24	; 4
  DDRB |= (1 << IN4); //D9 set as output
     86e:	84 b1       	in	r24, 0x04	; 4
     870:	82 60       	ori	r24, 0x02	; 2
     872:	84 b9       	out	0x04, r24	; 4
  DDRD |= (1 << ENA); //D5 set as output
     874:	8a b1       	in	r24, 0x0a	; 10
     876:	80 62       	ori	r24, 0x20	; 32
     878:	8a b9       	out	0x0a, r24	; 10
  DDRD |= (1 << ENB); //D6 set as output
     87a:	8a b1       	in	r24, 0x0a	; 10
     87c:	80 64       	ori	r24, 0x40	; 64
     87e:	8a b9       	out	0x0a, r24	; 10
     880:	08 95       	ret

00000882 <uart_putchar>:
     882:	cf 93       	push	r28
     884:	c8 2f       	mov	r28, r24
     886:	8a 30       	cpi	r24, 0x0A	; 10
     888:	19 f4       	brne	.+6      	; 0x890 <uart_putchar+0xe>
     88a:	8d e0       	ldi	r24, 0x0D	; 13
     88c:	0e 94 41 04 	call	0x882	; 0x882 <uart_putchar>
     890:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     894:	85 ff       	sbrs	r24, 5
     896:	fc cf       	rjmp	.-8      	; 0x890 <uart_putchar+0xe>
     898:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     89c:	cf 91       	pop	r28
     89e:	08 95       	ret

000008a0 <uart_getchar>:
     8a0:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     8a4:	88 23       	and	r24, r24
     8a6:	e4 f7       	brge	.-8      	; 0x8a0 <uart_getchar>
     8a8:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     8ac:	08 95       	ret

000008ae <uart_init>:
     8ae:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
     8b2:	87 e6       	ldi	r24, 0x67	; 103
     8b4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
     8b8:	e0 ec       	ldi	r30, 0xC0	; 192
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	8d 7f       	andi	r24, 0xFD	; 253
     8c0:	80 83       	st	Z, r24
     8c2:	86 e0       	ldi	r24, 0x06	; 6
     8c4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
     8c8:	88 e1       	ldi	r24, 0x18	; 24
     8ca:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
     8ce:	08 95       	ret

000008d0 <io_redirect>:
     8d0:	ee ed       	ldi	r30, 0xDE	; 222
     8d2:	f1 e0       	ldi	r31, 0x01	; 1
     8d4:	8e e0       	ldi	r24, 0x0E	; 14
     8d6:	91 e0       	ldi	r25, 0x01	; 1
     8d8:	93 83       	std	Z+3, r25	; 0x03
     8da:	82 83       	std	Z+2, r24	; 0x02
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	91 83       	std	Z+1, r25	; 0x01
     8e2:	80 83       	st	Z, r24
     8e4:	08 95       	ret

000008e6 <__subsf3>:
     8e6:	50 58       	subi	r21, 0x80	; 128

000008e8 <__addsf3>:
     8e8:	bb 27       	eor	r27, r27
     8ea:	aa 27       	eor	r26, r26
     8ec:	0e 94 8b 04 	call	0x916	; 0x916 <__addsf3x>
     8f0:	0c 94 d5 05 	jmp	0xbaa	; 0xbaa <__fp_round>
     8f4:	0e 94 c7 05 	call	0xb8e	; 0xb8e <__fp_pscA>
     8f8:	38 f0       	brcs	.+14     	; 0x908 <__stack+0x9>
     8fa:	0e 94 ce 05 	call	0xb9c	; 0xb9c <__fp_pscB>
     8fe:	20 f0       	brcs	.+8      	; 0x908 <__stack+0x9>
     900:	39 f4       	brne	.+14     	; 0x910 <__stack+0x11>
     902:	9f 3f       	cpi	r25, 0xFF	; 255
     904:	19 f4       	brne	.+6      	; 0x90c <__stack+0xd>
     906:	26 f4       	brtc	.+8      	; 0x910 <__stack+0x11>
     908:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__fp_nan>
     90c:	0e f4       	brtc	.+2      	; 0x910 <__stack+0x11>
     90e:	e0 95       	com	r30
     910:	e7 fb       	bst	r30, 7
     912:	0c 94 be 05 	jmp	0xb7c	; 0xb7c <__fp_inf>

00000916 <__addsf3x>:
     916:	e9 2f       	mov	r30, r25
     918:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__fp_split3>
     91c:	58 f3       	brcs	.-42     	; 0x8f4 <__addsf3+0xc>
     91e:	ba 17       	cp	r27, r26
     920:	62 07       	cpc	r22, r18
     922:	73 07       	cpc	r23, r19
     924:	84 07       	cpc	r24, r20
     926:	95 07       	cpc	r25, r21
     928:	20 f0       	brcs	.+8      	; 0x932 <__addsf3x+0x1c>
     92a:	79 f4       	brne	.+30     	; 0x94a <__addsf3x+0x34>
     92c:	a6 f5       	brtc	.+104    	; 0x996 <__addsf3x+0x80>
     92e:	0c 94 08 06 	jmp	0xc10	; 0xc10 <__fp_zero>
     932:	0e f4       	brtc	.+2      	; 0x936 <__addsf3x+0x20>
     934:	e0 95       	com	r30
     936:	0b 2e       	mov	r0, r27
     938:	ba 2f       	mov	r27, r26
     93a:	a0 2d       	mov	r26, r0
     93c:	0b 01       	movw	r0, r22
     93e:	b9 01       	movw	r22, r18
     940:	90 01       	movw	r18, r0
     942:	0c 01       	movw	r0, r24
     944:	ca 01       	movw	r24, r20
     946:	a0 01       	movw	r20, r0
     948:	11 24       	eor	r1, r1
     94a:	ff 27       	eor	r31, r31
     94c:	59 1b       	sub	r21, r25
     94e:	99 f0       	breq	.+38     	; 0x976 <__addsf3x+0x60>
     950:	59 3f       	cpi	r21, 0xF9	; 249
     952:	50 f4       	brcc	.+20     	; 0x968 <__addsf3x+0x52>
     954:	50 3e       	cpi	r21, 0xE0	; 224
     956:	68 f1       	brcs	.+90     	; 0x9b2 <__addsf3x+0x9c>
     958:	1a 16       	cp	r1, r26
     95a:	f0 40       	sbci	r31, 0x00	; 0
     95c:	a2 2f       	mov	r26, r18
     95e:	23 2f       	mov	r18, r19
     960:	34 2f       	mov	r19, r20
     962:	44 27       	eor	r20, r20
     964:	58 5f       	subi	r21, 0xF8	; 248
     966:	f3 cf       	rjmp	.-26     	; 0x94e <__addsf3x+0x38>
     968:	46 95       	lsr	r20
     96a:	37 95       	ror	r19
     96c:	27 95       	ror	r18
     96e:	a7 95       	ror	r26
     970:	f0 40       	sbci	r31, 0x00	; 0
     972:	53 95       	inc	r21
     974:	c9 f7       	brne	.-14     	; 0x968 <__addsf3x+0x52>
     976:	7e f4       	brtc	.+30     	; 0x996 <__addsf3x+0x80>
     978:	1f 16       	cp	r1, r31
     97a:	ba 0b       	sbc	r27, r26
     97c:	62 0b       	sbc	r22, r18
     97e:	73 0b       	sbc	r23, r19
     980:	84 0b       	sbc	r24, r20
     982:	ba f0       	brmi	.+46     	; 0x9b2 <__addsf3x+0x9c>
     984:	91 50       	subi	r25, 0x01	; 1
     986:	a1 f0       	breq	.+40     	; 0x9b0 <__addsf3x+0x9a>
     988:	ff 0f       	add	r31, r31
     98a:	bb 1f       	adc	r27, r27
     98c:	66 1f       	adc	r22, r22
     98e:	77 1f       	adc	r23, r23
     990:	88 1f       	adc	r24, r24
     992:	c2 f7       	brpl	.-16     	; 0x984 <__addsf3x+0x6e>
     994:	0e c0       	rjmp	.+28     	; 0x9b2 <__addsf3x+0x9c>
     996:	ba 0f       	add	r27, r26
     998:	62 1f       	adc	r22, r18
     99a:	73 1f       	adc	r23, r19
     99c:	84 1f       	adc	r24, r20
     99e:	48 f4       	brcc	.+18     	; 0x9b2 <__addsf3x+0x9c>
     9a0:	87 95       	ror	r24
     9a2:	77 95       	ror	r23
     9a4:	67 95       	ror	r22
     9a6:	b7 95       	ror	r27
     9a8:	f7 95       	ror	r31
     9aa:	9e 3f       	cpi	r25, 0xFE	; 254
     9ac:	08 f0       	brcs	.+2      	; 0x9b0 <__addsf3x+0x9a>
     9ae:	b0 cf       	rjmp	.-160    	; 0x910 <__stack+0x11>
     9b0:	93 95       	inc	r25
     9b2:	88 0f       	add	r24, r24
     9b4:	08 f0       	brcs	.+2      	; 0x9b8 <__addsf3x+0xa2>
     9b6:	99 27       	eor	r25, r25
     9b8:	ee 0f       	add	r30, r30
     9ba:	97 95       	ror	r25
     9bc:	87 95       	ror	r24
     9be:	08 95       	ret

000009c0 <__divsf3>:
     9c0:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__divsf3x>
     9c4:	0c 94 d5 05 	jmp	0xbaa	; 0xbaa <__fp_round>
     9c8:	0e 94 ce 05 	call	0xb9c	; 0xb9c <__fp_pscB>
     9cc:	58 f0       	brcs	.+22     	; 0x9e4 <__divsf3+0x24>
     9ce:	0e 94 c7 05 	call	0xb8e	; 0xb8e <__fp_pscA>
     9d2:	40 f0       	brcs	.+16     	; 0x9e4 <__divsf3+0x24>
     9d4:	29 f4       	brne	.+10     	; 0x9e0 <__divsf3+0x20>
     9d6:	5f 3f       	cpi	r21, 0xFF	; 255
     9d8:	29 f0       	breq	.+10     	; 0x9e4 <__divsf3+0x24>
     9da:	0c 94 be 05 	jmp	0xb7c	; 0xb7c <__fp_inf>
     9de:	51 11       	cpse	r21, r1
     9e0:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__fp_szero>
     9e4:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__fp_nan>

000009e8 <__divsf3x>:
     9e8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__fp_split3>
     9ec:	68 f3       	brcs	.-38     	; 0x9c8 <__divsf3+0x8>

000009ee <__divsf3_pse>:
     9ee:	99 23       	and	r25, r25
     9f0:	b1 f3       	breq	.-20     	; 0x9de <__divsf3+0x1e>
     9f2:	55 23       	and	r21, r21
     9f4:	91 f3       	breq	.-28     	; 0x9da <__divsf3+0x1a>
     9f6:	95 1b       	sub	r25, r21
     9f8:	55 0b       	sbc	r21, r21
     9fa:	bb 27       	eor	r27, r27
     9fc:	aa 27       	eor	r26, r26
     9fe:	62 17       	cp	r22, r18
     a00:	73 07       	cpc	r23, r19
     a02:	84 07       	cpc	r24, r20
     a04:	38 f0       	brcs	.+14     	; 0xa14 <__divsf3_pse+0x26>
     a06:	9f 5f       	subi	r25, 0xFF	; 255
     a08:	5f 4f       	sbci	r21, 0xFF	; 255
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	aa 1f       	adc	r26, r26
     a12:	a9 f3       	breq	.-22     	; 0x9fe <__divsf3_pse+0x10>
     a14:	35 d0       	rcall	.+106    	; 0xa80 <__divsf3_pse+0x92>
     a16:	0e 2e       	mov	r0, r30
     a18:	3a f0       	brmi	.+14     	; 0xa28 <__divsf3_pse+0x3a>
     a1a:	e0 e8       	ldi	r30, 0x80	; 128
     a1c:	32 d0       	rcall	.+100    	; 0xa82 <__divsf3_pse+0x94>
     a1e:	91 50       	subi	r25, 0x01	; 1
     a20:	50 40       	sbci	r21, 0x00	; 0
     a22:	e6 95       	lsr	r30
     a24:	00 1c       	adc	r0, r0
     a26:	ca f7       	brpl	.-14     	; 0xa1a <__divsf3_pse+0x2c>
     a28:	2b d0       	rcall	.+86     	; 0xa80 <__divsf3_pse+0x92>
     a2a:	fe 2f       	mov	r31, r30
     a2c:	29 d0       	rcall	.+82     	; 0xa80 <__divsf3_pse+0x92>
     a2e:	66 0f       	add	r22, r22
     a30:	77 1f       	adc	r23, r23
     a32:	88 1f       	adc	r24, r24
     a34:	bb 1f       	adc	r27, r27
     a36:	26 17       	cp	r18, r22
     a38:	37 07       	cpc	r19, r23
     a3a:	48 07       	cpc	r20, r24
     a3c:	ab 07       	cpc	r26, r27
     a3e:	b0 e8       	ldi	r27, 0x80	; 128
     a40:	09 f0       	breq	.+2      	; 0xa44 <__divsf3_pse+0x56>
     a42:	bb 0b       	sbc	r27, r27
     a44:	80 2d       	mov	r24, r0
     a46:	bf 01       	movw	r22, r30
     a48:	ff 27       	eor	r31, r31
     a4a:	93 58       	subi	r25, 0x83	; 131
     a4c:	5f 4f       	sbci	r21, 0xFF	; 255
     a4e:	3a f0       	brmi	.+14     	; 0xa5e <__divsf3_pse+0x70>
     a50:	9e 3f       	cpi	r25, 0xFE	; 254
     a52:	51 05       	cpc	r21, r1
     a54:	78 f0       	brcs	.+30     	; 0xa74 <__divsf3_pse+0x86>
     a56:	0c 94 be 05 	jmp	0xb7c	; 0xb7c <__fp_inf>
     a5a:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__fp_szero>
     a5e:	5f 3f       	cpi	r21, 0xFF	; 255
     a60:	e4 f3       	brlt	.-8      	; 0xa5a <__divsf3_pse+0x6c>
     a62:	98 3e       	cpi	r25, 0xE8	; 232
     a64:	d4 f3       	brlt	.-12     	; 0xa5a <__divsf3_pse+0x6c>
     a66:	86 95       	lsr	r24
     a68:	77 95       	ror	r23
     a6a:	67 95       	ror	r22
     a6c:	b7 95       	ror	r27
     a6e:	f7 95       	ror	r31
     a70:	9f 5f       	subi	r25, 0xFF	; 255
     a72:	c9 f7       	brne	.-14     	; 0xa66 <__divsf3_pse+0x78>
     a74:	88 0f       	add	r24, r24
     a76:	91 1d       	adc	r25, r1
     a78:	96 95       	lsr	r25
     a7a:	87 95       	ror	r24
     a7c:	97 f9       	bld	r25, 7
     a7e:	08 95       	ret
     a80:	e1 e0       	ldi	r30, 0x01	; 1
     a82:	66 0f       	add	r22, r22
     a84:	77 1f       	adc	r23, r23
     a86:	88 1f       	adc	r24, r24
     a88:	bb 1f       	adc	r27, r27
     a8a:	62 17       	cp	r22, r18
     a8c:	73 07       	cpc	r23, r19
     a8e:	84 07       	cpc	r24, r20
     a90:	ba 07       	cpc	r27, r26
     a92:	20 f0       	brcs	.+8      	; 0xa9c <__divsf3_pse+0xae>
     a94:	62 1b       	sub	r22, r18
     a96:	73 0b       	sbc	r23, r19
     a98:	84 0b       	sbc	r24, r20
     a9a:	ba 0b       	sbc	r27, r26
     a9c:	ee 1f       	adc	r30, r30
     a9e:	88 f7       	brcc	.-30     	; 0xa82 <__divsf3_pse+0x94>
     aa0:	e0 95       	com	r30
     aa2:	08 95       	ret

00000aa4 <__fixunssfsi>:
     aa4:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fp_splitA>
     aa8:	88 f0       	brcs	.+34     	; 0xacc <__fixunssfsi+0x28>
     aaa:	9f 57       	subi	r25, 0x7F	; 127
     aac:	98 f0       	brcs	.+38     	; 0xad4 <__fixunssfsi+0x30>
     aae:	b9 2f       	mov	r27, r25
     ab0:	99 27       	eor	r25, r25
     ab2:	b7 51       	subi	r27, 0x17	; 23
     ab4:	b0 f0       	brcs	.+44     	; 0xae2 <__fixunssfsi+0x3e>
     ab6:	e1 f0       	breq	.+56     	; 0xaf0 <__fixunssfsi+0x4c>
     ab8:	66 0f       	add	r22, r22
     aba:	77 1f       	adc	r23, r23
     abc:	88 1f       	adc	r24, r24
     abe:	99 1f       	adc	r25, r25
     ac0:	1a f0       	brmi	.+6      	; 0xac8 <__fixunssfsi+0x24>
     ac2:	ba 95       	dec	r27
     ac4:	c9 f7       	brne	.-14     	; 0xab8 <__fixunssfsi+0x14>
     ac6:	14 c0       	rjmp	.+40     	; 0xaf0 <__fixunssfsi+0x4c>
     ac8:	b1 30       	cpi	r27, 0x01	; 1
     aca:	91 f0       	breq	.+36     	; 0xaf0 <__fixunssfsi+0x4c>
     acc:	0e 94 08 06 	call	0xc10	; 0xc10 <__fp_zero>
     ad0:	b1 e0       	ldi	r27, 0x01	; 1
     ad2:	08 95       	ret
     ad4:	0c 94 08 06 	jmp	0xc10	; 0xc10 <__fp_zero>
     ad8:	67 2f       	mov	r22, r23
     ada:	78 2f       	mov	r23, r24
     adc:	88 27       	eor	r24, r24
     ade:	b8 5f       	subi	r27, 0xF8	; 248
     ae0:	39 f0       	breq	.+14     	; 0xaf0 <__fixunssfsi+0x4c>
     ae2:	b9 3f       	cpi	r27, 0xF9	; 249
     ae4:	cc f3       	brlt	.-14     	; 0xad8 <__fixunssfsi+0x34>
     ae6:	86 95       	lsr	r24
     ae8:	77 95       	ror	r23
     aea:	67 95       	ror	r22
     aec:	b3 95       	inc	r27
     aee:	d9 f7       	brne	.-10     	; 0xae6 <__fixunssfsi+0x42>
     af0:	3e f4       	brtc	.+14     	; 0xb00 <__fixunssfsi+0x5c>
     af2:	90 95       	com	r25
     af4:	80 95       	com	r24
     af6:	70 95       	com	r23
     af8:	61 95       	neg	r22
     afa:	7f 4f       	sbci	r23, 0xFF	; 255
     afc:	8f 4f       	sbci	r24, 0xFF	; 255
     afe:	9f 4f       	sbci	r25, 0xFF	; 255
     b00:	08 95       	ret

00000b02 <__floatunsisf>:
     b02:	e8 94       	clt
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <__floatsisf+0x12>

00000b06 <__floatsisf>:
     b06:	97 fb       	bst	r25, 7
     b08:	3e f4       	brtc	.+14     	; 0xb18 <__floatsisf+0x12>
     b0a:	90 95       	com	r25
     b0c:	80 95       	com	r24
     b0e:	70 95       	com	r23
     b10:	61 95       	neg	r22
     b12:	7f 4f       	sbci	r23, 0xFF	; 255
     b14:	8f 4f       	sbci	r24, 0xFF	; 255
     b16:	9f 4f       	sbci	r25, 0xFF	; 255
     b18:	99 23       	and	r25, r25
     b1a:	a9 f0       	breq	.+42     	; 0xb46 <__floatsisf+0x40>
     b1c:	f9 2f       	mov	r31, r25
     b1e:	96 e9       	ldi	r25, 0x96	; 150
     b20:	bb 27       	eor	r27, r27
     b22:	93 95       	inc	r25
     b24:	f6 95       	lsr	r31
     b26:	87 95       	ror	r24
     b28:	77 95       	ror	r23
     b2a:	67 95       	ror	r22
     b2c:	b7 95       	ror	r27
     b2e:	f1 11       	cpse	r31, r1
     b30:	f8 cf       	rjmp	.-16     	; 0xb22 <__floatsisf+0x1c>
     b32:	fa f4       	brpl	.+62     	; 0xb72 <__floatsisf+0x6c>
     b34:	bb 0f       	add	r27, r27
     b36:	11 f4       	brne	.+4      	; 0xb3c <__floatsisf+0x36>
     b38:	60 ff       	sbrs	r22, 0
     b3a:	1b c0       	rjmp	.+54     	; 0xb72 <__floatsisf+0x6c>
     b3c:	6f 5f       	subi	r22, 0xFF	; 255
     b3e:	7f 4f       	sbci	r23, 0xFF	; 255
     b40:	8f 4f       	sbci	r24, 0xFF	; 255
     b42:	9f 4f       	sbci	r25, 0xFF	; 255
     b44:	16 c0       	rjmp	.+44     	; 0xb72 <__floatsisf+0x6c>
     b46:	88 23       	and	r24, r24
     b48:	11 f0       	breq	.+4      	; 0xb4e <__floatsisf+0x48>
     b4a:	96 e9       	ldi	r25, 0x96	; 150
     b4c:	11 c0       	rjmp	.+34     	; 0xb70 <__floatsisf+0x6a>
     b4e:	77 23       	and	r23, r23
     b50:	21 f0       	breq	.+8      	; 0xb5a <__floatsisf+0x54>
     b52:	9e e8       	ldi	r25, 0x8E	; 142
     b54:	87 2f       	mov	r24, r23
     b56:	76 2f       	mov	r23, r22
     b58:	05 c0       	rjmp	.+10     	; 0xb64 <__floatsisf+0x5e>
     b5a:	66 23       	and	r22, r22
     b5c:	71 f0       	breq	.+28     	; 0xb7a <__floatsisf+0x74>
     b5e:	96 e8       	ldi	r25, 0x86	; 134
     b60:	86 2f       	mov	r24, r22
     b62:	70 e0       	ldi	r23, 0x00	; 0
     b64:	60 e0       	ldi	r22, 0x00	; 0
     b66:	2a f0       	brmi	.+10     	; 0xb72 <__floatsisf+0x6c>
     b68:	9a 95       	dec	r25
     b6a:	66 0f       	add	r22, r22
     b6c:	77 1f       	adc	r23, r23
     b6e:	88 1f       	adc	r24, r24
     b70:	da f7       	brpl	.-10     	; 0xb68 <__floatsisf+0x62>
     b72:	88 0f       	add	r24, r24
     b74:	96 95       	lsr	r25
     b76:	87 95       	ror	r24
     b78:	97 f9       	bld	r25, 7
     b7a:	08 95       	ret

00000b7c <__fp_inf>:
     b7c:	97 f9       	bld	r25, 7
     b7e:	9f 67       	ori	r25, 0x7F	; 127
     b80:	80 e8       	ldi	r24, 0x80	; 128
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	60 e0       	ldi	r22, 0x00	; 0
     b86:	08 95       	ret

00000b88 <__fp_nan>:
     b88:	9f ef       	ldi	r25, 0xFF	; 255
     b8a:	80 ec       	ldi	r24, 0xC0	; 192
     b8c:	08 95       	ret

00000b8e <__fp_pscA>:
     b8e:	00 24       	eor	r0, r0
     b90:	0a 94       	dec	r0
     b92:	16 16       	cp	r1, r22
     b94:	17 06       	cpc	r1, r23
     b96:	18 06       	cpc	r1, r24
     b98:	09 06       	cpc	r0, r25
     b9a:	08 95       	ret

00000b9c <__fp_pscB>:
     b9c:	00 24       	eor	r0, r0
     b9e:	0a 94       	dec	r0
     ba0:	12 16       	cp	r1, r18
     ba2:	13 06       	cpc	r1, r19
     ba4:	14 06       	cpc	r1, r20
     ba6:	05 06       	cpc	r0, r21
     ba8:	08 95       	ret

00000baa <__fp_round>:
     baa:	09 2e       	mov	r0, r25
     bac:	03 94       	inc	r0
     bae:	00 0c       	add	r0, r0
     bb0:	11 f4       	brne	.+4      	; 0xbb6 <__fp_round+0xc>
     bb2:	88 23       	and	r24, r24
     bb4:	52 f0       	brmi	.+20     	; 0xbca <__fp_round+0x20>
     bb6:	bb 0f       	add	r27, r27
     bb8:	40 f4       	brcc	.+16     	; 0xbca <__fp_round+0x20>
     bba:	bf 2b       	or	r27, r31
     bbc:	11 f4       	brne	.+4      	; 0xbc2 <__fp_round+0x18>
     bbe:	60 ff       	sbrs	r22, 0
     bc0:	04 c0       	rjmp	.+8      	; 0xbca <__fp_round+0x20>
     bc2:	6f 5f       	subi	r22, 0xFF	; 255
     bc4:	7f 4f       	sbci	r23, 0xFF	; 255
     bc6:	8f 4f       	sbci	r24, 0xFF	; 255
     bc8:	9f 4f       	sbci	r25, 0xFF	; 255
     bca:	08 95       	ret

00000bcc <__fp_split3>:
     bcc:	57 fd       	sbrc	r21, 7
     bce:	90 58       	subi	r25, 0x80	; 128
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	59 f0       	breq	.+22     	; 0xbec <__fp_splitA+0x10>
     bd6:	5f 3f       	cpi	r21, 0xFF	; 255
     bd8:	71 f0       	breq	.+28     	; 0xbf6 <__fp_splitA+0x1a>
     bda:	47 95       	ror	r20

00000bdc <__fp_splitA>:
     bdc:	88 0f       	add	r24, r24
     bde:	97 fb       	bst	r25, 7
     be0:	99 1f       	adc	r25, r25
     be2:	61 f0       	breq	.+24     	; 0xbfc <__fp_splitA+0x20>
     be4:	9f 3f       	cpi	r25, 0xFF	; 255
     be6:	79 f0       	breq	.+30     	; 0xc06 <__fp_splitA+0x2a>
     be8:	87 95       	ror	r24
     bea:	08 95       	ret
     bec:	12 16       	cp	r1, r18
     bee:	13 06       	cpc	r1, r19
     bf0:	14 06       	cpc	r1, r20
     bf2:	55 1f       	adc	r21, r21
     bf4:	f2 cf       	rjmp	.-28     	; 0xbda <__fp_split3+0xe>
     bf6:	46 95       	lsr	r20
     bf8:	f1 df       	rcall	.-30     	; 0xbdc <__fp_splitA>
     bfa:	08 c0       	rjmp	.+16     	; 0xc0c <__fp_splitA+0x30>
     bfc:	16 16       	cp	r1, r22
     bfe:	17 06       	cpc	r1, r23
     c00:	18 06       	cpc	r1, r24
     c02:	99 1f       	adc	r25, r25
     c04:	f1 cf       	rjmp	.-30     	; 0xbe8 <__fp_splitA+0xc>
     c06:	86 95       	lsr	r24
     c08:	71 05       	cpc	r23, r1
     c0a:	61 05       	cpc	r22, r1
     c0c:	08 94       	sec
     c0e:	08 95       	ret

00000c10 <__fp_zero>:
     c10:	e8 94       	clt

00000c12 <__fp_szero>:
     c12:	bb 27       	eor	r27, r27
     c14:	66 27       	eor	r22, r22
     c16:	77 27       	eor	r23, r23
     c18:	cb 01       	movw	r24, r22
     c1a:	97 f9       	bld	r25, 7
     c1c:	08 95       	ret

00000c1e <__mulsf3>:
     c1e:	0e 94 22 06 	call	0xc44	; 0xc44 <__mulsf3x>
     c22:	0c 94 d5 05 	jmp	0xbaa	; 0xbaa <__fp_round>
     c26:	0e 94 c7 05 	call	0xb8e	; 0xb8e <__fp_pscA>
     c2a:	38 f0       	brcs	.+14     	; 0xc3a <__mulsf3+0x1c>
     c2c:	0e 94 ce 05 	call	0xb9c	; 0xb9c <__fp_pscB>
     c30:	20 f0       	brcs	.+8      	; 0xc3a <__mulsf3+0x1c>
     c32:	95 23       	and	r25, r21
     c34:	11 f0       	breq	.+4      	; 0xc3a <__mulsf3+0x1c>
     c36:	0c 94 be 05 	jmp	0xb7c	; 0xb7c <__fp_inf>
     c3a:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__fp_nan>
     c3e:	11 24       	eor	r1, r1
     c40:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__fp_szero>

00000c44 <__mulsf3x>:
     c44:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__fp_split3>
     c48:	70 f3       	brcs	.-36     	; 0xc26 <__mulsf3+0x8>

00000c4a <__mulsf3_pse>:
     c4a:	95 9f       	mul	r25, r21
     c4c:	c1 f3       	breq	.-16     	; 0xc3e <__mulsf3+0x20>
     c4e:	95 0f       	add	r25, r21
     c50:	50 e0       	ldi	r21, 0x00	; 0
     c52:	55 1f       	adc	r21, r21
     c54:	62 9f       	mul	r22, r18
     c56:	f0 01       	movw	r30, r0
     c58:	72 9f       	mul	r23, r18
     c5a:	bb 27       	eor	r27, r27
     c5c:	f0 0d       	add	r31, r0
     c5e:	b1 1d       	adc	r27, r1
     c60:	63 9f       	mul	r22, r19
     c62:	aa 27       	eor	r26, r26
     c64:	f0 0d       	add	r31, r0
     c66:	b1 1d       	adc	r27, r1
     c68:	aa 1f       	adc	r26, r26
     c6a:	64 9f       	mul	r22, r20
     c6c:	66 27       	eor	r22, r22
     c6e:	b0 0d       	add	r27, r0
     c70:	a1 1d       	adc	r26, r1
     c72:	66 1f       	adc	r22, r22
     c74:	82 9f       	mul	r24, r18
     c76:	22 27       	eor	r18, r18
     c78:	b0 0d       	add	r27, r0
     c7a:	a1 1d       	adc	r26, r1
     c7c:	62 1f       	adc	r22, r18
     c7e:	73 9f       	mul	r23, r19
     c80:	b0 0d       	add	r27, r0
     c82:	a1 1d       	adc	r26, r1
     c84:	62 1f       	adc	r22, r18
     c86:	83 9f       	mul	r24, r19
     c88:	a0 0d       	add	r26, r0
     c8a:	61 1d       	adc	r22, r1
     c8c:	22 1f       	adc	r18, r18
     c8e:	74 9f       	mul	r23, r20
     c90:	33 27       	eor	r19, r19
     c92:	a0 0d       	add	r26, r0
     c94:	61 1d       	adc	r22, r1
     c96:	23 1f       	adc	r18, r19
     c98:	84 9f       	mul	r24, r20
     c9a:	60 0d       	add	r22, r0
     c9c:	21 1d       	adc	r18, r1
     c9e:	82 2f       	mov	r24, r18
     ca0:	76 2f       	mov	r23, r22
     ca2:	6a 2f       	mov	r22, r26
     ca4:	11 24       	eor	r1, r1
     ca6:	9f 57       	subi	r25, 0x7F	; 127
     ca8:	50 40       	sbci	r21, 0x00	; 0
     caa:	9a f0       	brmi	.+38     	; 0xcd2 <__mulsf3_pse+0x88>
     cac:	f1 f0       	breq	.+60     	; 0xcea <__mulsf3_pse+0xa0>
     cae:	88 23       	and	r24, r24
     cb0:	4a f0       	brmi	.+18     	; 0xcc4 <__mulsf3_pse+0x7a>
     cb2:	ee 0f       	add	r30, r30
     cb4:	ff 1f       	adc	r31, r31
     cb6:	bb 1f       	adc	r27, r27
     cb8:	66 1f       	adc	r22, r22
     cba:	77 1f       	adc	r23, r23
     cbc:	88 1f       	adc	r24, r24
     cbe:	91 50       	subi	r25, 0x01	; 1
     cc0:	50 40       	sbci	r21, 0x00	; 0
     cc2:	a9 f7       	brne	.-22     	; 0xcae <__mulsf3_pse+0x64>
     cc4:	9e 3f       	cpi	r25, 0xFE	; 254
     cc6:	51 05       	cpc	r21, r1
     cc8:	80 f0       	brcs	.+32     	; 0xcea <__mulsf3_pse+0xa0>
     cca:	0c 94 be 05 	jmp	0xb7c	; 0xb7c <__fp_inf>
     cce:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__fp_szero>
     cd2:	5f 3f       	cpi	r21, 0xFF	; 255
     cd4:	e4 f3       	brlt	.-8      	; 0xcce <__mulsf3_pse+0x84>
     cd6:	98 3e       	cpi	r25, 0xE8	; 232
     cd8:	d4 f3       	brlt	.-12     	; 0xcce <__mulsf3_pse+0x84>
     cda:	86 95       	lsr	r24
     cdc:	77 95       	ror	r23
     cde:	67 95       	ror	r22
     ce0:	b7 95       	ror	r27
     ce2:	f7 95       	ror	r31
     ce4:	e7 95       	ror	r30
     ce6:	9f 5f       	subi	r25, 0xFF	; 255
     ce8:	c1 f7       	brne	.-16     	; 0xcda <__mulsf3_pse+0x90>
     cea:	fe 2b       	or	r31, r30
     cec:	88 0f       	add	r24, r24
     cee:	91 1d       	adc	r25, r1
     cf0:	96 95       	lsr	r25
     cf2:	87 95       	ror	r24
     cf4:	97 f9       	bld	r25, 7
     cf6:	08 95       	ret

00000cf8 <printf>:
     cf8:	a0 e0       	ldi	r26, 0x00	; 0
     cfa:	b0 e0       	ldi	r27, 0x00	; 0
     cfc:	e2 e8       	ldi	r30, 0x82	; 130
     cfe:	f6 e0       	ldi	r31, 0x06	; 6
     d00:	0c 94 63 09 	jmp	0x12c6	; 0x12c6 <__prologue_saves__+0x20>
     d04:	ae 01       	movw	r20, r28
     d06:	4b 5f       	subi	r20, 0xFB	; 251
     d08:	5f 4f       	sbci	r21, 0xFF	; 255
     d0a:	fa 01       	movw	r30, r20
     d0c:	61 91       	ld	r22, Z+
     d0e:	71 91       	ld	r23, Z+
     d10:	af 01       	movw	r20, r30
     d12:	80 91 e0 01 	lds	r24, 0x01E0	; 0x8001e0 <__iob+0x2>
     d16:	90 91 e1 01 	lds	r25, 0x01E1	; 0x8001e1 <__iob+0x3>
     d1a:	0e 94 c2 06 	call	0xd84	; 0xd84 <vfprintf>
     d1e:	e2 e0       	ldi	r30, 0x02	; 2
     d20:	0c 94 7f 09 	jmp	0x12fe	; 0x12fe <__epilogue_restores__+0x20>

00000d24 <puts>:
     d24:	0f 93       	push	r16
     d26:	1f 93       	push	r17
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	e0 91 e0 01 	lds	r30, 0x01E0	; 0x8001e0 <__iob+0x2>
     d30:	f0 91 e1 01 	lds	r31, 0x01E1	; 0x8001e1 <__iob+0x3>
     d34:	23 81       	ldd	r18, Z+3	; 0x03
     d36:	21 ff       	sbrs	r18, 1
     d38:	1b c0       	rjmp	.+54     	; 0xd70 <puts+0x4c>
     d3a:	8c 01       	movw	r16, r24
     d3c:	d0 e0       	ldi	r29, 0x00	; 0
     d3e:	c0 e0       	ldi	r28, 0x00	; 0
     d40:	f8 01       	movw	r30, r16
     d42:	81 91       	ld	r24, Z+
     d44:	8f 01       	movw	r16, r30
     d46:	60 91 e0 01 	lds	r22, 0x01E0	; 0x8001e0 <__iob+0x2>
     d4a:	70 91 e1 01 	lds	r23, 0x01E1	; 0x8001e1 <__iob+0x3>
     d4e:	db 01       	movw	r26, r22
     d50:	18 96       	adiw	r26, 0x08	; 8
     d52:	ed 91       	ld	r30, X+
     d54:	fc 91       	ld	r31, X
     d56:	19 97       	sbiw	r26, 0x09	; 9
     d58:	88 23       	and	r24, r24
     d5a:	31 f0       	breq	.+12     	; 0xd68 <puts+0x44>
     d5c:	09 95       	icall
     d5e:	89 2b       	or	r24, r25
     d60:	79 f3       	breq	.-34     	; 0xd40 <puts+0x1c>
     d62:	df ef       	ldi	r29, 0xFF	; 255
     d64:	cf ef       	ldi	r28, 0xFF	; 255
     d66:	ec cf       	rjmp	.-40     	; 0xd40 <puts+0x1c>
     d68:	8a e0       	ldi	r24, 0x0A	; 10
     d6a:	09 95       	icall
     d6c:	89 2b       	or	r24, r25
     d6e:	19 f0       	breq	.+6      	; 0xd76 <puts+0x52>
     d70:	8f ef       	ldi	r24, 0xFF	; 255
     d72:	9f ef       	ldi	r25, 0xFF	; 255
     d74:	02 c0       	rjmp	.+4      	; 0xd7a <puts+0x56>
     d76:	8d 2f       	mov	r24, r29
     d78:	9c 2f       	mov	r25, r28
     d7a:	df 91       	pop	r29
     d7c:	cf 91       	pop	r28
     d7e:	1f 91       	pop	r17
     d80:	0f 91       	pop	r16
     d82:	08 95       	ret

00000d84 <vfprintf>:
     d84:	ab e0       	ldi	r26, 0x0B	; 11
     d86:	b0 e0       	ldi	r27, 0x00	; 0
     d88:	e8 ec       	ldi	r30, 0xC8	; 200
     d8a:	f6 e0       	ldi	r31, 0x06	; 6
     d8c:	0c 94 53 09 	jmp	0x12a6	; 0x12a6 <__prologue_saves__>
     d90:	6c 01       	movw	r12, r24
     d92:	7b 01       	movw	r14, r22
     d94:	8a 01       	movw	r16, r20
     d96:	fc 01       	movw	r30, r24
     d98:	17 82       	std	Z+7, r1	; 0x07
     d9a:	16 82       	std	Z+6, r1	; 0x06
     d9c:	83 81       	ldd	r24, Z+3	; 0x03
     d9e:	81 ff       	sbrs	r24, 1
     da0:	cc c1       	rjmp	.+920    	; 0x113a <vfprintf+0x3b6>
     da2:	ce 01       	movw	r24, r28
     da4:	01 96       	adiw	r24, 0x01	; 1
     da6:	3c 01       	movw	r6, r24
     da8:	f6 01       	movw	r30, r12
     daa:	93 81       	ldd	r25, Z+3	; 0x03
     dac:	f7 01       	movw	r30, r14
     dae:	93 fd       	sbrc	r25, 3
     db0:	85 91       	lpm	r24, Z+
     db2:	93 ff       	sbrs	r25, 3
     db4:	81 91       	ld	r24, Z+
     db6:	7f 01       	movw	r14, r30
     db8:	88 23       	and	r24, r24
     dba:	09 f4       	brne	.+2      	; 0xdbe <vfprintf+0x3a>
     dbc:	ba c1       	rjmp	.+884    	; 0x1132 <vfprintf+0x3ae>
     dbe:	85 32       	cpi	r24, 0x25	; 37
     dc0:	39 f4       	brne	.+14     	; 0xdd0 <vfprintf+0x4c>
     dc2:	93 fd       	sbrc	r25, 3
     dc4:	85 91       	lpm	r24, Z+
     dc6:	93 ff       	sbrs	r25, 3
     dc8:	81 91       	ld	r24, Z+
     dca:	7f 01       	movw	r14, r30
     dcc:	85 32       	cpi	r24, 0x25	; 37
     dce:	29 f4       	brne	.+10     	; 0xdda <vfprintf+0x56>
     dd0:	b6 01       	movw	r22, r12
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
     dd8:	e7 cf       	rjmp	.-50     	; 0xda8 <vfprintf+0x24>
     dda:	91 2c       	mov	r9, r1
     ddc:	21 2c       	mov	r2, r1
     dde:	31 2c       	mov	r3, r1
     de0:	ff e1       	ldi	r31, 0x1F	; 31
     de2:	f3 15       	cp	r31, r3
     de4:	d8 f0       	brcs	.+54     	; 0xe1c <vfprintf+0x98>
     de6:	8b 32       	cpi	r24, 0x2B	; 43
     de8:	79 f0       	breq	.+30     	; 0xe08 <vfprintf+0x84>
     dea:	38 f4       	brcc	.+14     	; 0xdfa <vfprintf+0x76>
     dec:	80 32       	cpi	r24, 0x20	; 32
     dee:	79 f0       	breq	.+30     	; 0xe0e <vfprintf+0x8a>
     df0:	83 32       	cpi	r24, 0x23	; 35
     df2:	a1 f4       	brne	.+40     	; 0xe1c <vfprintf+0x98>
     df4:	23 2d       	mov	r18, r3
     df6:	20 61       	ori	r18, 0x10	; 16
     df8:	1d c0       	rjmp	.+58     	; 0xe34 <vfprintf+0xb0>
     dfa:	8d 32       	cpi	r24, 0x2D	; 45
     dfc:	61 f0       	breq	.+24     	; 0xe16 <vfprintf+0x92>
     dfe:	80 33       	cpi	r24, 0x30	; 48
     e00:	69 f4       	brne	.+26     	; 0xe1c <vfprintf+0x98>
     e02:	23 2d       	mov	r18, r3
     e04:	21 60       	ori	r18, 0x01	; 1
     e06:	16 c0       	rjmp	.+44     	; 0xe34 <vfprintf+0xb0>
     e08:	83 2d       	mov	r24, r3
     e0a:	82 60       	ori	r24, 0x02	; 2
     e0c:	38 2e       	mov	r3, r24
     e0e:	e3 2d       	mov	r30, r3
     e10:	e4 60       	ori	r30, 0x04	; 4
     e12:	3e 2e       	mov	r3, r30
     e14:	2a c0       	rjmp	.+84     	; 0xe6a <vfprintf+0xe6>
     e16:	f3 2d       	mov	r31, r3
     e18:	f8 60       	ori	r31, 0x08	; 8
     e1a:	1d c0       	rjmp	.+58     	; 0xe56 <vfprintf+0xd2>
     e1c:	37 fc       	sbrc	r3, 7
     e1e:	2d c0       	rjmp	.+90     	; 0xe7a <vfprintf+0xf6>
     e20:	20 ed       	ldi	r18, 0xD0	; 208
     e22:	28 0f       	add	r18, r24
     e24:	2a 30       	cpi	r18, 0x0A	; 10
     e26:	40 f0       	brcs	.+16     	; 0xe38 <vfprintf+0xb4>
     e28:	8e 32       	cpi	r24, 0x2E	; 46
     e2a:	b9 f4       	brne	.+46     	; 0xe5a <vfprintf+0xd6>
     e2c:	36 fc       	sbrc	r3, 6
     e2e:	81 c1       	rjmp	.+770    	; 0x1132 <vfprintf+0x3ae>
     e30:	23 2d       	mov	r18, r3
     e32:	20 64       	ori	r18, 0x40	; 64
     e34:	32 2e       	mov	r3, r18
     e36:	19 c0       	rjmp	.+50     	; 0xe6a <vfprintf+0xe6>
     e38:	36 fe       	sbrs	r3, 6
     e3a:	06 c0       	rjmp	.+12     	; 0xe48 <vfprintf+0xc4>
     e3c:	8a e0       	ldi	r24, 0x0A	; 10
     e3e:	98 9e       	mul	r9, r24
     e40:	20 0d       	add	r18, r0
     e42:	11 24       	eor	r1, r1
     e44:	92 2e       	mov	r9, r18
     e46:	11 c0       	rjmp	.+34     	; 0xe6a <vfprintf+0xe6>
     e48:	ea e0       	ldi	r30, 0x0A	; 10
     e4a:	2e 9e       	mul	r2, r30
     e4c:	20 0d       	add	r18, r0
     e4e:	11 24       	eor	r1, r1
     e50:	22 2e       	mov	r2, r18
     e52:	f3 2d       	mov	r31, r3
     e54:	f0 62       	ori	r31, 0x20	; 32
     e56:	3f 2e       	mov	r3, r31
     e58:	08 c0       	rjmp	.+16     	; 0xe6a <vfprintf+0xe6>
     e5a:	8c 36       	cpi	r24, 0x6C	; 108
     e5c:	21 f4       	brne	.+8      	; 0xe66 <vfprintf+0xe2>
     e5e:	83 2d       	mov	r24, r3
     e60:	80 68       	ori	r24, 0x80	; 128
     e62:	38 2e       	mov	r3, r24
     e64:	02 c0       	rjmp	.+4      	; 0xe6a <vfprintf+0xe6>
     e66:	88 36       	cpi	r24, 0x68	; 104
     e68:	41 f4       	brne	.+16     	; 0xe7a <vfprintf+0xf6>
     e6a:	f7 01       	movw	r30, r14
     e6c:	93 fd       	sbrc	r25, 3
     e6e:	85 91       	lpm	r24, Z+
     e70:	93 ff       	sbrs	r25, 3
     e72:	81 91       	ld	r24, Z+
     e74:	7f 01       	movw	r14, r30
     e76:	81 11       	cpse	r24, r1
     e78:	b3 cf       	rjmp	.-154    	; 0xde0 <vfprintf+0x5c>
     e7a:	98 2f       	mov	r25, r24
     e7c:	9f 7d       	andi	r25, 0xDF	; 223
     e7e:	95 54       	subi	r25, 0x45	; 69
     e80:	93 30       	cpi	r25, 0x03	; 3
     e82:	28 f4       	brcc	.+10     	; 0xe8e <vfprintf+0x10a>
     e84:	0c 5f       	subi	r16, 0xFC	; 252
     e86:	1f 4f       	sbci	r17, 0xFF	; 255
     e88:	9f e3       	ldi	r25, 0x3F	; 63
     e8a:	99 83       	std	Y+1, r25	; 0x01
     e8c:	0d c0       	rjmp	.+26     	; 0xea8 <vfprintf+0x124>
     e8e:	83 36       	cpi	r24, 0x63	; 99
     e90:	31 f0       	breq	.+12     	; 0xe9e <vfprintf+0x11a>
     e92:	83 37       	cpi	r24, 0x73	; 115
     e94:	71 f0       	breq	.+28     	; 0xeb2 <vfprintf+0x12e>
     e96:	83 35       	cpi	r24, 0x53	; 83
     e98:	09 f0       	breq	.+2      	; 0xe9c <vfprintf+0x118>
     e9a:	59 c0       	rjmp	.+178    	; 0xf4e <vfprintf+0x1ca>
     e9c:	21 c0       	rjmp	.+66     	; 0xee0 <vfprintf+0x15c>
     e9e:	f8 01       	movw	r30, r16
     ea0:	80 81       	ld	r24, Z
     ea2:	89 83       	std	Y+1, r24	; 0x01
     ea4:	0e 5f       	subi	r16, 0xFE	; 254
     ea6:	1f 4f       	sbci	r17, 0xFF	; 255
     ea8:	88 24       	eor	r8, r8
     eaa:	83 94       	inc	r8
     eac:	91 2c       	mov	r9, r1
     eae:	53 01       	movw	r10, r6
     eb0:	13 c0       	rjmp	.+38     	; 0xed8 <vfprintf+0x154>
     eb2:	28 01       	movw	r4, r16
     eb4:	f2 e0       	ldi	r31, 0x02	; 2
     eb6:	4f 0e       	add	r4, r31
     eb8:	51 1c       	adc	r5, r1
     eba:	f8 01       	movw	r30, r16
     ebc:	a0 80       	ld	r10, Z
     ebe:	b1 80       	ldd	r11, Z+1	; 0x01
     ec0:	36 fe       	sbrs	r3, 6
     ec2:	03 c0       	rjmp	.+6      	; 0xeca <vfprintf+0x146>
     ec4:	69 2d       	mov	r22, r9
     ec6:	70 e0       	ldi	r23, 0x00	; 0
     ec8:	02 c0       	rjmp	.+4      	; 0xece <vfprintf+0x14a>
     eca:	6f ef       	ldi	r22, 0xFF	; 255
     ecc:	7f ef       	ldi	r23, 0xFF	; 255
     ece:	c5 01       	movw	r24, r10
     ed0:	0e 94 ae 08 	call	0x115c	; 0x115c <strnlen>
     ed4:	4c 01       	movw	r8, r24
     ed6:	82 01       	movw	r16, r4
     ed8:	f3 2d       	mov	r31, r3
     eda:	ff 77       	andi	r31, 0x7F	; 127
     edc:	3f 2e       	mov	r3, r31
     ede:	16 c0       	rjmp	.+44     	; 0xf0c <vfprintf+0x188>
     ee0:	28 01       	movw	r4, r16
     ee2:	22 e0       	ldi	r18, 0x02	; 2
     ee4:	42 0e       	add	r4, r18
     ee6:	51 1c       	adc	r5, r1
     ee8:	f8 01       	movw	r30, r16
     eea:	a0 80       	ld	r10, Z
     eec:	b1 80       	ldd	r11, Z+1	; 0x01
     eee:	36 fe       	sbrs	r3, 6
     ef0:	03 c0       	rjmp	.+6      	; 0xef8 <vfprintf+0x174>
     ef2:	69 2d       	mov	r22, r9
     ef4:	70 e0       	ldi	r23, 0x00	; 0
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <vfprintf+0x178>
     ef8:	6f ef       	ldi	r22, 0xFF	; 255
     efa:	7f ef       	ldi	r23, 0xFF	; 255
     efc:	c5 01       	movw	r24, r10
     efe:	0e 94 a3 08 	call	0x1146	; 0x1146 <strnlen_P>
     f02:	4c 01       	movw	r8, r24
     f04:	f3 2d       	mov	r31, r3
     f06:	f0 68       	ori	r31, 0x80	; 128
     f08:	3f 2e       	mov	r3, r31
     f0a:	82 01       	movw	r16, r4
     f0c:	33 fc       	sbrc	r3, 3
     f0e:	1b c0       	rjmp	.+54     	; 0xf46 <vfprintf+0x1c2>
     f10:	82 2d       	mov	r24, r2
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	88 16       	cp	r8, r24
     f16:	99 06       	cpc	r9, r25
     f18:	b0 f4       	brcc	.+44     	; 0xf46 <vfprintf+0x1c2>
     f1a:	b6 01       	movw	r22, r12
     f1c:	80 e2       	ldi	r24, 0x20	; 32
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
     f24:	2a 94       	dec	r2
     f26:	f4 cf       	rjmp	.-24     	; 0xf10 <vfprintf+0x18c>
     f28:	f5 01       	movw	r30, r10
     f2a:	37 fc       	sbrc	r3, 7
     f2c:	85 91       	lpm	r24, Z+
     f2e:	37 fe       	sbrs	r3, 7
     f30:	81 91       	ld	r24, Z+
     f32:	5f 01       	movw	r10, r30
     f34:	b6 01       	movw	r22, r12
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
     f3c:	21 10       	cpse	r2, r1
     f3e:	2a 94       	dec	r2
     f40:	21 e0       	ldi	r18, 0x01	; 1
     f42:	82 1a       	sub	r8, r18
     f44:	91 08       	sbc	r9, r1
     f46:	81 14       	cp	r8, r1
     f48:	91 04       	cpc	r9, r1
     f4a:	71 f7       	brne	.-36     	; 0xf28 <vfprintf+0x1a4>
     f4c:	e8 c0       	rjmp	.+464    	; 0x111e <vfprintf+0x39a>
     f4e:	84 36       	cpi	r24, 0x64	; 100
     f50:	11 f0       	breq	.+4      	; 0xf56 <vfprintf+0x1d2>
     f52:	89 36       	cpi	r24, 0x69	; 105
     f54:	41 f5       	brne	.+80     	; 0xfa6 <vfprintf+0x222>
     f56:	f8 01       	movw	r30, r16
     f58:	37 fe       	sbrs	r3, 7
     f5a:	07 c0       	rjmp	.+14     	; 0xf6a <vfprintf+0x1e6>
     f5c:	60 81       	ld	r22, Z
     f5e:	71 81       	ldd	r23, Z+1	; 0x01
     f60:	82 81       	ldd	r24, Z+2	; 0x02
     f62:	93 81       	ldd	r25, Z+3	; 0x03
     f64:	0c 5f       	subi	r16, 0xFC	; 252
     f66:	1f 4f       	sbci	r17, 0xFF	; 255
     f68:	08 c0       	rjmp	.+16     	; 0xf7a <vfprintf+0x1f6>
     f6a:	60 81       	ld	r22, Z
     f6c:	71 81       	ldd	r23, Z+1	; 0x01
     f6e:	07 2e       	mov	r0, r23
     f70:	00 0c       	add	r0, r0
     f72:	88 0b       	sbc	r24, r24
     f74:	99 0b       	sbc	r25, r25
     f76:	0e 5f       	subi	r16, 0xFE	; 254
     f78:	1f 4f       	sbci	r17, 0xFF	; 255
     f7a:	f3 2d       	mov	r31, r3
     f7c:	ff 76       	andi	r31, 0x6F	; 111
     f7e:	3f 2e       	mov	r3, r31
     f80:	97 ff       	sbrs	r25, 7
     f82:	09 c0       	rjmp	.+18     	; 0xf96 <vfprintf+0x212>
     f84:	90 95       	com	r25
     f86:	80 95       	com	r24
     f88:	70 95       	com	r23
     f8a:	61 95       	neg	r22
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8f 4f       	sbci	r24, 0xFF	; 255
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	f0 68       	ori	r31, 0x80	; 128
     f94:	3f 2e       	mov	r3, r31
     f96:	2a e0       	ldi	r18, 0x0A	; 10
     f98:	30 e0       	ldi	r19, 0x00	; 0
     f9a:	a3 01       	movw	r20, r6
     f9c:	0e 94 f5 08 	call	0x11ea	; 0x11ea <__ultoa_invert>
     fa0:	88 2e       	mov	r8, r24
     fa2:	86 18       	sub	r8, r6
     fa4:	45 c0       	rjmp	.+138    	; 0x1030 <vfprintf+0x2ac>
     fa6:	85 37       	cpi	r24, 0x75	; 117
     fa8:	31 f4       	brne	.+12     	; 0xfb6 <vfprintf+0x232>
     faa:	23 2d       	mov	r18, r3
     fac:	2f 7e       	andi	r18, 0xEF	; 239
     fae:	b2 2e       	mov	r11, r18
     fb0:	2a e0       	ldi	r18, 0x0A	; 10
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	25 c0       	rjmp	.+74     	; 0x1000 <vfprintf+0x27c>
     fb6:	93 2d       	mov	r25, r3
     fb8:	99 7f       	andi	r25, 0xF9	; 249
     fba:	b9 2e       	mov	r11, r25
     fbc:	8f 36       	cpi	r24, 0x6F	; 111
     fbe:	c1 f0       	breq	.+48     	; 0xff0 <vfprintf+0x26c>
     fc0:	18 f4       	brcc	.+6      	; 0xfc8 <vfprintf+0x244>
     fc2:	88 35       	cpi	r24, 0x58	; 88
     fc4:	79 f0       	breq	.+30     	; 0xfe4 <vfprintf+0x260>
     fc6:	b5 c0       	rjmp	.+362    	; 0x1132 <vfprintf+0x3ae>
     fc8:	80 37       	cpi	r24, 0x70	; 112
     fca:	19 f0       	breq	.+6      	; 0xfd2 <vfprintf+0x24e>
     fcc:	88 37       	cpi	r24, 0x78	; 120
     fce:	21 f0       	breq	.+8      	; 0xfd8 <vfprintf+0x254>
     fd0:	b0 c0       	rjmp	.+352    	; 0x1132 <vfprintf+0x3ae>
     fd2:	e9 2f       	mov	r30, r25
     fd4:	e0 61       	ori	r30, 0x10	; 16
     fd6:	be 2e       	mov	r11, r30
     fd8:	b4 fe       	sbrs	r11, 4
     fda:	0d c0       	rjmp	.+26     	; 0xff6 <vfprintf+0x272>
     fdc:	fb 2d       	mov	r31, r11
     fde:	f4 60       	ori	r31, 0x04	; 4
     fe0:	bf 2e       	mov	r11, r31
     fe2:	09 c0       	rjmp	.+18     	; 0xff6 <vfprintf+0x272>
     fe4:	34 fe       	sbrs	r3, 4
     fe6:	0a c0       	rjmp	.+20     	; 0xffc <vfprintf+0x278>
     fe8:	29 2f       	mov	r18, r25
     fea:	26 60       	ori	r18, 0x06	; 6
     fec:	b2 2e       	mov	r11, r18
     fee:	06 c0       	rjmp	.+12     	; 0xffc <vfprintf+0x278>
     ff0:	28 e0       	ldi	r18, 0x08	; 8
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	05 c0       	rjmp	.+10     	; 0x1000 <vfprintf+0x27c>
     ff6:	20 e1       	ldi	r18, 0x10	; 16
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <vfprintf+0x27c>
     ffc:	20 e1       	ldi	r18, 0x10	; 16
     ffe:	32 e0       	ldi	r19, 0x02	; 2
    1000:	f8 01       	movw	r30, r16
    1002:	b7 fe       	sbrs	r11, 7
    1004:	07 c0       	rjmp	.+14     	; 0x1014 <vfprintf+0x290>
    1006:	60 81       	ld	r22, Z
    1008:	71 81       	ldd	r23, Z+1	; 0x01
    100a:	82 81       	ldd	r24, Z+2	; 0x02
    100c:	93 81       	ldd	r25, Z+3	; 0x03
    100e:	0c 5f       	subi	r16, 0xFC	; 252
    1010:	1f 4f       	sbci	r17, 0xFF	; 255
    1012:	06 c0       	rjmp	.+12     	; 0x1020 <vfprintf+0x29c>
    1014:	60 81       	ld	r22, Z
    1016:	71 81       	ldd	r23, Z+1	; 0x01
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	0e 5f       	subi	r16, 0xFE	; 254
    101e:	1f 4f       	sbci	r17, 0xFF	; 255
    1020:	a3 01       	movw	r20, r6
    1022:	0e 94 f5 08 	call	0x11ea	; 0x11ea <__ultoa_invert>
    1026:	88 2e       	mov	r8, r24
    1028:	86 18       	sub	r8, r6
    102a:	fb 2d       	mov	r31, r11
    102c:	ff 77       	andi	r31, 0x7F	; 127
    102e:	3f 2e       	mov	r3, r31
    1030:	36 fe       	sbrs	r3, 6
    1032:	0d c0       	rjmp	.+26     	; 0x104e <vfprintf+0x2ca>
    1034:	23 2d       	mov	r18, r3
    1036:	2e 7f       	andi	r18, 0xFE	; 254
    1038:	a2 2e       	mov	r10, r18
    103a:	89 14       	cp	r8, r9
    103c:	58 f4       	brcc	.+22     	; 0x1054 <vfprintf+0x2d0>
    103e:	34 fe       	sbrs	r3, 4
    1040:	0b c0       	rjmp	.+22     	; 0x1058 <vfprintf+0x2d4>
    1042:	32 fc       	sbrc	r3, 2
    1044:	09 c0       	rjmp	.+18     	; 0x1058 <vfprintf+0x2d4>
    1046:	83 2d       	mov	r24, r3
    1048:	8e 7e       	andi	r24, 0xEE	; 238
    104a:	a8 2e       	mov	r10, r24
    104c:	05 c0       	rjmp	.+10     	; 0x1058 <vfprintf+0x2d4>
    104e:	b8 2c       	mov	r11, r8
    1050:	a3 2c       	mov	r10, r3
    1052:	03 c0       	rjmp	.+6      	; 0x105a <vfprintf+0x2d6>
    1054:	b8 2c       	mov	r11, r8
    1056:	01 c0       	rjmp	.+2      	; 0x105a <vfprintf+0x2d6>
    1058:	b9 2c       	mov	r11, r9
    105a:	a4 fe       	sbrs	r10, 4
    105c:	0f c0       	rjmp	.+30     	; 0x107c <vfprintf+0x2f8>
    105e:	fe 01       	movw	r30, r28
    1060:	e8 0d       	add	r30, r8
    1062:	f1 1d       	adc	r31, r1
    1064:	80 81       	ld	r24, Z
    1066:	80 33       	cpi	r24, 0x30	; 48
    1068:	21 f4       	brne	.+8      	; 0x1072 <vfprintf+0x2ee>
    106a:	9a 2d       	mov	r25, r10
    106c:	99 7e       	andi	r25, 0xE9	; 233
    106e:	a9 2e       	mov	r10, r25
    1070:	09 c0       	rjmp	.+18     	; 0x1084 <vfprintf+0x300>
    1072:	a2 fe       	sbrs	r10, 2
    1074:	06 c0       	rjmp	.+12     	; 0x1082 <vfprintf+0x2fe>
    1076:	b3 94       	inc	r11
    1078:	b3 94       	inc	r11
    107a:	04 c0       	rjmp	.+8      	; 0x1084 <vfprintf+0x300>
    107c:	8a 2d       	mov	r24, r10
    107e:	86 78       	andi	r24, 0x86	; 134
    1080:	09 f0       	breq	.+2      	; 0x1084 <vfprintf+0x300>
    1082:	b3 94       	inc	r11
    1084:	a3 fc       	sbrc	r10, 3
    1086:	11 c0       	rjmp	.+34     	; 0x10aa <vfprintf+0x326>
    1088:	a0 fe       	sbrs	r10, 0
    108a:	06 c0       	rjmp	.+12     	; 0x1098 <vfprintf+0x314>
    108c:	b2 14       	cp	r11, r2
    108e:	88 f4       	brcc	.+34     	; 0x10b2 <vfprintf+0x32e>
    1090:	28 0c       	add	r2, r8
    1092:	92 2c       	mov	r9, r2
    1094:	9b 18       	sub	r9, r11
    1096:	0e c0       	rjmp	.+28     	; 0x10b4 <vfprintf+0x330>
    1098:	b2 14       	cp	r11, r2
    109a:	60 f4       	brcc	.+24     	; 0x10b4 <vfprintf+0x330>
    109c:	b6 01       	movw	r22, r12
    109e:	80 e2       	ldi	r24, 0x20	; 32
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    10a6:	b3 94       	inc	r11
    10a8:	f7 cf       	rjmp	.-18     	; 0x1098 <vfprintf+0x314>
    10aa:	b2 14       	cp	r11, r2
    10ac:	18 f4       	brcc	.+6      	; 0x10b4 <vfprintf+0x330>
    10ae:	2b 18       	sub	r2, r11
    10b0:	02 c0       	rjmp	.+4      	; 0x10b6 <vfprintf+0x332>
    10b2:	98 2c       	mov	r9, r8
    10b4:	21 2c       	mov	r2, r1
    10b6:	a4 fe       	sbrs	r10, 4
    10b8:	10 c0       	rjmp	.+32     	; 0x10da <vfprintf+0x356>
    10ba:	b6 01       	movw	r22, r12
    10bc:	80 e3       	ldi	r24, 0x30	; 48
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    10c4:	a2 fe       	sbrs	r10, 2
    10c6:	17 c0       	rjmp	.+46     	; 0x10f6 <vfprintf+0x372>
    10c8:	a1 fc       	sbrc	r10, 1
    10ca:	03 c0       	rjmp	.+6      	; 0x10d2 <vfprintf+0x34e>
    10cc:	88 e7       	ldi	r24, 0x78	; 120
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <vfprintf+0x352>
    10d2:	88 e5       	ldi	r24, 0x58	; 88
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	b6 01       	movw	r22, r12
    10d8:	0c c0       	rjmp	.+24     	; 0x10f2 <vfprintf+0x36e>
    10da:	8a 2d       	mov	r24, r10
    10dc:	86 78       	andi	r24, 0x86	; 134
    10de:	59 f0       	breq	.+22     	; 0x10f6 <vfprintf+0x372>
    10e0:	a1 fe       	sbrs	r10, 1
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <vfprintf+0x364>
    10e4:	8b e2       	ldi	r24, 0x2B	; 43
    10e6:	01 c0       	rjmp	.+2      	; 0x10ea <vfprintf+0x366>
    10e8:	80 e2       	ldi	r24, 0x20	; 32
    10ea:	a7 fc       	sbrc	r10, 7
    10ec:	8d e2       	ldi	r24, 0x2D	; 45
    10ee:	b6 01       	movw	r22, r12
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    10f6:	89 14       	cp	r8, r9
    10f8:	38 f4       	brcc	.+14     	; 0x1108 <vfprintf+0x384>
    10fa:	b6 01       	movw	r22, r12
    10fc:	80 e3       	ldi	r24, 0x30	; 48
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    1104:	9a 94       	dec	r9
    1106:	f7 cf       	rjmp	.-18     	; 0x10f6 <vfprintf+0x372>
    1108:	8a 94       	dec	r8
    110a:	f3 01       	movw	r30, r6
    110c:	e8 0d       	add	r30, r8
    110e:	f1 1d       	adc	r31, r1
    1110:	80 81       	ld	r24, Z
    1112:	b6 01       	movw	r22, r12
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    111a:	81 10       	cpse	r8, r1
    111c:	f5 cf       	rjmp	.-22     	; 0x1108 <vfprintf+0x384>
    111e:	22 20       	and	r2, r2
    1120:	09 f4       	brne	.+2      	; 0x1124 <vfprintf+0x3a0>
    1122:	42 ce       	rjmp	.-892    	; 0xda8 <vfprintf+0x24>
    1124:	b6 01       	movw	r22, r12
    1126:	80 e2       	ldi	r24, 0x20	; 32
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	0e 94 b9 08 	call	0x1172	; 0x1172 <fputc>
    112e:	2a 94       	dec	r2
    1130:	f6 cf       	rjmp	.-20     	; 0x111e <vfprintf+0x39a>
    1132:	f6 01       	movw	r30, r12
    1134:	86 81       	ldd	r24, Z+6	; 0x06
    1136:	97 81       	ldd	r25, Z+7	; 0x07
    1138:	02 c0       	rjmp	.+4      	; 0x113e <vfprintf+0x3ba>
    113a:	8f ef       	ldi	r24, 0xFF	; 255
    113c:	9f ef       	ldi	r25, 0xFF	; 255
    113e:	2b 96       	adiw	r28, 0x0b	; 11
    1140:	e2 e1       	ldi	r30, 0x12	; 18
    1142:	0c 94 6f 09 	jmp	0x12de	; 0x12de <__epilogue_restores__>

00001146 <strnlen_P>:
    1146:	fc 01       	movw	r30, r24
    1148:	05 90       	lpm	r0, Z+
    114a:	61 50       	subi	r22, 0x01	; 1
    114c:	70 40       	sbci	r23, 0x00	; 0
    114e:	01 10       	cpse	r0, r1
    1150:	d8 f7       	brcc	.-10     	; 0x1148 <strnlen_P+0x2>
    1152:	80 95       	com	r24
    1154:	90 95       	com	r25
    1156:	8e 0f       	add	r24, r30
    1158:	9f 1f       	adc	r25, r31
    115a:	08 95       	ret

0000115c <strnlen>:
    115c:	fc 01       	movw	r30, r24
    115e:	61 50       	subi	r22, 0x01	; 1
    1160:	70 40       	sbci	r23, 0x00	; 0
    1162:	01 90       	ld	r0, Z+
    1164:	01 10       	cpse	r0, r1
    1166:	d8 f7       	brcc	.-10     	; 0x115e <strnlen+0x2>
    1168:	80 95       	com	r24
    116a:	90 95       	com	r25
    116c:	8e 0f       	add	r24, r30
    116e:	9f 1f       	adc	r25, r31
    1170:	08 95       	ret

00001172 <fputc>:
    1172:	0f 93       	push	r16
    1174:	1f 93       	push	r17
    1176:	cf 93       	push	r28
    1178:	df 93       	push	r29
    117a:	fb 01       	movw	r30, r22
    117c:	23 81       	ldd	r18, Z+3	; 0x03
    117e:	21 fd       	sbrc	r18, 1
    1180:	03 c0       	rjmp	.+6      	; 0x1188 <fputc+0x16>
    1182:	8f ef       	ldi	r24, 0xFF	; 255
    1184:	9f ef       	ldi	r25, 0xFF	; 255
    1186:	2c c0       	rjmp	.+88     	; 0x11e0 <fputc+0x6e>
    1188:	22 ff       	sbrs	r18, 2
    118a:	16 c0       	rjmp	.+44     	; 0x11b8 <fputc+0x46>
    118c:	46 81       	ldd	r20, Z+6	; 0x06
    118e:	57 81       	ldd	r21, Z+7	; 0x07
    1190:	24 81       	ldd	r18, Z+4	; 0x04
    1192:	35 81       	ldd	r19, Z+5	; 0x05
    1194:	42 17       	cp	r20, r18
    1196:	53 07       	cpc	r21, r19
    1198:	44 f4       	brge	.+16     	; 0x11aa <fputc+0x38>
    119a:	a0 81       	ld	r26, Z
    119c:	b1 81       	ldd	r27, Z+1	; 0x01
    119e:	9d 01       	movw	r18, r26
    11a0:	2f 5f       	subi	r18, 0xFF	; 255
    11a2:	3f 4f       	sbci	r19, 0xFF	; 255
    11a4:	31 83       	std	Z+1, r19	; 0x01
    11a6:	20 83       	st	Z, r18
    11a8:	8c 93       	st	X, r24
    11aa:	26 81       	ldd	r18, Z+6	; 0x06
    11ac:	37 81       	ldd	r19, Z+7	; 0x07
    11ae:	2f 5f       	subi	r18, 0xFF	; 255
    11b0:	3f 4f       	sbci	r19, 0xFF	; 255
    11b2:	37 83       	std	Z+7, r19	; 0x07
    11b4:	26 83       	std	Z+6, r18	; 0x06
    11b6:	14 c0       	rjmp	.+40     	; 0x11e0 <fputc+0x6e>
    11b8:	8b 01       	movw	r16, r22
    11ba:	ec 01       	movw	r28, r24
    11bc:	fb 01       	movw	r30, r22
    11be:	00 84       	ldd	r0, Z+8	; 0x08
    11c0:	f1 85       	ldd	r31, Z+9	; 0x09
    11c2:	e0 2d       	mov	r30, r0
    11c4:	09 95       	icall
    11c6:	89 2b       	or	r24, r25
    11c8:	e1 f6       	brne	.-72     	; 0x1182 <fputc+0x10>
    11ca:	d8 01       	movw	r26, r16
    11cc:	16 96       	adiw	r26, 0x06	; 6
    11ce:	8d 91       	ld	r24, X+
    11d0:	9c 91       	ld	r25, X
    11d2:	17 97       	sbiw	r26, 0x07	; 7
    11d4:	01 96       	adiw	r24, 0x01	; 1
    11d6:	17 96       	adiw	r26, 0x07	; 7
    11d8:	9c 93       	st	X, r25
    11da:	8e 93       	st	-X, r24
    11dc:	16 97       	sbiw	r26, 0x06	; 6
    11de:	ce 01       	movw	r24, r28
    11e0:	df 91       	pop	r29
    11e2:	cf 91       	pop	r28
    11e4:	1f 91       	pop	r17
    11e6:	0f 91       	pop	r16
    11e8:	08 95       	ret

000011ea <__ultoa_invert>:
    11ea:	fa 01       	movw	r30, r20
    11ec:	aa 27       	eor	r26, r26
    11ee:	28 30       	cpi	r18, 0x08	; 8
    11f0:	51 f1       	breq	.+84     	; 0x1246 <__ultoa_invert+0x5c>
    11f2:	20 31       	cpi	r18, 0x10	; 16
    11f4:	81 f1       	breq	.+96     	; 0x1256 <__ultoa_invert+0x6c>
    11f6:	e8 94       	clt
    11f8:	6f 93       	push	r22
    11fa:	6e 7f       	andi	r22, 0xFE	; 254
    11fc:	6e 5f       	subi	r22, 0xFE	; 254
    11fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1200:	8f 4f       	sbci	r24, 0xFF	; 255
    1202:	9f 4f       	sbci	r25, 0xFF	; 255
    1204:	af 4f       	sbci	r26, 0xFF	; 255
    1206:	b1 e0       	ldi	r27, 0x01	; 1
    1208:	3e d0       	rcall	.+124    	; 0x1286 <__ultoa_invert+0x9c>
    120a:	b4 e0       	ldi	r27, 0x04	; 4
    120c:	3c d0       	rcall	.+120    	; 0x1286 <__ultoa_invert+0x9c>
    120e:	67 0f       	add	r22, r23
    1210:	78 1f       	adc	r23, r24
    1212:	89 1f       	adc	r24, r25
    1214:	9a 1f       	adc	r25, r26
    1216:	a1 1d       	adc	r26, r1
    1218:	68 0f       	add	r22, r24
    121a:	79 1f       	adc	r23, r25
    121c:	8a 1f       	adc	r24, r26
    121e:	91 1d       	adc	r25, r1
    1220:	a1 1d       	adc	r26, r1
    1222:	6a 0f       	add	r22, r26
    1224:	71 1d       	adc	r23, r1
    1226:	81 1d       	adc	r24, r1
    1228:	91 1d       	adc	r25, r1
    122a:	a1 1d       	adc	r26, r1
    122c:	20 d0       	rcall	.+64     	; 0x126e <__ultoa_invert+0x84>
    122e:	09 f4       	brne	.+2      	; 0x1232 <__ultoa_invert+0x48>
    1230:	68 94       	set
    1232:	3f 91       	pop	r19
    1234:	2a e0       	ldi	r18, 0x0A	; 10
    1236:	26 9f       	mul	r18, r22
    1238:	11 24       	eor	r1, r1
    123a:	30 19       	sub	r19, r0
    123c:	30 5d       	subi	r19, 0xD0	; 208
    123e:	31 93       	st	Z+, r19
    1240:	de f6       	brtc	.-74     	; 0x11f8 <__ultoa_invert+0xe>
    1242:	cf 01       	movw	r24, r30
    1244:	08 95       	ret
    1246:	46 2f       	mov	r20, r22
    1248:	47 70       	andi	r20, 0x07	; 7
    124a:	40 5d       	subi	r20, 0xD0	; 208
    124c:	41 93       	st	Z+, r20
    124e:	b3 e0       	ldi	r27, 0x03	; 3
    1250:	0f d0       	rcall	.+30     	; 0x1270 <__ultoa_invert+0x86>
    1252:	c9 f7       	brne	.-14     	; 0x1246 <__ultoa_invert+0x5c>
    1254:	f6 cf       	rjmp	.-20     	; 0x1242 <__ultoa_invert+0x58>
    1256:	46 2f       	mov	r20, r22
    1258:	4f 70       	andi	r20, 0x0F	; 15
    125a:	40 5d       	subi	r20, 0xD0	; 208
    125c:	4a 33       	cpi	r20, 0x3A	; 58
    125e:	18 f0       	brcs	.+6      	; 0x1266 <__ultoa_invert+0x7c>
    1260:	49 5d       	subi	r20, 0xD9	; 217
    1262:	31 fd       	sbrc	r19, 1
    1264:	40 52       	subi	r20, 0x20	; 32
    1266:	41 93       	st	Z+, r20
    1268:	02 d0       	rcall	.+4      	; 0x126e <__ultoa_invert+0x84>
    126a:	a9 f7       	brne	.-22     	; 0x1256 <__ultoa_invert+0x6c>
    126c:	ea cf       	rjmp	.-44     	; 0x1242 <__ultoa_invert+0x58>
    126e:	b4 e0       	ldi	r27, 0x04	; 4
    1270:	a6 95       	lsr	r26
    1272:	97 95       	ror	r25
    1274:	87 95       	ror	r24
    1276:	77 95       	ror	r23
    1278:	67 95       	ror	r22
    127a:	ba 95       	dec	r27
    127c:	c9 f7       	brne	.-14     	; 0x1270 <__ultoa_invert+0x86>
    127e:	00 97       	sbiw	r24, 0x00	; 0
    1280:	61 05       	cpc	r22, r1
    1282:	71 05       	cpc	r23, r1
    1284:	08 95       	ret
    1286:	9b 01       	movw	r18, r22
    1288:	ac 01       	movw	r20, r24
    128a:	0a 2e       	mov	r0, r26
    128c:	06 94       	lsr	r0
    128e:	57 95       	ror	r21
    1290:	47 95       	ror	r20
    1292:	37 95       	ror	r19
    1294:	27 95       	ror	r18
    1296:	ba 95       	dec	r27
    1298:	c9 f7       	brne	.-14     	; 0x128c <__ultoa_invert+0xa2>
    129a:	62 0f       	add	r22, r18
    129c:	73 1f       	adc	r23, r19
    129e:	84 1f       	adc	r24, r20
    12a0:	95 1f       	adc	r25, r21
    12a2:	a0 1d       	adc	r26, r0
    12a4:	08 95       	ret

000012a6 <__prologue_saves__>:
    12a6:	2f 92       	push	r2
    12a8:	3f 92       	push	r3
    12aa:	4f 92       	push	r4
    12ac:	5f 92       	push	r5
    12ae:	6f 92       	push	r6
    12b0:	7f 92       	push	r7
    12b2:	8f 92       	push	r8
    12b4:	9f 92       	push	r9
    12b6:	af 92       	push	r10
    12b8:	bf 92       	push	r11
    12ba:	cf 92       	push	r12
    12bc:	df 92       	push	r13
    12be:	ef 92       	push	r14
    12c0:	ff 92       	push	r15
    12c2:	0f 93       	push	r16
    12c4:	1f 93       	push	r17
    12c6:	cf 93       	push	r28
    12c8:	df 93       	push	r29
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
    12ce:	ca 1b       	sub	r28, r26
    12d0:	db 0b       	sbc	r29, r27
    12d2:	0f b6       	in	r0, 0x3f	; 63
    12d4:	f8 94       	cli
    12d6:	de bf       	out	0x3e, r29	; 62
    12d8:	0f be       	out	0x3f, r0	; 63
    12da:	cd bf       	out	0x3d, r28	; 61
    12dc:	09 94       	ijmp

000012de <__epilogue_restores__>:
    12de:	2a 88       	ldd	r2, Y+18	; 0x12
    12e0:	39 88       	ldd	r3, Y+17	; 0x11
    12e2:	48 88       	ldd	r4, Y+16	; 0x10
    12e4:	5f 84       	ldd	r5, Y+15	; 0x0f
    12e6:	6e 84       	ldd	r6, Y+14	; 0x0e
    12e8:	7d 84       	ldd	r7, Y+13	; 0x0d
    12ea:	8c 84       	ldd	r8, Y+12	; 0x0c
    12ec:	9b 84       	ldd	r9, Y+11	; 0x0b
    12ee:	aa 84       	ldd	r10, Y+10	; 0x0a
    12f0:	b9 84       	ldd	r11, Y+9	; 0x09
    12f2:	c8 84       	ldd	r12, Y+8	; 0x08
    12f4:	df 80       	ldd	r13, Y+7	; 0x07
    12f6:	ee 80       	ldd	r14, Y+6	; 0x06
    12f8:	fd 80       	ldd	r15, Y+5	; 0x05
    12fa:	0c 81       	ldd	r16, Y+4	; 0x04
    12fc:	1b 81       	ldd	r17, Y+3	; 0x03
    12fe:	aa 81       	ldd	r26, Y+2	; 0x02
    1300:	b9 81       	ldd	r27, Y+1	; 0x01
    1302:	ce 0f       	add	r28, r30
    1304:	d1 1d       	adc	r29, r1
    1306:	0f b6       	in	r0, 0x3f	; 63
    1308:	f8 94       	cli
    130a:	de bf       	out	0x3e, r29	; 62
    130c:	0f be       	out	0x3f, r0	; 63
    130e:	cd bf       	out	0x3d, r28	; 61
    1310:	ed 01       	movw	r28, r26
    1312:	08 95       	ret

00001314 <_exit>:
    1314:	f8 94       	cli

00001316 <__stop_program>:
    1316:	ff cf       	rjmp	.-2      	; 0x1316 <__stop_program>
