#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Feb  4 13:48:37 2016
# Process ID: 4263
# Current directory: /home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.runs/synth_1
# Command line: vivado -log ALU.vds -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: /home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.runs/synth_1/ALU.vds
# Journal file: /home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1022.688 ; gain = 161.652 ; free physical = 5038 ; free virtual = 14303
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'fourBitAddSub' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P1/project_5_P1.srcs/sources_1/new/fourBitAddSub.v:23]
INFO: [Synth 8-638] synthesizing module 'bitAdder' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/bitAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'bitAdder' (1#1) [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/bitAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'fourBitAddSub' (2#1) [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P1/project_5_P1.srcs/sources_1/new/fourBitAddSub.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.070 ; gain = 201.035 ; free physical = 4997 ; free virtual = 14262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.070 ; gain = 201.035 ; free physical = 4997 ; free virtual = 14262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/constrs_1/new/ALU_Constraints.xdc]
Finished Parsing XDC File [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/constrs_1/new/ALU_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/constrs_1/new/ALU_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1376.273 ; gain = 0.000 ; free physical = 4750 ; free virtual = 14015
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4289 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4747 ; free virtual = 14012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4747 ; free virtual = 14012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4747 ; free virtual = 14012
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Out_reg' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'useOne_reg' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'Sub_reg' [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4745 ; free virtual = 14010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fourBitAddSub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4745 ; free virtual = 14010
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Out_reg[3] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\Out_reg[2] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\Out_reg[1] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\Out_reg[0] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (error_reg) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4747 ; free virtual = 14012
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4747 ; free virtual = 14012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     2|
|5     |LUT5 |     1|
|6     |LUT6 |     9|
|7     |LD   |     2|
|8     |IBUF |    11|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1376.273 ; gain = 83.379 ; free physical = 4746 ; free virtual = 14011
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1376.273 ; gain = 515.238 ; free physical = 4746 ; free virtual = 14011
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1376.273 ; gain = 444.016 ; free physical = 4746 ; free virtual = 14012
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1408.293 ; gain = 0.000 ; free physical = 4746 ; free virtual = 14011
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 13:50:08 2016...
