Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar  6 00:34:42 2023
| Host         : Dinush running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count3_timing_summary_routed.rpt -pb count3_timing_summary_routed.pb -rpx count3_timing_summary_routed.rpx -warn_on_violation
| Design       : count3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.110ns (52.337%)  route 3.743ns (47.663%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[2]/Q
                         net (fo=9, routed)           0.906     1.362    count[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.486 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.837     4.323    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.852 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.852    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.455ns (60.925%)  route 2.857ns (39.075%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=10, routed)          0.930     1.349    count[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.327     1.676 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.927     3.603    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709     7.312 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.312    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.462ns (61.395%)  route 2.806ns (38.605%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  count_reg[1]/Q
                         net (fo=10, routed)          0.928     1.347    count[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.327     1.674 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.552    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     7.269 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.269    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.318ns (60.772%)  route 2.787ns (39.228%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[2]/Q
                         net (fo=9, routed)           0.906     1.362    count[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.154     1.516 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.397    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.708     7.105 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.105    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.322ns (60.856%)  route 2.780ns (39.144%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[2]/Q
                         net (fo=9, routed)           0.907     1.363    count[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.149     1.512 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.873     3.385    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717     7.102 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.102    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.224ns (59.726%)  route 2.848ns (40.274%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=10, routed)          0.930     1.349    count[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.299     1.648 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.918     3.566    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.073 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.073    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.081ns (57.851%)  route 2.973ns (42.149%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[2]/Q
                         net (fo=9, routed)           0.907     1.363    count[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.066     3.553    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.054 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.054    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.227ns (60.227%)  route 2.791ns (39.773%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  count_reg[1]/Q
                         net (fo=10, routed)          0.928     1.347    count[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.299     1.646 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.509    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.018 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.018    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.704ns (24.323%)  route 2.190ns (75.677%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[11]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  P1/count_int_reg[11]/Q
                         net (fo=2, routed)           0.814     1.270    P1/count_int_reg[11]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     1.394 r  P1/Q1_i_2/O
                         net (fo=1, routed)           0.717     2.111    P1/Q1_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.235 r  P1/Q1_i_1/O
                         net (fo=1, routed)           0.659     2.894    P1/eqOp
    SLICE_X1Y13          FDRE                                         r  P1/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.685ns  (logic 1.603ns (59.688%)  route 1.083ns (40.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.083     2.535    P1/sw_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.150     2.685 r  P1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.685    P1_n_1
    SLICE_X0Y11          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P1/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  P1/Q1_reg/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/Q1_reg/Q
                         net (fo=1, routed)           0.176     0.317    P1/Q1
    SLICE_X0Y13          FDRE                                         r  P1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[1]/Q
                         net (fo=10, routed)          0.119     0.247    P1/count[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.099     0.346 r  P1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    P1_n_2
    SLICE_X0Y11          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.128ns (34.368%)  route 0.244ns (65.632%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  P1/Q2_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  P1/Q2_reg/Q
                         net (fo=4, routed)           0.244     0.372    P1/Q2
    SLICE_X0Y11          FDRE                                         r  P1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  P1/count_int_reg[14]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  P1/count_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    P1/count_int_reg[12]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  P1/count_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  P1/count_int_reg[6]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  P1/count_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    P1/count_int_reg[4]_i_1_n_5
    SLICE_X0Y14          FDRE                                         r  P1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[10]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    P1/count_int_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  P1/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    P1/count_int_reg[8]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  P1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  P1/count_int_reg[14]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  P1/count_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    P1/count_int_reg[12]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  P1/count_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  P1/count_int_reg[6]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  P1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    P1/count_int_reg[4]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  P1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[10]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    P1/count_int_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  P1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    P1/count_int_reg[8]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  P1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  P1/count_int_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  P1/count_int_reg[0]/Q
                         net (fo=2, routed)           0.184     0.325    P1/count_int_reg[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  P1/count_int[0]_i_2/O
                         net (fo=1, routed)           0.000     0.370    P1/count_int[0]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  P1/count_int_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    P1/count_int_reg[0]_i_1_n_7
    SLICE_X0Y13          FDRE                                         r  P1/count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------





