Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 19 07:43:46 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_tb_timing_summary_routed.rpt -pb CPU_tb_timing_summary_routed.pb -rpx CPU_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_to_rhs_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_to_rhs_reg_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_to_rhs_reg_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_decode/num_to_rhs_reg_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.968    -1252.211                    251                 1847        0.172        0.000                      0                 1847        3.750        0.000                       0                  1366  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.968    -1252.211                    251                 1847        0.172        0.000                      0                 1847        3.750        0.000                       0                  1366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          251  Failing Endpoints,  Worst Slack       -8.968ns,  Total Violation    -1252.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.968ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.448ns (16.554%)  route 7.299ns (83.446%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.441    11.559    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.683 r  CPU/i_execute/i_regs/state[31]_i_18/O
                         net (fo=4, routed)           0.987    12.670    CPU/i_execute/i_regs/state[31]_i_18_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.416    13.210    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51_n_10
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.334 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_41/O
                         net (fo=1, routed)           0.743    14.078    CPU/i_decode/regs_reg_r1_0_15_6_11_i_6_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124    14.202 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_18/O
                         net (fo=4, routed)           0.842    15.044    CPU/i_decode/regs_reg_r1_0_15_6_11_i_18_n_10
    SLICE_X33Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.168 r  CPU/i_decode/flags_out_reg[Z]_i_5/O
                         net (fo=3, routed)           0.812    15.980    CPU/i_decode/flags_out_reg[Z]_i_5_n_10
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.104 r  CPU/i_decode/regs_reg_r1_0_15_0_5_i_10/O
                         net (fo=32, routed)          0.769    16.873    CPU/i_decode/regs_reg_r1_0_15_0_5_i_10_n_10
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.997 r  CPU/i_decode/regs_reg_r1_0_15_12_17_i_3/O
                         net (fo=2, routed)           0.815    17.812    CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/DIB1
    SLICE_X34Y42         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.920     9.036    CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/WCLK
    SLICE_X34Y42         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.070     9.107    
                         clock uncertainty           -0.035     9.071    
    SLICE_X34Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     8.843    CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -8.968    

Slack (VIOLATED) :        -8.903ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 1.448ns (17.317%)  route 6.914ns (82.683%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 8.746 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.222    11.340    CPU/i_decode/num_mux_to_rhs_alu[3]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.464 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_67/O
                         net (fo=4, routed)           0.940    12.404    CPU/i_decode/regs_reg_r1_0_15_24_29_i_67_n_10
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_55/O
                         net (fo=2, routed)           0.926    13.455    CPU/i_decode/regs_reg_r1_0_15_24_29_i_55_n_10
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.579 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_32/O
                         net (fo=1, routed)           0.604    14.183    CPU/i_decode/regs_reg_r1_0_15_24_29_i_32_n_10
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.307 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_14/O
                         net (fo=3, routed)           0.825    15.132    CPU/i_decode/regs_reg_r1_0_15_24_29_i_14_n_10
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124    15.256 f  CPU/i_decode/flags_out_reg[Z]_i_11/O
                         net (fo=2, routed)           0.416    15.672    CPU/i_decode/flags_out_reg[Z]_i_11_n_10
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.796 f  CPU/i_decode/regs_reg_r1_0_15_0_5_i_9/O
                         net (fo=32, routed)          1.029    16.826    CPU/i_decode/regs_reg_r1_0_15_0_5_i_9_n_10
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.950 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_1/O
                         net (fo=2, routed)           0.477    17.426    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/DIA1
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.630     8.746    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/WCLK
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.070     8.817    
                         clock uncertainty           -0.035     8.781    
    SLICE_X38Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.523    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 -8.903    

Slack (VIOLATED) :        -8.880ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 1.448ns (17.088%)  route 7.026ns (82.912%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.222    11.340    CPU/i_decode/num_mux_to_rhs_alu[3]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.464 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_67/O
                         net (fo=4, routed)           0.940    12.404    CPU/i_decode/regs_reg_r1_0_15_24_29_i_67_n_10
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_55/O
                         net (fo=2, routed)           0.926    13.455    CPU/i_decode/regs_reg_r1_0_15_24_29_i_55_n_10
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.579 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_32/O
                         net (fo=1, routed)           0.604    14.183    CPU/i_decode/regs_reg_r1_0_15_24_29_i_32_n_10
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.307 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_14/O
                         net (fo=3, routed)           0.825    15.132    CPU/i_decode/regs_reg_r1_0_15_24_29_i_14_n_10
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124    15.256 f  CPU/i_decode/flags_out_reg[Z]_i_11/O
                         net (fo=2, routed)           0.416    15.672    CPU/i_decode/flags_out_reg[Z]_i_11_n_10
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.796 f  CPU/i_decode/regs_reg_r1_0_15_0_5_i_9/O
                         net (fo=32, routed)          1.093    16.890    CPU/i_decode/regs_reg_r1_0_15_0_5_i_9_n_10
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.014 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_5/O
                         net (fo=2, routed)           0.525    17.539    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/DIC1
    SLICE_X38Y38         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.757     8.873    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/WCLK
    SLICE_X38Y38         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.070     8.943    
                         clock uncertainty           -0.035     8.908    
    SLICE_X38Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.659    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                 -8.880    

Slack (VIOLATED) :        -8.870ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 1.448ns (17.118%)  route 7.011ns (82.882%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.441    11.559    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.683 r  CPU/i_execute/i_regs/state[31]_i_18/O
                         net (fo=4, routed)           0.987    12.670    CPU/i_execute/i_regs/state[31]_i_18_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.416    13.210    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51_n_10
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.334 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_41/O
                         net (fo=1, routed)           0.743    14.078    CPU/i_decode/regs_reg_r1_0_15_6_11_i_6_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124    14.202 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_18/O
                         net (fo=4, routed)           0.842    15.044    CPU/i_decode/regs_reg_r1_0_15_6_11_i_18_n_10
    SLICE_X33Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.168 r  CPU/i_decode/flags_out_reg[Z]_i_5/O
                         net (fo=3, routed)           0.812    15.980    CPU/i_decode/flags_out_reg[Z]_i_5_n_10
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.104 r  CPU/i_decode/regs_reg_r1_0_15_0_5_i_10/O
                         net (fo=32, routed)          0.618    16.722    CPU/i_decode/regs_reg_r1_0_15_0_5_i_10_n_10
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.846 r  CPU/i_decode/regs_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.678    17.524    CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/DIC1
    SLICE_X34Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.753     8.868    CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/WCLK
    SLICE_X34Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.070     8.939    
                         clock uncertainty           -0.035     8.903    
    SLICE_X34Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.654    CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                         -17.524    
  -------------------------------------------------------------------
                         slack                                 -8.870    

Slack (VIOLATED) :        -8.851ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 1.448ns (17.257%)  route 6.943ns (82.743%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -5.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 8.746 - 5.000 ) 
    Source Clock Delay      (SCD):    9.067ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.565     9.067    CPU/i_execute/i_regs/clk2
    SLICE_X45Y40         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.456     9.523 r  CPU/i_execute/i_regs/p0_reg[4]/Q
                         net (fo=83, routed)          0.466     9.989    CPU/i_decode/p0[4]
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.113 r  CPU/i_decode/dcache_block_reg[18][31]_i_4/O
                         net (fo=82, routed)          1.145    11.258    CPU/i_execute/i_regs/num_mux_to_rhs_alu[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.382 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_76/O
                         net (fo=4, routed)           0.984    12.366    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_76_n_10
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.490 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17_i_46/O
                         net (fo=2, routed)           0.600    13.090    CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17_i_46_n_10
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.214 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17_i_25/O
                         net (fo=1, routed)           0.917    14.131    CPU/i_decode/flags_out_reg[Z]_i_6_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.255 f  CPU/i_decode/regs_reg_r1_0_15_12_17_i_10/O
                         net (fo=2, routed)           0.587    14.842    CPU/i_execute/i_regs/state[31]_i_4
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    14.966 f  CPU/i_execute/i_regs/flags_out_reg[Z]_i_6/O
                         net (fo=36, routed)          0.869    15.835    CPU/i_decode/flags_reg[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.959 f  CPU/i_decode/regs_reg_r1_0_15_6_11_i_17/O
                         net (fo=1, routed)           0.871    16.830    CPU/i_decode/regs_reg_r1_0_15_6_11_i_17_n_10
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_6/O
                         net (fo=2, routed)           0.503    17.458    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/DIC0
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.630     8.746    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/WCLK
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC/CLK
                         clock pessimism              0.070     8.817    
                         clock uncertainty           -0.035     8.781    
    SLICE_X38Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175     8.606    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 -8.851    

Slack (VIOLATED) :        -8.815ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 1.448ns (17.483%)  route 6.835ns (82.518%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 8.746 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.222    11.340    CPU/i_decode/num_mux_to_rhs_alu[3]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.464 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_67/O
                         net (fo=4, routed)           0.940    12.404    CPU/i_decode/regs_reg_r1_0_15_24_29_i_67_n_10
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.528 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_55/O
                         net (fo=2, routed)           0.926    13.455    CPU/i_decode/regs_reg_r1_0_15_24_29_i_55_n_10
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.579 f  CPU/i_decode/regs_reg_r1_0_15_24_29_i_32/O
                         net (fo=1, routed)           0.604    14.183    CPU/i_decode/regs_reg_r1_0_15_24_29_i_32_n_10
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.307 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_14/O
                         net (fo=3, routed)           0.825    15.132    CPU/i_decode/regs_reg_r1_0_15_24_29_i_14_n_10
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124    15.256 f  CPU/i_decode/flags_out_reg[Z]_i_11/O
                         net (fo=2, routed)           0.416    15.672    CPU/i_decode/flags_out_reg[Z]_i_11_n_10
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.796 f  CPU/i_decode/regs_reg_r1_0_15_0_5_i_9/O
                         net (fo=32, routed)          1.093    16.890    CPU/i_decode/regs_reg_r1_0_15_0_5_i_9_n_10
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.014 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_5/O
                         net (fo=2, routed)           0.334    17.347    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/DIC1
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.630     8.746    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/WCLK
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.070     8.817    
                         clock uncertainty           -0.035     8.781    
    SLICE_X38Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.532    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                         -17.347    
  -------------------------------------------------------------------
                         slack                                 -8.815    

Slack (VIOLATED) :        -8.810ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 1.448ns (17.310%)  route 6.917ns (82.690%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 8.746 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.601    11.719    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X31Y37         LUT5 (Prop_lut5_I1_O)        0.124    11.843 f  CPU/i_execute/i_regs/data_out_reg[31]_i_49/O
                         net (fo=4, routed)           0.621    12.464    CPU/i_execute/i_regs/data_out_reg[31]_i_49_n_10
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_45/O
                         net (fo=3, routed)           0.871    13.459    CPU/i_decode/regs_reg_r1_0_15_6_11_i_14_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.583 f  CPU/i_decode/regs_reg_r1_0_15_6_11_i_32/O
                         net (fo=1, routed)           0.462    14.045    CPU/i_decode/regs_reg_r1_0_15_6_11_i_32_n_10
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.169 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_14/O
                         net (fo=4, routed)           0.826    14.995    CPU/i_decode/regs_reg_r1_0_15_6_11_i_14_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.119 f  CPU/i_decode/regs_reg_r1_0_15_0_5_i_23/O
                         net (fo=32, routed)          1.000    16.119    CPU/i_decode/regs_reg_r1_0_15_0_5_i_23_n_10
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.243 f  CPU/i_decode/regs_reg_r1_0_15_6_11_i_9/O
                         net (fo=1, routed)           0.575    16.818    CPU/i_decode/regs_reg_r1_0_15_6_11_i_9_n_10
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_2/O
                         net (fo=2, routed)           0.488    17.430    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/DIA0
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.630     8.746    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/WCLK
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA/CLK
                         clock pessimism              0.070     8.817    
                         clock uncertainty           -0.035     8.781    
    SLICE_X38Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161     8.620    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 -8.810    

Slack (VIOLATED) :        -8.800ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 1.448ns (17.118%)  route 7.011ns (82.882%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -5.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 8.917 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.441    11.559    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.683 r  CPU/i_execute/i_regs/state[31]_i_18/O
                         net (fo=4, routed)           0.987    12.670    CPU/i_execute/i_regs/state[31]_i_18_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.416    13.210    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51_n_10
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.334 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_41/O
                         net (fo=1, routed)           0.743    14.078    CPU/i_decode/regs_reg_r1_0_15_6_11_i_6_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124    14.202 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_18/O
                         net (fo=4, routed)           0.842    15.044    CPU/i_decode/regs_reg_r1_0_15_6_11_i_18_n_10
    SLICE_X33Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.168 r  CPU/i_decode/flags_out_reg[Z]_i_5/O
                         net (fo=3, routed)           0.812    15.980    CPU/i_decode/flags_out_reg[Z]_i_5_n_10
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.104 r  CPU/i_decode/regs_reg_r1_0_15_0_5_i_10/O
                         net (fo=32, routed)          0.637    16.741    CPU/i_decode/regs_reg_r1_0_15_0_5_i_10_n_10
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.865 r  CPU/i_decode/regs_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.659    17.524    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/DIB1
    SLICE_X34Y40         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.801     8.917    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/WCLK
    SLICE_X34Y40         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.070     8.988    
                         clock uncertainty           -0.035     8.952    
    SLICE_X34Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     8.724    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                         -17.524    
  -------------------------------------------------------------------
                         slack                                 -8.800    

Slack (VIOLATED) :        -8.798ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 1.448ns (17.384%)  route 6.881ns (82.616%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 8.746 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.441    11.559    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.683 r  CPU/i_execute/i_regs/state[31]_i_18/O
                         net (fo=4, routed)           0.987    12.670    CPU/i_execute/i_regs/state[31]_i_18_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.416    13.210    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51_n_10
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.334 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_41/O
                         net (fo=1, routed)           0.743    14.078    CPU/i_decode/regs_reg_r1_0_15_6_11_i_6_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124    14.202 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_18/O
                         net (fo=4, routed)           0.842    15.044    CPU/i_decode/regs_reg_r1_0_15_6_11_i_18_n_10
    SLICE_X33Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.168 r  CPU/i_decode/flags_out_reg[Z]_i_5/O
                         net (fo=3, routed)           0.812    15.980    CPU/i_decode/flags_out_reg[Z]_i_5_n_10
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.104 r  CPU/i_decode/regs_reg_r1_0_15_0_5_i_10/O
                         net (fo=32, routed)          0.681    16.785    CPU/i_decode/regs_reg_r1_0_15_0_5_i_10_n_10
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.909 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_4/O
                         net (fo=2, routed)           0.486    17.394    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/DIB0
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.630     8.746    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/WCLK
    SLICE_X38Y39         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB/CLK
                         clock pessimism              0.070     8.817    
                         clock uncertainty           -0.035     8.781    
    SLICE_X38Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.596    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                         -17.394    
  -------------------------------------------------------------------
                         slack                                 -8.798    

Slack (VIOLATED) :        -8.794ns  (required time - arrival time)
  Source:                 CPU/i_execute/i_regs/p0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 1.448ns (17.132%)  route 7.004ns (82.868%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.257     4.716    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.840 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          2.566     7.405    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.501 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         1.563     9.065    CPU/i_execute/i_regs/clk2
    SLICE_X39Y39         FDRE                                         r  CPU/i_execute/i_regs/p0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     9.521 r  CPU/i_execute/i_regs/p0_reg[3]/Q
                         net (fo=68, routed)          0.474     9.995    CPU/i_decode/p0[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  CPU/i_decode/dcache_block_reg[9][31]_i_2/O
                         net (fo=80, routed)          1.441    11.559    CPU/i_execute/i_regs/num_mux_to_rhs_alu[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.683 r  CPU/i_execute/i_regs/state[31]_i_18/O
                         net (fo=4, routed)           0.987    12.670    CPU/i_execute/i_regs/state[31]_i_18_n_10
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.794 f  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.416    13.210    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_51_n_10
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.334 r  CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11_i_41/O
                         net (fo=1, routed)           0.743    14.078    CPU/i_decode/regs_reg_r1_0_15_6_11_i_6_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124    14.202 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_18/O
                         net (fo=4, routed)           0.842    15.044    CPU/i_decode/regs_reg_r1_0_15_6_11_i_18_n_10
    SLICE_X33Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.168 r  CPU/i_decode/flags_out_reg[Z]_i_5/O
                         net (fo=3, routed)           0.812    15.980    CPU/i_decode/flags_out_reg[Z]_i_5_n_10
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.104 r  CPU/i_decode/regs_reg_r1_0_15_0_5_i_10/O
                         net (fo=32, routed)          0.681    16.785    CPU/i_decode/regs_reg_r1_0_15_0_5_i_10_n_10
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.909 r  CPU/i_decode/regs_reg_r1_0_15_6_11_i_4/O
                         net (fo=2, routed)           0.608    17.517    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/DIB0
    SLICE_X38Y38         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.628     8.016    CPU/i_execute/CLK100MHZ_IBUF
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.100     8.116 r  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O
                         net (fo=96, routed)          0.757     8.873    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/WCLK
    SLICE_X38Y38         RAMD32                                       r  CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMB/CLK
                         clock pessimism              0.070     8.943    
                         clock uncertainty           -0.035     8.908    
    SLICE_X38Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     8.723    CPU/i_execute/i_regs/regs_reg_r2_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                         -17.517    
  -------------------------------------------------------------------
                         slack                                 -8.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/last_clock_state_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.258ns  (logic 0.297ns (9.130%)  route 2.960ns (90.870%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 7.992 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.621     8.258    CPU/i_execute/i_dcache/clk2
    SLICE_X30Y46         LDCE                                         f  CPU/i_execute/i_dcache/last_clock_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          0.709     7.702    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.758 f  CPU/i_execute/i_dcache/last_clock_state_reg_i_2/O
                         net (fo=1, routed)           0.233     7.992    CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10
    SLICE_X30Y46         LDCE                                         f  CPU/i_execute/i_dcache/last_clock_state_reg/G
                         clock pessimism              0.000     7.992    
                         clock uncertainty            0.035     8.027    
    SLICE_X30Y46         LDCE (Hold_ldce_G_D)         0.059     8.086    CPU/i_execute/i_dcache/last_clock_state_reg
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/i_execute/i_regs/out_flags_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_bcc/do_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.274ns (81.497%)  route 0.062ns (18.503%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     1.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.564 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     2.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.636 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.565     3.201    CPU/i_execute/i_regs/clk2
    SLICE_X46Y47         FDRE                                         r  CPU/i_execute/i_regs/out_flags_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     3.365 r  CPU/i_execute/i_regs/out_flags_reg[2]/Q
                         net (fo=2, routed)           0.062     3.427    CPU/i_decode/do_branch_reg_0[0]
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.045     3.472 r  CPU/i_decode/do_branch_i_3/O
                         net (fo=1, routed)           0.000     3.472    CPU/i_decode/do_branch_i_3_n_10
    SLICE_X47Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     3.537 r  CPU/i_decode/do_branch_reg_i_1/O
                         net (fo=1, routed)           0.000     3.537    CPU/i_execute/i_bcc/do_branch
    SLICE_X47Y47         FDRE                                         r  CPU/i_execute/i_bcc/do_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     1.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     1.993 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     3.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.231 r  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.835     4.066    CPU/i_execute/i_bcc/clk2
    SLICE_X47Y47         FDRE                                         r  CPU/i_execute/i_bcc/do_branch_reg/C
                         clock pessimism             -0.852     3.214    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.105     3.319    CPU/i_execute/i_bcc/do_branch_reg
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.273ns (76.891%)  route 0.082ns (23.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 9.066 - 5.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.201 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.565     8.201    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146     8.347 r  CPU/i_fetch/index_reg[6]/Q
                         net (fo=3, routed)           0.082     8.429    CPU/i_fetch/Q[6]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     8.556 r  CPU/i_fetch/index0_carry__0/O[3]
                         net (fo=1, routed)           0.000     8.556    CPU/i_fetch/p_0_in[7]
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.835     9.066    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.201    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.112     8.313    CPU/i_fetch/index_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.313    
                         arrival time                           8.556    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.273ns (76.424%)  route 0.084ns (23.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 9.065 - 5.000 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.200 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.564     8.200    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.146     8.346 r  CPU/i_fetch/index_reg[2]/Q
                         net (fo=3, routed)           0.084     8.430    CPU/i_fetch/Q[2]
    SLICE_X48Y39         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     8.557 r  CPU/i_fetch/index0_carry/O[3]
                         net (fo=1, routed)           0.000     8.557    CPU/i_fetch/p_0_in[3]
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.834     9.065    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.200    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.112     8.312    CPU/i_fetch/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.312    
                         arrival time                           8.557    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.270ns (75.299%)  route 0.089ns (24.701%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 9.066 - 5.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.201 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.565     8.201    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146     8.347 r  CPU/i_fetch/index_reg[4]/Q
                         net (fo=3, routed)           0.089     8.436    CPU/i_fetch/Q[4]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     8.560 r  CPU/i_fetch/index0_carry__0/O[1]
                         net (fo=1, routed)           0.000     8.560    CPU/i_fetch/p_0_in[5]
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.835     9.066    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.201    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.112     8.313    CPU/i_fetch/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.313    
                         arrival time                           8.560    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.270ns (75.285%)  route 0.089ns (24.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 9.065 - 5.000 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.200 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.564     8.200    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.146     8.346 r  CPU/i_fetch/index_reg[0]/Q
                         net (fo=3, routed)           0.089     8.435    CPU/i_fetch/Q[0]
    SLICE_X48Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     8.559 r  CPU/i_fetch/index0_carry/O[1]
                         net (fo=1, routed)           0.000     8.559    CPU/i_fetch/p_0_in[1]
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.834     9.065    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.200    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.112     8.312    CPU/i_fetch/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.312    
                         arrival time                           8.559    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.292ns (78.292%)  route 0.081ns (21.708%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 9.065 - 5.000 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.200 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.564     8.200    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.146     8.346 r  CPU/i_fetch/index_reg[1]/Q
                         net (fo=3, routed)           0.081     8.427    CPU/i_fetch/Q[1]
    SLICE_X48Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     8.573 r  CPU/i_fetch/index0_carry/O[2]
                         net (fo=1, routed)           0.000     8.573    CPU/i_fetch/p_0_in[2]
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.834     9.065    CPU/i_fetch/clk2
    SLICE_X48Y39         FDRE                                         r  CPU/i_fetch/index_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.200    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.112     8.312    CPU/i_fetch/index_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.312    
                         arrival time                           8.573    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.292ns (78.292%)  route 0.081ns (21.708%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 9.066 - 5.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.201 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.292     6.519    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.564 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.047     7.610    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.636 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.565     8.201    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146     8.347 r  CPU/i_fetch/index_reg[5]/Q
                         net (fo=3, routed)           0.081     8.428    CPU/i_fetch/Q[5]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     8.574 r  CPU/i_fetch/index0_carry__0/O[2]
                         net (fo=1, routed)           0.000     8.574    CPU/i_fetch/p_0_in[6]
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.523     6.937    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.056     6.993 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_9/O
                         net (fo=10, routed)          1.209     8.202    CPU_n_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.231 f  last_clock_state_reg_i_1/O
                         net (fo=162, routed)         0.835     9.066    CPU/i_fetch/clk2
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.865     8.201    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.112     8.313    CPU/i_fetch/index_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.313    
                         arrival time                           8.574    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 instruction_index_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  instruction_index_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  instruction_index_reg[19]/Q
                         net (fo=2, routed)           0.117     1.707    instruction_index_reg__0[19]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  instruction_index_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    instruction_index_reg[16]_i_1_n_14
    SLICE_X49Y43         FDRE                                         r  instruction_index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  instruction_index_reg[19]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.554    instruction_index_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 instruction_index_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  instruction_index_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  instruction_index_reg[27]/Q
                         net (fo=2, routed)           0.117     1.707    instruction_index_reg__0[27]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  instruction_index_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    instruction_index_reg[24]_i_1_n_14
    SLICE_X49Y45         FDRE                                         r  instruction_index_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  instruction_index_reg[27]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105     1.554    instruction_index_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16   CPU/i_icache/instructions_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   CPU/i_icache/instructions_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  last_clock_state_reg_i_1/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  n_0_601_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  n_1_574_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  n_2_51_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  n_3_575_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6  n_4_1205_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7  n_5_576_BUFG_inst/I
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37   CPU/i_execute/i_regs/regs_reg_r2_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39   CPU/i_execute/i_regs/regs_reg_r2_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37   CPU/i_execute/i_regs/regs_reg_r2_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40   CPU/i_execute/i_regs/regs_reg_r2_0_15_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39   CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA/CLK



