Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon May 20 10:36:37 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             105 |           30 |
| Yes          | No                    | No                     |              80 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                       Enable Signal                       |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[29]  | Inst_MouseCtl/x_overflow_i_1_n_0                              |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/shift_frame               | Inst_MouseCtl/Inst_Ps2Interface/reset_bit_count               |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count[13]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1_n_0   |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/write_data_0                                |                                                               |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]_0 | Inst_MouseCtl/x_inc[7]_i_1_n_0                                |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/load_rx_data              |                                                               |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/E[0]                      |                                                               |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count[12]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_1_n_0          |                                                               |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | eqOp4_in                                                      |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/y_new_reg_n_0                               |                                                               |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | vga_red_cmb[3]_i_1_n_0                                        |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/x_new_reg_n_0                               |                                                               |                4 |             12 |         3.00 |
|  clk_wiz_0_inst/U0/clk_out1 | eqOp4_in                                                  | v_cntr_reg0                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1 | v_sync_reg                                                |                                                               |               10 |             23 |         2.30 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/reset_timeout_cnt                               |                7 |             24 |         3.43 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           | Inst_MouseCtl/periodic_check_cnt[0]_i_1_n_0                   |                7 |             26 |         3.71 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                           |                                                               |               63 |            176 |         2.79 |
+-----------------------------+-----------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


