<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 27 22:15:22 2021" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="kintexu" DEVICE="xcku060" NAME="user_block2" PACKAGE="ffva1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="m_axis_dac_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="m_axis_dac_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="127" NAME="m_axis_dac_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_dac_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_dac_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="127" NAME="s_axis_dac_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="user2_irq" RIGHT="0" SIGIS="undef" SIGNAME="irq_placeholder_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="irq_placeholder" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_adc_pdti_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="ap_clk"/>
        <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="aclk"/>
        <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="aclk"/>
        <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="aclk"/>
        <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="ap_clk"/>
        <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_aclk"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="aclk"/>
        <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="filter_select_ch0" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch0_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="filter_select_ch0_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="filter_select_ch1" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch1_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="filter_select_ch1_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="filter_select_ch2" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch2_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="filter_select_ch2_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="control_flags" RIGHT="0" SIGIS="data" SIGNAME="controller_enable_mux_1_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_enable_mux_1" PORT="O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="mt_pulse" RIGHT="0" SIGIS="data" SIGNAME="controller_enable_mux_0_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_enable_mux_0" PORT="O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="status_flags" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_status_flags">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="flags"/>
        <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="flags"/>
        <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="flags"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_adc_pdti_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_adc_pdti_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_aresetn"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_csr_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_csr_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="ARESETN"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="S00_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_csr_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_csr_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="ACLK"/>
        <CONNECTION INSTANCE="csr_axi_interc" PORT="S00_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="controller_PPS" SIGIS="undef" SIGNAME="External_Ports_controller_PPS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csr_util_vector_logic_0" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AZ_MOSI" SIGIS="undef" SIGNAME="External_Ports_AZ_MOSI">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="AZ_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AZ_SCK" SIGIS="undef" SIGNAME="External_Ports_AZ_SCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="AZ_SCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AZ_SSEL" SIGIS="undef" SIGNAME="External_Ports_AZ_SSEL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="AZ_SSEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EL_MOSI" SIGIS="undef" SIGNAME="External_Ports_EL_MOSI">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="EL_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EL_SCK" SIGIS="undef" SIGNAME="External_Ports_EL_SCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="EL_SCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EL_SSEL" SIGIS="undef" SIGNAME="External_Ports_EL_SSEL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="EL_SSEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ROT_A" SIGIS="undef" SIGNAME="External_Ports_ROT_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="ROT_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ROT_B" SIGIS="undef" SIGNAME="External_Ports_ROT_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="ROT_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TILT_A" SIGIS="undef" SIGNAME="External_Ports_TILT_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="TILT_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TILT_B" SIGIS="undef" SIGNAME="External_Ports_TILT_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="position_encoder_0" PORT="TILT_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axis_dac_pdti_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_dac_pdti_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_register_slice_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_dac_pdti_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_dac_pdti_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_register_slice_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axis_adc_ch1_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="127" NAME="m_axis_adc_ch1_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_adc_ch1_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_adc_ch1_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_adc_ch1_pdti_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_adc_ch1_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="127" NAME="s_axis_adc_ch1_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="25" NAME="s_axi_csr_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="s_axi_csr_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_csr_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_csr_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axi_csr_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="s_axi_csr_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_csr_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_csr_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="s_axi_csr_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_csr_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_csr_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="25" NAME="s_axi_csr_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="s_axi_csr_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_csr_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_csr_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="s_axi_csr_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="s_axi_csr_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_csr_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_csr_rready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="m_axis_adc_ch2_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="127" NAME="m_axis_adc_ch2_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_adc_ch2_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_adc_ch2_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_adc_ch2_pdti_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_adc_ch2_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="127" NAME="s_axis_adc_ch2_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="m_axis_adc_ch0_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="127" NAME="m_axis_adc_ch0_pdti_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_adc_ch0_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_adc_ch0_pdti_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_adc_ch0_pdti_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_adc_ch0_pdti_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="127" NAME="s_axis_adc_ch0_pdti_tuser" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="dsp_ch0_remove_unused_sigs_M_AXIS" NAME="m_axis_adc_ch0_pdti" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_adc_ch0_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_adc_ch0_pdti_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_adc_ch0_pdti_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch0_pdti" NAME="s_axis_adc_ch0_pdti" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_adc_ch0_pdti_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_adc_ch0_pdti_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_adc_ch0_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_adc_ch0_pdti_tuser"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_csr" DATAWIDTH="32" NAME="s_axi_csr" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axi_csr_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_csr_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_csr_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_csr_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_csr_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_csr_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_csr_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_csr_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_csr_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_csr_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_csr_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_csr_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_csr_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_csr_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_csr_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_csr_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_csr_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_csr_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_csr_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_csr_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x03800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x03800FFF" INSTANCE="csr_general_purpose_reg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_csr" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_csr"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CFG_BUS_BASEADDR" BASEVALUE="0x03900000" HIGHNAME="C_S_AXI_CFG_BUS_HIGHADDR" HIGHVALUE="0x0393FFFF" INSTANCE="controller_hcr_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_csr" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_cfg_bus"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="csr_general_purpose_reg_0"/>
        <PERIPHERAL INSTANCE="controller_hcr_controller_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dsp_ch1_remove_unused_sigs_M_AXIS" NAME="m_axis_adc_ch1_pdti" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_adc_ch1_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_adc_ch1_pdti_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_adc_ch1_pdti_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch1_pdti" NAME="s_axis_adc_ch1_pdti" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_adc_ch1_pdti_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_adc_ch1_pdti_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_adc_ch1_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_adc_ch1_pdti_tuser"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dsp_ch2_remove_unused_sigs_M_AXIS" NAME="m_axis_adc_ch2_pdti" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_adc_ch2_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_adc_ch2_pdti_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_adc_ch2_pdti_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch2_pdti" NAME="s_axis_adc_ch2_pdti" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_adc_ch2_pdti_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_adc_ch2_pdti_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_adc_ch2_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_adc_ch2_pdti_tuser"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_register_slice_0_M_AXIS" NAME="m_axis_dac_pdti" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_dac_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dac_pdti_tvalid"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dac_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_dac_pdti_tuser"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_dac_pdti" NAME="s_axis_dac_pdti" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_dac_pdti_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_dac_pdti_tvalid"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_dac_pdti_tdata"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_dac_pdti_tuser"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/axis_register_slice_0" HWVERSION="1.1" INSTANCE="axis_register_slice_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000010"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_register_slice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_dac_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_dac_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_dac_pdti_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_dac_pdti_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_dac_pdti" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_dac_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_register_slice_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_dac_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/controller/enable_mux_0" HWVERSION="1.0" INSTANCE="controller_enable_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="enable_mux" VLNV="eol:module_ref:enable_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_enable_mux_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="controller_hcr_controller_0_mt_pulse_V_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="mt_pulse_V_ap_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_mt_pulse_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="mt_pulse_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O" RIGHT="0" SIGIS="undef" SIGNAME="controller_enable_mux_0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mt_pulse"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/controller/enable_mux_1" HWVERSION="1.0" INSTANCE="controller_enable_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="enable_mux" VLNV="eol:module_ref:enable_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_enable_mux_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="controller_hcr_controller_0_control_flags_V_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="control_flags_V_ap_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_control_flags_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="control_flags_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O" RIGHT="0" SIGIS="undef" SIGNAME="controller_enable_mux_1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="control_flags"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/controller/hcr_controller_0" HWVERSION="1.0" INSTANCE="controller_hcr_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hcr_controller" VLNV="NCAR:EOL:hcr_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CFG_BUS_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_CFG_BUS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_hcr_controller_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="4.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CFG_BUS_BASEADDR" VALUE="0x03900000"/>
        <PARAMETER NAME="C_S_AXI_CFG_BUS_HIGHADDR" VALUE="0x0393FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="pps_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="pps_we0" SIGIS="undef"/>
        <PORT DIR="O" NAME="mt_pulse_V_ap_vld" SIGIS="undef" SIGNAME="controller_hcr_controller_0_mt_pulse_V_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_enable_mux_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_flags_V_ap_vld" SIGIS="undef" SIGNAME="controller_hcr_controller_0_control_flags_V_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_enable_mux_1" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="filter_select_ch0_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="filter_select_ch1_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="filter_select_ch2_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="s_axi_cfg_bus_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cfg_bus_AWVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_cfg_bus_AWREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_cfg_bus_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_cfg_bus_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cfg_bus_WVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_cfg_bus_WREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_cfg_bus_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_cfg_bus_BVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cfg_bus_BREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_cfg_bus_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cfg_bus_ARVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_cfg_bus_ARREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_cfg_bus_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_cfg_bus_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_cfg_bus_RVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cfg_bus_RREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="coef_ch0_V_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coef_ch0_V_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="coef_ch0_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="coef_ch1_V_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coef_ch1_V_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="coef_ch1_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="coef_ch2_V_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coef_ch2_V_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="coef_ch2_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mt_pulse_V" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_mt_pulse_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_enable_mux_0" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="control_flags_V" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_control_flags_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_enable_mux_1" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="filter_select_ch0_V" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch0_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="filter_select_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="filter_select_ch1_V" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch1_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="filter_select_ch1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="filter_select_ch2_V" RIGHT="0" SIGIS="data" SIGNAME="controller_hcr_controller_0_filter_select_ch2_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="filter_select_ch2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_ch0_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="pulse_metadata_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_ch0_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="pulse_metadata_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="823" NAME="pulse_metadata_ch0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="pulse_metadata_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_ch1_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="pulse_metadata_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_ch1_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="pulse_metadata_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="823" NAME="pulse_metadata_ch1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="pulse_metadata_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_ch2_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="pulse_metadata_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_ch2_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="pulse_metadata_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="823" NAME="pulse_metadata_ch2_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="pulse_metadata_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="pps_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="0" NAME="pps_d0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="0" NAME="pps_q0" RIGHT="0" SIGIS="data" SIGNAME="csr_px_vctr2scalar_1_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_1" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="csr_axi_interc_M01_AXI" DATAWIDTH="32" NAME="s_axi_cfg_bus" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_cfg_bus_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_cfg_bus_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_cfg_bus_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_cfg_bus_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_cfg_bus_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_cfg_bus_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_cfg_bus_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_cfg_bus_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_cfg_bus_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_cfg_bus_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_cfg_bus_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_cfg_bus_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_cfg_bus_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_cfg_bus_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_cfg_bus_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_cfg_bus_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_cfg_bus_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch0_V_V" NAME="coef_ch0_V_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="coef_ch0_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="coef_ch0_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="coef_ch0_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch1_V_V" NAME="coef_ch1_V_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="coef_ch1_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="coef_ch1_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="coef_ch1_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch2_V_V" NAME="coef_ch2_V_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="coef_ch2_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="coef_ch2_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="coef_ch2_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch0_V" NAME="pulse_metadata_ch0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_ch0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_ch0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_ch0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch1_V" NAME="pulse_metadata_ch1_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_ch1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_ch1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_ch1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch2_V" NAME="pulse_metadata_ch2_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_ch2_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_ch2_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_ch2_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/controller/validate_kludge_0" HWVERSION="1.1" INSTANCE="controller_validate_kludge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[23:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch0_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch0_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch0_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch0_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_reload_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_reload_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_reload_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch0_V_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/controller/validate_kludge_1" HWVERSION="1.1" INSTANCE="controller_validate_kludge_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[23:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_validate_kludge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch1_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch1_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch1_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch1_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_reload_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_reload_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_reload_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch1_V_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_1_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/controller/validate_kludge_2" HWVERSION="1.1" INSTANCE="controller_validate_kludge_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[23:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_validate_kludge_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch2_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch2_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_coef_ch2_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="coef_ch2_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_reload_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_reload_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_reload_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_coef_ch2_V_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_2_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/csr/axi_interc" HWVERSION="2.1" INSTANCE="csr_axi_interc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axi_interc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_s_axi_csr_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_csr_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_s_axi_csr_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_csr_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_s_axi_csr_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_csr_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_s_axi_csr_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_csr_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_s_axis_adc_pdti_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_s_axis_adc_pdti_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="s_axi_csr_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="controller_hcr_controller_0_s_axi_cfg_bus_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="s_axi_cfg_bus_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_csr" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="csr_axi_interc_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="csr_axi_interc_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/csr/general_purpose_reg_0" HWVERSION="1.0" INSTANCE="csr_general_purpose_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="px_axil_csr" VLNV="pentek.com:px_ip:px_axil_csr:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="/home/karboski/git/HCR_instrument/src/Pentek821/IP/2017.2/pentek/ip/px_axil_csr/px_axil_csr.srcs/doc/px_axil_csr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="num_ctl_regs" VALUE="3"/>
        <PARAMETER NAME="num_stat_regs" VALUE="0"/>
        <PARAMETER NAME="has_interrupt_regs" VALUE="false"/>
        <PARAMETER NAME="num_interrupt_src" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_px_axil_csr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x03800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x03800FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_csr_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_adc_pdti_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_csr_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_csr_awprot" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_awvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_csr_awready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_csr_wdata" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_csr_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_wvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_csr_wready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_csr_bresp" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_csr_bvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_bready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_csr_araddr" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_csr_arprot" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_arvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_csr_arready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_csr_rdata" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_csr_rresp" RIGHT="0" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_csr_rvalid" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_csr_rready" SIGIS="undef" SIGNAME="csr_axi_interc_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_axi_interc" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg0_init_val" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg1_init_val" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg2_init_val" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ctl0_out" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ctl1_out" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ctl2_out" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="ctl_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="csr_axi_interc_M00_AXI" DATAWIDTH="32" NAME="s_axi_csr" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_csr_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_csr_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_csr_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_csr_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_csr_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_csr_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_csr_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_csr_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_csr_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_csr_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_csr_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_csr_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_csr_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_csr_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_csr_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_csr_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_csr_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_csr_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_csr_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/csr/px_vctr2scalar_0" HWVERSION="1.0" INSTANCE="csr_px_vctr2scalar_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="px_vctr2scalar" VLNV="pentek.com:px_ip:px_vctr2scalar:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="/home/karboski/git/HCR_instrument/src/Pentek821/IP/2017.2/pentek/ip/px_vctr2scalar/px_vctr2scalar.srcs/sources_1/new/../../doc/px_vctr2scalar.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="synchronize" VALUE="false"/>
        <PARAMETER NAME="num_sync_ff" VALUE="2"/>
        <PARAMETER NAME="has_srst" VALUE="false"/>
        <PARAMETER NAME="val_at_rst_low" VALUE="true"/>
        <PARAMETER NAME="srst_active_high" VALUE="false"/>
        <PARAMETER NAME="invert" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_px_vctr2scalar_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="input_vector" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_scalar" SIGIS="undef" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="aresetn"/>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/csr/px_vctr2scalar_1" HWVERSION="1.0" INSTANCE="csr_px_vctr2scalar_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="px_vctr2scalar" VLNV="pentek.com:px_ip:px_vctr2scalar:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="/home/karboski/git/HCR_instrument/src/Pentek821/IP/2017.2/pentek/ip/px_vctr2scalar/px_vctr2scalar.srcs/sources_1/new/../../doc/px_vctr2scalar.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="synchronize" VALUE="false"/>
        <PARAMETER NAME="num_sync_ff" VALUE="2"/>
        <PARAMETER NAME="has_srst" VALUE="false"/>
        <PARAMETER NAME="val_at_rst_low" VALUE="true"/>
        <PARAMETER NAME="srst_active_high" VALUE="false"/>
        <PARAMETER NAME="invert" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_px_vctr2scalar_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="input_vector" RIGHT="0" SIGIS="undef" SIGNAME="csr_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_scalar" SIGIS="undef" SIGNAME="csr_px_vctr2scalar_1_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pps_q0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/csr/util_vector_logic_0" HWVERSION="2.0" INSTANCE="csr_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_controller_PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controller_PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="csr_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_1" PORT="input_vector"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/csr/xlconstant_0" HWVERSION="1.1" INSTANCE="csr_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="reg0_init_val"/>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="reg1_init_val"/>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="reg2_init_val"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/csr/xlslice_0" HWVERSION="1.0" INSTANCE="csr_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="ctl0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="input_vector"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/csr/xlslice_1" HWVERSION="1.0" INSTANCE="csr_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="ctl1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="csr_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fifo" HWVERSION="1.1" INSTANCE="dsp_ch0_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_data_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch0_pdti" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fir/bcast" HWVERSION="1.1" INSTANCE="dsp_ch0_fir_bcast" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_broadcaster_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fifo" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch0_fifo_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_bcast_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_bcast_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fir/map_data" HWVERSION="1.1" INSTANCE="dsp_ch0_fir_map_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:32],2'b0,tuser[29:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_bcast_M00_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_map_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fir/map_fsel" HWVERSION="1.1" INSTANCE="dsp_ch0_fir_map_fsel" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="6'b0,tuser[31:30]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_config_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_config_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="s_axis_config_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_bcast_M01_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_map_fsel_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fir/pulse_fir" HWVERSION="7.2" INSTANCE="dsp_ch0_fir_pulse_fir" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="user_block2_fir_compiler_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="user_block2_fir_compiler_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="384"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="0"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="48"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="48"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="48"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="4"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="59"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_fir_compiler_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="4"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="true"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Quantize_Only"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="24"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="22"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Non_Symmetric"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="48"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="128"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="4"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="true"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_map_fsel" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_reload_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_reload_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_s_reload_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_s_reload_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_0_M_AXIS" NAME="S_AXIS_RELOAD" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_reload_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_reload_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_reload_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_reload_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_map_data_M_AXIS" NAME="S_AXIS_DATA" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_pulse_fir_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_map_fsel_M_AXIS" NAME="S_AXIS_CONFIG" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/fir/trim_data" HWVERSION="1.1" INSTANCE="dsp_ch0_fir_trim_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="6"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[39:24],tdata[15:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="m_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_pulse_fir" PORT="m_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="i_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="i_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="i_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="i_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_pulse_fir_M_AXIS_DATA" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_trim_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/metadata_injector" HWVERSION="1.0" INSTANCE="dsp_ch0_metadata_injector" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hcr_metadata_injector" VLNV="NCAR:EOL:hcr_metadata_injector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_hcr_metadata_injector_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="4.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="dsp_ch0_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_one" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="i_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_fir_trim_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TLAST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="i_data_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="o_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TID" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_remove_unused_sigs" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="823" NAME="pulse_metadata_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_0" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_1" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="flags" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_status_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="status_flags"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_fir_trim_data_M_AXIS" NAME="i_data" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="i_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="i_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="i_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="i_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="i_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="i_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="i_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="i_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="i_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_metadata_injector_o_data" NAME="o_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="o_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="o_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="o_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="o_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="o_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="o_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="o_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="o_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="o_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch0_V" NAME="pulse_metadata_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/one" HWVERSION="1.1" INSTANCE="dsp_ch0_one" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch0/remove_unused_sigs" HWVERSION="1.1" INSTANCE="dsp_ch0_remove_unused_sigs" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000010"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch0_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="o_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="sparse_tkeep_removed" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch0_metadata_injector_o_data" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch0_remove_unused_sigs_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fifo" HWVERSION="1.1" INSTANCE="dsp_ch1_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch1_pdti" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fir/bcast" HWVERSION="1.1" INSTANCE="dsp_ch1_fir_bcast" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_bcast_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fifo" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch1_fifo_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_bcast_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_bcast_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fir/map_data" HWVERSION="1.1" INSTANCE="dsp_ch1_fir_map_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:32],2'b0,tuser[29:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_map_data_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_bcast_M00_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_map_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fir/map_fsel" HWVERSION="1.1" INSTANCE="dsp_ch1_fir_map_fsel" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="6'b0,tuser[31:30]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_map_cfg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_config_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_config_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="s_axis_config_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_bcast_M01_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_map_fsel_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fir/pulse_fir" HWVERSION="7.2" INSTANCE="dsp_ch1_fir_pulse_fir" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="user_block2_pulse_fir_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="user_block2_pulse_fir_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="384"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="0"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="48"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="48"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="48"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="4"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="59"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_pulse_fir_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="4"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="true"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Quantize_Only"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="24"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="22"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Non_Symmetric"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="48"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="128"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="4"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="true"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_map_fsel" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_reload_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_reload_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_s_reload_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_s_reload_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_1_M_AXIS" NAME="S_AXIS_RELOAD" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_reload_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_reload_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_reload_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_reload_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_map_data_M_AXIS" NAME="S_AXIS_DATA" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_pulse_fir_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_map_fsel_M_AXIS" NAME="S_AXIS_CONFIG" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/fir/trim_data" HWVERSION="1.1" INSTANCE="dsp_ch1_fir_trim_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="6"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[39:24],tdata[15:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="m_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_pulse_fir" PORT="m_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="i_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="i_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="i_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="i_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_pulse_fir_M_AXIS_DATA" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_trim_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/metadata_injector" HWVERSION="1.0" INSTANCE="dsp_ch1_metadata_injector" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hcr_metadata_injector" VLNV="NCAR:EOL:hcr_metadata_injector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_hcr_metadata_injector_0_1"/>
        <PARAMETER NAME="clk_period" VALUE="4.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="dsp_ch1_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_one" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="i_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_fir_trim_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TLAST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="i_data_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="o_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TID" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_remove_unused_sigs" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="823" NAME="pulse_metadata_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_0" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_1" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="flags" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_status_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="status_flags"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_fir_trim_data_M_AXIS" NAME="i_data" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="i_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="i_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="i_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="i_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="i_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="i_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="i_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="i_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="i_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_metadata_injector_o_data" NAME="o_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="o_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="o_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="o_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="o_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="o_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="o_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="o_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="o_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="o_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch1_V" NAME="pulse_metadata_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/one" HWVERSION="1.1" INSTANCE="dsp_ch1_one" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_one_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch1/remove_unused_sigs" HWVERSION="1.1" INSTANCE="dsp_ch1_remove_unused_sigs" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000010"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch1_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="o_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="sparse_tkeep_removed" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch1_metadata_injector_o_data" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch1_remove_unused_sigs_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fifo" HWVERSION="1.1" INSTANCE="dsp_ch2_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_fifo_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_adc_ch2_pdti" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fir/bcast" HWVERSION="1.1" INSTANCE="dsp_ch2_fir_bcast" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_bcast_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fifo_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fifo" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch2_fifo_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_bcast_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_bcast_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fir/map_data" HWVERSION="1.1" INSTANCE="dsp_ch2_fir_map_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:32],2'b0,tuser[29:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_map_data_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_bcast_M00_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_map_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fir/map_fsel" HWVERSION="1.1" INSTANCE="dsp_ch2_fir_map_fsel" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="6'b0,tuser[31:30]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_map_cfg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_bcast_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_bcast" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_config_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_config_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="s_axis_config_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_bcast_M01_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_map_fsel_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fir/pulse_fir" HWVERSION="7.2" INSTANCE="dsp_ch2_fir_pulse_fir" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="user_block2_pulse_fir_0_1"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="user_block2_pulse_fir_0_1.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="384"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="0"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="48"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="48"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24,24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="46,46"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="48"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="4"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="59"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="2"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_pulse_fir_0_1"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="4"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="true"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Quantize_Only"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="24"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="22"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Non_Symmetric"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="48"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="User_Field"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="128"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="4"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="true"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_map_fsel_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_map_fsel" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tvalid" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_reload_tready" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_reload_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_reload_tdata" RIGHT="0" SIGIS="undef" SIGNAME="controller_validate_kludge_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_validate_kludge_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_s_reload_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_s_reload_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="controller_validate_kludge_2_M_AXIS" NAME="S_AXIS_RELOAD" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_reload_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_reload_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_reload_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_reload_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_map_data_M_AXIS" NAME="S_AXIS_DATA" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_pulse_fir_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_map_fsel_M_AXIS" NAME="S_AXIS_CONFIG" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/fir/trim_data" HWVERSION="1.1" INSTANCE="dsp_ch2_fir_trim_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="6"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[39:24],tdata[15:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="m_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_pulse_fir_m_axis_data_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_pulse_fir" PORT="m_axis_data_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="i_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="i_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="i_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="i_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_pulse_fir_M_AXIS_DATA" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_trim_data_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/metadata_injector" HWVERSION="1.0" INSTANCE="dsp_ch2_metadata_injector" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hcr_metadata_injector" VLNV="NCAR:EOL:hcr_metadata_injector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_hcr_metadata_injector_0_2"/>
        <PARAMETER NAME="clk_period" VALUE="4.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="dsp_ch2_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_one" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="i_data_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="i_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_fir_trim_data_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_fir_trim_data" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_data_TLAST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="i_data_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_data_TVALID" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_data_TREADY" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_data_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="o_data_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_data_TID" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_remove_unused_sigs" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pulse_metadata_V_TVALID" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch2_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse_metadata_V_TREADY" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch2_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="823" NAME="pulse_metadata_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="controller_hcr_controller_0_pulse_metadata_ch2_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_hcr_controller_0" PORT="pulse_metadata_ch2_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_0" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pos_enc_1" RIGHT="0" SIGIS="data" SIGNAME="position_encoder_0_pos_enc_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="position_encoder_0" PORT="pos_enc_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="flags" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_status_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="status_flags"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_fir_trim_data_M_AXIS" NAME="i_data" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="i_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="i_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="i_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="i_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="i_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="i_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="i_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="i_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="i_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_metadata_injector_o_data" NAME="o_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="11111111"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="o_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="o_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="o_data_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="o_data_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="o_data_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="o_data_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="o_data_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="o_data_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="o_data_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="controller_hcr_controller_0_pulse_metadata_ch2_V" NAME="pulse_metadata_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="SIGNAL_SET" VALUE="00000011"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="103"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 813} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_def {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value def} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_prt {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value prt} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_num_pulses {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_pulses} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_post_time {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_post_time} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 96} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_control_flags {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value control_flags} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch0 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch0} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 160} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch1 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch1} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_filter_select_ch2 {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value filter_select_ch2} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 224} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_timer_offset {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_offset} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_timer_width {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value timer_width} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} field_sequence_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sequence_index} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 768} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_num_samples {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value num_samples} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 776} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_first_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 808}}} field_last_pulse_in_block {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_block} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 809}}} field_first_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value first_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 810}}} field_last_pulse_in_xfer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value last_pulse_in_xfer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 811}}} field_terminate {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value terminate} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 812}}}}}} TDATA_WIDTH 824}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pulse_metadata_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="pulse_metadata_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pulse_metadata_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/one" HWVERSION="1.1" INSTANCE="dsp_ch2_one" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_one_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dsp_ch2/remove_unused_sigs" HWVERSION="1.1" INSTANCE="dsp_ch2_remove_unused_sigs" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010000010"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[127:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_axis_subset_converter_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dsp_ch2_metadata_injector_o_data_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="o_data_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="sparse_tkeep_removed" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dsp_ch2_metadata_injector_o_data" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 128}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dsp_ch2_remove_unused_sigs_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="user_block2_s_axis_adc_pdti_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/irq_placeholder" HWVERSION="1.1" INSTANCE="irq_placeholder" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_irq_placeholder_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="irq_placeholder_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="user2_irq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/position_encoder_0" HWVERSION="1.0" INSTANCE="position_encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="position_encoder" VLNV="eol:module_ref:position_encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="user_block2_position_encoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_adc_pdti_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_adc_pdti_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="csr_px_vctr2scalar_0_output_scalar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_px_vctr2scalar_0" PORT="output_scalar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ctl_reg" RIGHT="0" SIGIS="undef" SIGNAME="csr_general_purpose_reg_0_ctl2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="csr_general_purpose_reg_0" PORT="ctl2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROT_A" SIGIS="undef" SIGNAME="External_Ports_ROT_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ROT_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROT_B" SIGIS="undef" SIGNAME="External_Ports_ROT_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ROT_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TILT_A" SIGIS="undef" SIGNAME="External_Ports_TILT_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TILT_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TILT_B" SIGIS="undef" SIGNAME="External_Ports_TILT_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TILT_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AZ_MOSI" SIGIS="undef" SIGNAME="External_Ports_AZ_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AZ_MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AZ_SCK" SIGIS="undef" SIGNAME="External_Ports_AZ_SCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AZ_SCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AZ_SSEL" SIGIS="undef" SIGNAME="External_Ports_AZ_SSEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AZ_SSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EL_MOSI" SIGIS="undef" SIGNAME="External_Ports_EL_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EL_MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EL_SCK" SIGIS="undef" SIGNAME="External_Ports_EL_SCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EL_SCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EL_SSEL" SIGIS="undef" SIGNAME="External_Ports_EL_SSEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EL_SSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pos_enc_0" RIGHT="0" SIGIS="undef" SIGNAME="position_encoder_0_pos_enc_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="pos_enc_0"/>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="pos_enc_0"/>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="pos_enc_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pos_enc_1" RIGHT="0" SIGIS="undef" SIGNAME="position_encoder_0_pos_enc_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_ch0_metadata_injector" PORT="pos_enc_1"/>
            <CONNECTION INSTANCE="dsp_ch2_metadata_injector" PORT="pos_enc_1"/>
            <CONNECTION INSTANCE="dsp_ch1_metadata_injector" PORT="pos_enc_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
