

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2'
================================================================
* Date:           Mon Aug 29 12:25:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1636_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_0511_21060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0_0_0_21063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5 = alloca i32 1"   --->   Operation 11 'alloca' 'pixbuf_y_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_10 = alloca i32 1"   --->   Operation 12 'alloca' 'pixbuf_y_val_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01020 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_01020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01024 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_7 = alloca i32 1"   --->   Operation 15 'alloca' 'pixbuf_y_val_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_8 = alloca i32 1"   --->   Operation 16 'alloca' 'pixbuf_y_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_9 = alloca i32 1"   --->   Operation 17 'alloca' 'pixbuf_y_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 18 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%WidthOut_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthOut_load"   --->   Operation 19 'read' 'WidthOut_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln1632_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln1632"   --->   Operation 20 'read' 'select_ln1632_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv263_cast_cast_cast_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv263_cast_cast_cast_cast"   --->   Operation 21 'read' 'conv263_cast_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loopWidth_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %loopWidth"   --->   Operation 22 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 23 'read' 'p_0_0_0_0_05191015_lcssa1040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01017_lcssa1043"   --->   Operation 24 'read' 'p_0_1_0_0_01017_lcssa1043_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01021_lcssa1046"   --->   Operation 25 'read' 'p_0_1_0_0_01021_lcssa1046_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0511_21058_lcssa1084"   --->   Operation 26 'read' 'p_0_0_0_0_0511_21058_lcssa1084_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_21061_lcssa1087"   --->   Operation 27 'read' 'p_0_0_0_0_0_21061_lcssa1087_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V"   --->   Operation 28 'read' 'pixbuf_y_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_2"   --->   Operation 29 'read' 'pixbuf_y_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_3"   --->   Operation 30 'read' 'pixbuf_y_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_4"   --->   Operation 31 'read' 'pixbuf_y_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln1632_cast = zext i2 %select_ln1632_read"   --->   Operation 32 'zext' 'select_ln1632_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.98ns)   --->   "%conv263_cast_cast_cast_cast_cast_cast = select i1 %conv263_cast_cast_cast_cast_read, i32 3, i32 0"   --->   Operation 33 'select' 'conv263_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_422, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_4_read, i8 %pixbuf_y_val_V_9"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_3_read, i8 %pixbuf_y_val_V_8"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_2_read, i8 %pixbuf_y_val_V_7"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_01021_lcssa1046_read, i8 %p_0_1_0_0_01024"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_01017_lcssa1043_read, i8 %p_0_1_0_0_01020"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_05191015_lcssa1040_read, i8 %pixbuf_y_val_V_10"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_21061_lcssa1087_read, i8 %p_0_0_0_0_0_21063"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0511_21058_lcssa1084_read, i8 %p_0_0_0_0_0511_21060"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %x"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_3 = load i15 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 47 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1636 = zext i15 %x_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 48 'zext' 'zext_ln1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.31ns)   --->   "%icmp_ln1636 = icmp_eq  i15 %x_3, i15 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 49 'icmp' 'icmp_ln1636' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.94ns)   --->   "%x_4 = add i15 %x_3, i15 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 50 'add' 'x_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1636 = br i1 %icmp_ln1636, void %for.body37.split, void %for.inc453.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 51 'br' 'br_ln1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln1639 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1639]   --->   Operation 52 'specpipeline' 'specpipeline_ln1639' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610]   --->   Operation 53 'specloopname' 'specloopname_ln1610' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%out_x = sub i16 %zext_ln1636, i16 %select_ln1632_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1641]   --->   Operation 54 'sub' 'out_x' <Predicate = (!icmp_ln1636)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%odd_col = trunc i16 %out_x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598]   --->   Operation 55 'trunc' 'odd_col' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln1643 = icmp_ult  i16 %zext_ln1636, i16 %WidthOut_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643]   --->   Operation 56 'icmp' 'icmp_ln1643' <Predicate = (!icmp_ln1636)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1643 = br i1 %icmp_ln1643, void %for.body144_ifconv, void %for.body50" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643]   --->   Operation 57 'br' 'br_ln1643' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.31ns)   --->   "%cmp148 = icmp_eq  i15 %x_3, i15 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 58 'icmp' 'cmp148' <Predicate = (!icmp_ln1636)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_x, i32 15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783]   --->   Operation 59 'bitselect' 'tmp' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1783 = br i1 %tmp, void %if.then445, void %for.inc450" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783]   --->   Operation 60 'br' 'br_ln1783' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1785 = br i1 %p_read_2, void %if.else447, void %if.then446" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1785]   --->   Operation 61 'br' 'br_ln1785' <Predicate = (!icmp_ln1636 & !tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1789 = br void %for.inc450" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1789]   --->   Operation 62 'br' 'br_ln1789' <Predicate = (!icmp_ln1636 & !tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln1636 = store i15 %x_4, i15 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 63 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 64 [1/1] (2.05ns)   --->   "%stream_scaled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_scaled" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'stream_scaled_read' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %stream_scaled_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_01024" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 68 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01020" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 69 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1651 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 70 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_2_0_0_01014_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 71 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01012_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 72 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln1651 = store i8 %trunc_ln145, i8 %p_0_0_0_0_05191010_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 73 'store' 'store_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1651 = br void %for.body144_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651]   --->   Operation 74 'br' 'br_ln1651' <Predicate = (!icmp_ln1636 & icmp_ln1643)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_11 = load i8 %pixbuf_y_val_V_7"   --->   Operation 75 'load' 'pixbuf_y_val_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_12 = load i8 %pixbuf_y_val_V_8"   --->   Operation 76 'load' 'pixbuf_y_val_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_13 = load i8 %pixbuf_y_val_V_9"   --->   Operation 77 'load' 'pixbuf_y_val_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_out3_load = load i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 79 'load' 'p_out3_load' <Predicate = (!icmp_ln1636 & !cmp148 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_out2_load = load i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 80 'load' 'p_out2_load' <Predicate = (!icmp_ln1636 & !cmp148 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_out1_load = load i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 81 'load' 'p_out1_load' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_out_load = load i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 82 'load' 'p_out_load' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_load_1 = load i8 %p_0_0_0_0_0511_21060" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 83 'load' 'p_0_0_0_0_0511_21060_load_1' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_load_1 = load i8 %p_0_0_0_0_0_21063" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 84 'load' 'p_0_0_0_0_0_21063_load_1' <Predicate = (!icmp_ln1636 & !cmp148)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_14 = load i8 %pixbuf_y_val_V_10"   --->   Operation 85 'load' 'pixbuf_y_val_V_14' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01020_load = load i8 %p_0_1_0_0_01020" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 86 'load' 'p_0_1_0_0_01020_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01024_load = load i8 %p_0_1_0_0_01024" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 87 'load' 'p_0_1_0_0_01024_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.24ns)   --->   "%rhs_V_2 = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063_load_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 88 'select' 'rhs_V_2' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.24ns)   --->   "%rhs_3 = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060_load_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 89 'select' 'rhs_3' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.24ns)   --->   "%lhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out2_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 90 'select' 'lhs_V' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.24ns)   --->   "%rhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 91 'select' 'rhs_V' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.24ns)   --->   "%lhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out3_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 92 'select' 'lhs' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.24ns)   --->   "%rhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out1_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722]   --->   Operation 93 'select' 'rhs' <Predicate = (!icmp_ln1636)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1541_2 = zext i8 %rhs_3"   --->   Operation 94 'zext' 'zext_ln1541_2' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.91ns)   --->   "%ret_V_2 = add i9 %zext_ln1541_2, i9 2"   --->   Operation 95 'add' 'ret_V_2' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1541_6 = zext i8 %rhs_V_2"   --->   Operation 96 'zext' 'zext_ln1541_6' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.91ns)   --->   "%ret_V_4 = add i9 %zext_ln1541_6, i9 2"   --->   Operation 97 'add' 'ret_V_4' <Predicate = (!icmp_ln1636 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191010_out_load = load i8 %p_0_0_0_0_05191010_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'load' 'p_0_0_0_0_05191010_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01012_out_load = load i8 %p_0_1_0_0_01012_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'p_0_1_0_0_01012_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01014_out_load = load i8 %p_0_2_0_0_01014_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'p_0_2_0_0_01014_out_load' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_01014_out_load, i8 %p_0_1_0_0_01012_out_load, i8 %p_0_0_0_0_05191010_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1786 = br void %if.end448" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1786]   --->   Operation 103 'br' 'br_ln1786' <Predicate = (!icmp_ln1636 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load = load i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 104 'load' 'pixbuf_y_val_V_5_load' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_5_load, i8 %pixbuf_y_val_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 105 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 106 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 107 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_14, i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 108 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 109 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln1636 = store i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 110 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 1.58>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_V_2, i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 111 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_3, i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 112 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs_V, i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 113 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %rhs, i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 114 'store' 'store_ln1636' <Predicate = (!icmp_ln1636)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6_out_load = load i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1742]   --->   Operation 115 'load' 'pixbuf_y_val_V_6_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %pixbuf_y_val_V_6_out_load, i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_13, i32 %conv263_cast_cast_cast_cast_cast_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1742]   --->   Operation 116 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs, i1 0"   --->   Operation 117 'bitconcatenate' 'ret_V' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i8 %lhs"   --->   Operation 118 'zext' 'zext_ln1541' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i9 %ret_V"   --->   Operation 119 'zext' 'zext_ln1541_1' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1541_3 = zext i9 %ret_V_2"   --->   Operation 120 'zext' 'zext_ln1541_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_2 = add i10 %zext_ln1541_3, i10 %zext_ln1541"   --->   Operation 121 'add' 'add_ln1541_2' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_1 = add i10 %add_ln1541_2, i10 %zext_ln1541_1"   --->   Operation 122 'add' 'add_ln1541_1' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_1, i32 2, i32 9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1603]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs_V, i1 0"   --->   Operation 124 'bitconcatenate' 'ret_V_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1541_4 = zext i8 %lhs_V"   --->   Operation 125 'zext' 'zext_ln1541_4' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1541_5 = zext i9 %ret_V_3"   --->   Operation 126 'zext' 'zext_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1541_7 = zext i9 %ret_V_4"   --->   Operation 127 'zext' 'zext_ln1541_7' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_5 = add i10 %zext_ln1541_7, i10 %zext_ln1541_4"   --->   Operation 128 'add' 'add_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_4 = add i10 %add_ln1541_5, i10 %zext_ln1541_5"   --->   Operation 129 'add' 'add_ln1541_4' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%filt_res1_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_4, i32 2, i32 9"   --->   Operation 130 'partselect' 'filt_res1_4' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1636 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 131 'store' 'store_ln1636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_load = load i8 %p_0_0_0_0_0511_21060"   --->   Operation 143 'load' 'p_0_0_0_0_0511_21060_load' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_load = load i8 %p_0_0_0_0_0_21063"   --->   Operation 144 'load' 'p_0_0_0_0_0_21063_load' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load_1 = load i8 %pixbuf_y_val_V_5"   --->   Operation 145 'load' 'pixbuf_y_val_V_5_load_1' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_9_out"   --->   Operation 146 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_8_out"   --->   Operation 147 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_7_out"   --->   Operation 148 'store' 'store_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_val_V_5_out, i8 %pixbuf_y_val_V_5_load_1"   --->   Operation 149 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0_21063_out, i8 %p_0_0_0_0_0_21063_load"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0511_21060_out, i8 %p_0_0_0_0_0511_21060_load"   --->   Operation 151 'write' 'write_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln1636)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%filt_res1_1_out_load = load i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 132 'load' 'filt_res1_1_out_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %filt_res1_4"   --->   Operation 133 'zext' 'zext_ln587' <Predicate = (!odd_col)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.48ns)   --->   "%filt_res1 = select i1 %odd_col, i64 %filt_res1_1_out_load, i64 %zext_ln587" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598]   --->   Operation 134 'select' 'filt_res1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1636 = trunc i64 %filt_res1_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 135 'trunc' 'trunc_ln1636' <Predicate = (odd_col)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.24ns)   --->   "%select_ln1757 = select i1 %odd_col, i8 %trunc_ln1636, i8 %trunc_ln2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1757]   --->   Operation 136 'select' 'select_ln1757' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln1757, i8 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'bitconcatenate' 'tmp_1' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'zext' 'zext_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end448"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln1636 = store i64 %filt_res1, i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 141 'store' 'store_ln1636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln1636 = br void %for.body37" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 142 'br' 'br_ln1636' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('x') [32]  (0 ns)
	'load' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636) on local variable 'x' [72]  (0 ns)
	'add' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636) [79]  (1.94 ns)
	'store' operation ('store_ln1636', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636) of variable 'x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636 on local variable 'x' [174]  (1.59 ns)
	blocking operation 0.375 ns on control path)

 <State 2>: 3.64ns
The critical path consists of the following:
	fifo read operation ('stream_scaled_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'stream_scaled' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [89]  (2.05 ns)
	'store' operation ('store_ln1651', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1651) of variable 'trunc_ln145_2', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on local variable 'p_0_1_0_0_01024' [93]  (1.59 ns)

 <State 3>: 3.16ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_0511_21060_load_1', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722) on local variable 'p_0_0_0_0_0511_21060' [106]  (0 ns)
	'select' operation ('rhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722) [114]  (1.25 ns)
	'add' operation ('ret_V_2') [124]  (1.92 ns)

 <State 4>: 3.73ns
The critical path consists of the following:
	'add' operation ('add_ln1541_1') [127]  (3.73 ns)

 <State 5>: 3.3ns
The critical path consists of the following:
	'load' operation ('filt_res1_1_out_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636) on local variable 'filt_res1_1_out' [101]  (0 ns)
	'select' operation ('select_ln1757', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1757) [141]  (1.25 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'stream_out_422' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [149]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
