# VHDL_FullAdder

![fulladder](https://user-images.githubusercontent.com/35507610/46860667-c2a88e80-ce1d-11e8-9102-ae4b80d040f7.png)

VHDL structural implementation of Full Adder, Xilinx project
