<dec f='llvm/build/lib/Target/RISCV/RISCVGenInstrInfo.inc' l='284' type='269'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430218' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430218' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430224' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430224' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='228' u='r' c='_ZN4llvm30LowerRISCVMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERKNS_10AsmPrinterE'/>
