{
  "module_name": "nv05.c",
  "hash_id": "807561848701eadb939a2013920df9d83b636190263a627acf9432eb353045bb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/nv05.c",
  "human_readable_source": " \n#include \"nv04.h\"\n#include \"fbmem.h\"\n\n#include <subdev/bios.h>\n#include <subdev/bios/bmp.h>\n#include <subdev/bios/init.h>\n#include <subdev/vga.h>\n\nstatic void\nnv05_devinit_meminit(struct nvkm_devinit *init)\n{\n\tstatic const u8 default_config_tab[][2] = {\n\t\t{ 0x24, 0x00 },\n\t\t{ 0x28, 0x00 },\n\t\t{ 0x24, 0x01 },\n\t\t{ 0x1f, 0x00 },\n\t\t{ 0x0f, 0x00 },\n\t\t{ 0x17, 0x00 },\n\t\t{ 0x06, 0x00 },\n\t\t{ 0x00, 0x00 }\n\t};\n\tstruct nvkm_subdev *subdev = &init->subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tstruct nvkm_bios *bios = device->bios;\n\tstruct io_mapping *fb;\n\tu32 patt = 0xdeadbeef;\n\tu16 data;\n\tu8 strap, ramcfg[2];\n\tint i, v;\n\n\t \n\tfb = fbmem_init(device);\n\tif (!fb) {\n\t\tnvkm_error(subdev, \"failed to map fb\\n\");\n\t\treturn;\n\t}\n\n\tstrap = (nvkm_rd32(device, 0x101000) & 0x0000003c) >> 2;\n\tif ((data = bmp_mem_init_table(bios))) {\n\t\tramcfg[0] = nvbios_rd08(bios, data + 2 * strap + 0);\n\t\tramcfg[1] = nvbios_rd08(bios, data + 2 * strap + 1);\n\t} else {\n\t\tramcfg[0] = default_config_tab[strap][0];\n\t\tramcfg[1] = default_config_tab[strap][1];\n\t}\n\n\t \n\tnvkm_wrvgas(device, 0, 1, nvkm_rdvgas(device, 0, 1) | 0x20);\n\n\tif (nvkm_rd32(device, NV04_PFB_BOOT_0) & NV04_PFB_BOOT_0_UMA_ENABLE)\n\t\tgoto out;\n\n\tnvkm_mask(device, NV04_PFB_DEBUG_0, NV04_PFB_DEBUG_0_REFRESH_OFF, 0);\n\n\t \n\tif (data) {\n\t\tfor (i = 0, data += 0x10; i < 8; i++, data += 4) {\n\t\t\tu32 scramble = nvbios_rd32(bios, data);\n\t\t\tnvkm_wr32(device, NV04_PFB_SCRAMBLE(i), scramble);\n\t\t}\n\t}\n\n\t \n\tnvkm_mask(device, NV04_PFB_BOOT_0, 0x3f, ramcfg[0]);\n\n\tif (ramcfg[1] & 0x80)\n\t\tnvkm_mask(device, NV04_PFB_CFG0, 0, NV04_PFB_CFG0_SCRAMBLE);\n\n\tnvkm_mask(device, NV04_PFB_CFG1, 0x700001, (ramcfg[1] & 1) << 20);\n\tnvkm_mask(device, NV04_PFB_CFG1, 0, 1);\n\n\t \n\tfor (i = 0; i < 4; i++)\n\t\tfbmem_poke(fb, 4 * i, patt);\n\n\tif (fbmem_peek(fb, 0xc) != patt)\n\t\tnvkm_mask(device, NV04_PFB_BOOT_0,\n\t\t\t  NV04_PFB_BOOT_0_RAM_WIDTH_128, 0);\n\n\t \n\tv = nvkm_rd32(device, NV04_PFB_BOOT_0) & NV04_PFB_BOOT_0_RAM_AMOUNT;\n\n\tif (v == NV04_PFB_BOOT_0_RAM_AMOUNT_32MB &&\n\t    (!fbmem_readback(fb, 0x1000000, ++patt) ||\n\t     !fbmem_readback(fb, 0, ++patt)))\n\t\tnvkm_mask(device, NV04_PFB_BOOT_0, NV04_PFB_BOOT_0_RAM_AMOUNT,\n\t\t\t  NV04_PFB_BOOT_0_RAM_AMOUNT_16MB);\n\n\tif (v == NV04_PFB_BOOT_0_RAM_AMOUNT_16MB &&\n\t    !fbmem_readback(fb, 0x800000, ++patt))\n\t\tnvkm_mask(device, NV04_PFB_BOOT_0, NV04_PFB_BOOT_0_RAM_AMOUNT,\n\t\t\t  NV04_PFB_BOOT_0_RAM_AMOUNT_8MB);\n\n\tif (!fbmem_readback(fb, 0x400000, ++patt))\n\t\tnvkm_mask(device, NV04_PFB_BOOT_0, NV04_PFB_BOOT_0_RAM_AMOUNT,\n\t\t\t  NV04_PFB_BOOT_0_RAM_AMOUNT_4MB);\n\nout:\n\t \n\tnvkm_wrvgas(device, 0, 1, nvkm_rdvgas(device, 0, 1) & ~0x20);\n\tfbmem_fini(fb);\n}\n\nstatic const struct nvkm_devinit_func\nnv05_devinit = {\n\t.dtor = nv04_devinit_dtor,\n\t.preinit = nv04_devinit_preinit,\n\t.post = nv04_devinit_post,\n\t.meminit = nv05_devinit_meminit,\n\t.pll_set = nv04_devinit_pll_set,\n};\n\nint\nnv05_devinit_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t\t struct nvkm_devinit **pinit)\n{\n\treturn nv04_devinit_new_(&nv05_devinit, device, type, inst, pinit);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}