============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:48:51 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5991/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------

