<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FPGA学习（五） | 侯同学</title><meta name="keywords" content="FPGA"><meta name="author" content="侯同学"><meta name="copyright" content="侯同学"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="DDS基础设计">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA学习（五）">
<meta property="og:url" content="http://houshixiong.github.io/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/index.html">
<meta property="og:site_name" content="侯同学">
<meta property="og:description" content="DDS基础设计">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://houshixiong.github.io/img/FPGA.jpg">
<meta property="article:published_time" content="2022-10-28T03:07:16.000Z">
<meta property="article:modified_time" content="2022-11-04T01:32:29.113Z">
<meta property="article:author" content="侯同学">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://houshixiong.github.io/img/FPGA.jpg"><link rel="shortcut icon" href="/./img/%E6%A0%91%E6%A1%A9.png"><link rel="canonical" href="http://houshixiong.github.io/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":"fales","highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA学习（五）',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2022-11-04 09:32:29'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/hututu.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">11</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/FPGA.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">侯同学</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA学习（五）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="fa-fw post-meta-icon far fa-calendar-alt"></i><span class="post-meta-label">发表于</span><time datetime="2022-10-28T03:07:16.000Z" title="发表于 2022-10-28 11:07:16">2022-10-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%88%91%E4%BB%AC%E9%83%BD%E6%9C%89%E5%85%89%E6%98%8E%E7%9A%84%E6%9C%AA%E6%9D%A5/">我们都有光明的未来</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA学习（五）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="DDS初识"><a href="#DDS初识" class="headerlink" title="DDS初识"></a>DDS初识</h1><p>DDS（Direct Digital Synthesizer）直接数字式频率合成器，与传统的频率合成技术相比，DDS具有低成本，低功耗，高分辨率和快速转换时间等优点，广泛应用于电信与电子仪器领域，是实现设备全数字化的一个关键技术。</p>
<h2 id="DDS基本组成"><a href="#DDS基本组成" class="headerlink" title="DDS基本组成"></a>DDS基本组成</h2><p>其基本结构由<strong>相位累加器</strong>、<strong>相位调制器</strong>、<strong>波形数据表 ROM<em>、</em>D&#x2F;A 转换器</strong>组成。</p>
<p><img src="https://pic2.zhimg.com/v2-3580f38e97badc380f291e91afd9a3c0_1440w.jpg?source=172ae18b" alt="结构图"></p>
<h2 id="DDS优点"><a href="#DDS优点" class="headerlink" title="DDS优点"></a>DDS优点</h2><ul>
<li>频率分辨率高，输出频点多，可达2的N次方个频点（N为相位累加器位数）</li>
<li>频率切换速度块，DDS是一个开环系统，无任何反馈环节，因此频率转换时间极短，可达ns量级</li>
<li>频率切换时相位连续</li>
<li>输出相位噪声低，对参考频率源的相位噪声有改善作用</li>
<li>可以产生任意波形，全数字化实现，便于集成，体积小，重量轻</li>
</ul>
<h1 id="DDS如何在FPGA中实现"><a href="#DDS如何在FPGA中实现" class="headerlink" title="DDS如何在FPGA中实现"></a>DDS如何在FPGA中实现</h1><p>FPGA通过一定数量的引脚，将给定逻辑的高低电平输出，其电平的相加之和就可以成为一个<strong>假模拟</strong>信号（每个电平之间存在最小逻辑电平的差值，是不平滑的，因此需要通过高速D&#x2F;A转化器和低通滤波器后才能得到可用的模拟信号。）</p>
<p><img src="https://img-blog.csdnimg.cn/2ca6e848734d4f7880aebc74df3eeaf7.png" alt="数字化波形显示"></p>
<p>根据上面DDS的原理，FPGA需要做的其实只是将确定逻辑的高低电平以一定的频率进行输出即可。我们需要的只是一个<strong>存储这些高低信号的模块</strong>，以及<strong>确定读取他们的频率</strong>。</p>
<h2 id="如何存储电平信息"><a href="#如何存储电平信息" class="headerlink" title="如何存储电平信息"></a>如何存储电平信息</h2><p>ROM是FPGA中常用的存储模块。ROM即read only memory，是只读的存储模块。FPGA中有一个名为ROM的IP核，调用它可以直接例化一个ROM模块。我们需要通过Matlab或者其他工具对我们期望输出的模拟信号进行数字化，生成一串数字数组（以mif为后缀），将他们放入ROM中即可。</p>
<p>关于比较简单ROM在此不展开，只需注意<strong>宽度</strong>，<strong>深度</strong>，<strong>地址宽度</strong>。</p>
<h2 id="如何读取电平信息"><a href="#如何读取电平信息" class="headerlink" title="如何读取电平信息"></a>如何读取电平信息</h2><p>在FPGA中读取ROM时，是输入一个<strong>地址</strong>，以及<strong>读取的时钟</strong>，他给我们的即是对应地址下面存储的数据，我们需要严格把控的是模拟信号输出的频率。</p>
<h1 id="Verilog实现"><a href="#Verilog实现" class="headerlink" title="Verilog实现"></a>Verilog实现</h1><p>DDS.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DDS(</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Fword,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">10</span>:<span class="number">0</span>] Pword,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] DA_data,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] trij_DA_data</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] r_Fword;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>] r_Pword;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Fcnt;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">10</span>:<span class="number">0</span>] adder;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">    r_Fword &lt;= <span class="number">0</span>;</span><br><span class="line">    r_Pword &lt;= <span class="number">0</span>;     </span><br><span class="line">    <span class="keyword">end</span>     </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    r_Fword &lt;= Fword;</span><br><span class="line">    r_Pword &lt;= Pword;     </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>        </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        Fcnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        Fcnt &lt;= Fcnt + r_Fword;</span><br><span class="line"><span class="keyword">end</span>       </span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line"><span class="keyword">assign</span>   adder = Fcnt[<span class="number">31</span>:<span class="number">21</span>] + r_Pword;      </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">rom rom(</span><br><span class="line">	<span class="variable">.address</span>  (adder)   ,</span><br><span class="line">	<span class="variable">.clock</span>    (sys_clk) ,</span><br><span class="line">	<span class="variable">.q</span>        (DA_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">trij trij(</span><br><span class="line">	<span class="variable">.address</span> (adder)  ,</span><br><span class="line">	<span class="variable">.clock</span>   (sys_clk) ,</span><br><span class="line">	<span class="variable">.q</span>       (trij_DA_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<p>Testbench</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_DDS();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> sys_clk       ;</span><br><span class="line"><span class="keyword">reg</span> rst_n         ;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Fword  ;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>] Pword  ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">9</span>:<span class="number">0</span>] DA_data;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst_n = <span class="number">0</span>;</span><br><span class="line">    Fword = <span class="number">1000</span>;</span><br><span class="line">    Pword = <span class="number">256</span>;</span><br><span class="line">    #<span class="number">210</span>;</span><br><span class="line">    rst_n &lt;= <span class="number">1</span>;</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> sys_clk =<span class="number">1</span>;</span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> sys_clk=!sys_clk;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">DDS DDS_inst(</span><br><span class="line"></span><br><span class="line">    <span class="variable">.sys_clk</span>  (sys_clk)  ,</span><br><span class="line">    <span class="variable">.rst_n</span>    (rst_n)  ,</span><br><span class="line">    <span class="variable">.Fword</span>    (Fword)  ,</span><br><span class="line">    <span class="variable">.Pword</span>    (Pword)  ,</span><br><span class="line">    <span class="variable">.DA_data</span>  (DA_data),</span><br><span class="line">    <span class="variable">.trij_DA_data</span>  (trij_DA_data)   </span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>



<h1 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h1><p>通过改变频率控制字的大小，可以改变相位累加器的累加速度，间接控制ROM读取速度，从而控制输出波形频率；</p>
<p>通过改变相位控制字的大小，可以改变相位调制器，间接控制ROM读取的初值，从而控制输出波形的初值；</p>
<h1 id="宇宙无敌坑"><a href="#宇宙无敌坑" class="headerlink" title="宇宙无敌坑"></a>宇宙无敌坑</h1><p><strong>modelsim仿真输出无波形，而地址循环增长，说明mif文件在调用ROM的路径存在问题，相对路径必须改为绝对路径。</strong><br>这东西搞了几天才找到解决方案，不愧是你，英特尔。</p>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/./img/FPGA.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/"><img class="prev-cover" src="/./img/FPGA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA学习（六）</div></div></a></div><div class="next-post pull-right"><a href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/"><img class="next-cover" src="/./img/XiaoFeng.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">暮秋有怀</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/10/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%80%EF%BC%89/" title="FPGA学习（一）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-11</div><div class="title">FPGA学习（一）</div></div></a></div><div><a href="/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/" title="FPGA学习（二）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-13</div><div class="title">FPGA学习（二）</div></div></a></div><div><a href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-20</div><div class="title">FPGA学习（四）</div></div></a></div><div><a href="/2022/10/19/UART/" title="FPGA学习（三）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-19</div><div class="title">FPGA学习（三）</div></div></a></div><div><a href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-11-04</div><div class="title">FPGA学习（六）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/hututu.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">侯同学</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">11</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HouShiXiong"><i class="fab fa-github"></i><span>关注我</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HouShiXiong" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:3197141986@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#DDS%E5%88%9D%E8%AF%86"><span class="toc-number">1.</span> <span class="toc-text">DDS初识</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#DDS%E5%9F%BA%E6%9C%AC%E7%BB%84%E6%88%90"><span class="toc-number">1.1.</span> <span class="toc-text">DDS基本组成</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DDS%E4%BC%98%E7%82%B9"><span class="toc-number">1.2.</span> <span class="toc-text">DDS优点</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#DDS%E5%A6%82%E4%BD%95%E5%9C%A8FPGA%E4%B8%AD%E5%AE%9E%E7%8E%B0"><span class="toc-number">2.</span> <span class="toc-text">DDS如何在FPGA中实现</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A6%82%E4%BD%95%E5%AD%98%E5%82%A8%E7%94%B5%E5%B9%B3%E4%BF%A1%E6%81%AF"><span class="toc-number">2.1.</span> <span class="toc-text">如何存储电平信息</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A6%82%E4%BD%95%E8%AF%BB%E5%8F%96%E7%94%B5%E5%B9%B3%E4%BF%A1%E6%81%AF"><span class="toc-number">2.2.</span> <span class="toc-text">如何读取电平信息</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog%E5%AE%9E%E7%8E%B0"><span class="toc-number">3.</span> <span class="toc-text">Verilog实现</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">4.</span> <span class="toc-text">总结</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%87%E5%AE%99%E6%97%A0%E6%95%8C%E5%9D%91"><span class="toc-number">5.</span> <span class="toc-text">宇宙无敌坑</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/11/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络"><img src="/./img/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机网络"/></a><div class="content"><a class="title" href="/2022/11/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络">计算机网络</a><time datetime="2022-11-11T12:15:16.000Z" title="发表于 2022-11-11 20:15:16">2022-11-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（六）"/></a><div class="content"><a class="title" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）">FPGA学习（六）</a><time datetime="2022-11-04T11:40:16.000Z" title="发表于 2022-11-04 19:40:16">2022-11-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（五）"/></a><div class="content"><a class="title" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）">FPGA学习（五）</a><time datetime="2022-10-28T03:07:16.000Z" title="发表于 2022-10-28 11:07:16">2022-10-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀"><img src="/./img/XiaoFeng.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="暮秋有怀"/></a><div class="content"><a class="title" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀">暮秋有怀</a><time datetime="2022-10-26T00:30:38.000Z" title="发表于 2022-10-26 08:30:38">2022-10-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己"><img src="/./img/%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="埋藏另一半自己"/></a><div class="content"><a class="title" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己">埋藏另一半自己</a><time datetime="2022-10-22T02:22:38.000Z" title="发表于 2022-10-22 10:22:38">2022-10-22</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/./img/FPGA.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By 侯同学</div><div class="footer_custom_text">浮云游子意,落日古人情</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="富强,民主,文明,和谐,公正,平等,自由,法治,爱国,敬业,诚信,友善" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>