

================================================================
== Vivado HLS Report for 'tri_intersect'
================================================================
* Date:           Sat May 07 03:54:15 2016

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        triangle_intersect
* Solution:       tri_intersect
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      5.52|        0.63|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   90|   90|   91|   91|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     45|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     24|    3314|   4248|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    850|
|Register         |        -|      -|    1256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    4570|   5143|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       4|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U0  |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U1  |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U2  |tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fdiv_32ns_32ns_32_30_U9              |tri_intersect_fdiv_32ns_32ns_32_30              |        0|      0|  1436|  1026|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U3       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U4       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U5       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U6       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U7       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U8       |tri_intersect_fmul_32ns_32ns_32_5_max_dsp       |        0|      3|   151|   325|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |Total                                              |                                                |        0|     24|  3314|  4248|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_26_neg_fu_279_p2  |    xor   |      0|  0|  45|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  45|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  203|         92|    1|         92|
    |ap_sig_ioackin_outs_TREADY  |    1|          2|    1|          2|
    |grp_fu_100_opcode           |    2|          3|    2|          6|
    |grp_fu_100_p0               |   64|          8|   32|        256|
    |grp_fu_100_p1               |   32|          7|   32|        224|
    |grp_fu_104_opcode           |    2|          3|    2|          6|
    |grp_fu_104_p0               |   32|          3|   32|         96|
    |grp_fu_104_p1               |   32|          3|   32|         96|
    |grp_fu_108_p0               |   32|          7|   32|        224|
    |grp_fu_108_p1               |   64|          9|   32|        288|
    |grp_fu_112_p0               |   32|          7|   32|        224|
    |grp_fu_112_p1               |   64|          8|   32|        256|
    |grp_fu_116_p0               |   32|          5|   32|        160|
    |grp_fu_116_p1               |   32|          6|   32|        192|
    |grp_fu_120_p0               |   32|          5|   32|        160|
    |grp_fu_120_p1               |   32|          5|   32|        160|
    |grp_fu_96_opcode            |    2|          3|    2|          6|
    |grp_fu_96_p0                |   64|          9|   32|        288|
    |grp_fu_96_p1                |   64|         10|   32|        320|
    |outs_TDATA                  |   32|          4|   32|        128|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  850|        199|  488|       3184|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  91|   0|   91|          0|
    |ap_reg_ioackin_outs_TREADY  |   1|   0|    1|          0|
    |c_reg_411                   |  32|   0|   32|          0|
    |im_reg_447                  |  32|   0|   32|          0|
    |ins_dest_V_val_reg_399      |   1|   0|    1|          0|
    |ins_id_V_val_reg_394        |   1|   0|    1|          0|
    |ins_keep_V_val_reg_374      |   4|   0|    4|          0|
    |ins_last_V_val_reg_389      |   1|   0|    1|          0|
    |ins_strb_V_val_reg_379      |   4|   0|    4|          0|
    |ins_user_V_val_reg_384      |   1|   0|    1|          0|
    |k_reg_404                   |  32|   0|   32|          0|
    |l_reg_418                   |  32|   0|   32|          0|
    |rdx_reg_338                 |  32|   0|   32|          0|
    |rdy_reg_345                 |  32|   0|   32|          0|
    |rdz_reg_352                 |  32|   0|   32|          0|
    |reg_144                     |  32|   0|   32|          0|
    |reg_151                     |  32|   0|   32|          0|
    |reg_160                     |  32|   0|   32|          0|
    |reg_168                     |  32|   0|   32|          0|
    |reg_178                     |  32|   0|   32|          0|
    |reg_187                     |  32|   0|   32|          0|
    |reg_195                     |  32|   0|   32|          0|
    |reg_200                     |  32|   0|   32|          0|
    |reg_206                     |  32|   0|   32|          0|
    |reg_212                     |  32|   0|   32|          0|
    |reg_217                     |  32|   0|   32|          0|
    |reg_223                     |  32|   0|   32|          0|
    |reg_229                     |  32|   0|   32|          0|
    |reg_234                     |  32|   0|   32|          0|
    |reg_239                     |  32|   0|   32|          0|
    |reg_245                     |  32|   0|   32|          0|
    |tmp_26_neg_reg_454          |  32|   0|   32|          0|
    |tmp_2_reg_425               |  32|   0|   32|          0|
    |tmp_32_reg_437              |  32|   0|   32|          0|
    |tmp_33_reg_442              |  32|   0|   32|          0|
    |tmp_6_reg_431               |  32|   0|   32|          0|
    |v0x_reg_289                 |  32|   0|   32|          0|
    |v0y_reg_295                 |  32|   0|   32|          0|
    |v0z_reg_301                 |  32|   0|   32|          0|
    |v1x_reg_308                 |  32|   0|   32|          0|
    |v1y_reg_313                 |  32|   0|   32|          0|
    |v1z_reg_318                 |  32|   0|   32|          0|
    |v2x_reg_323                 |  32|   0|   32|          0|
    |v2y_reg_328                 |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1256|   0| 1256|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ins_TDATA    |  in |   32|     axis     |    ins_data   |    pointer   |
|ins_TVALID   |  in |    1|     axis     |    ins_data   |    pointer   |
|ins_TREADY   | out |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TDEST    |  in |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TKEEP    |  in |    4|     axis     |   ins_keep_V  |    pointer   |
|ins_TSTRB    |  in |    4|     axis     |   ins_strb_V  |    pointer   |
|ins_TUSER    |  in |    1|     axis     |   ins_user_V  |    pointer   |
|ins_TLAST    |  in |    1|     axis     |   ins_last_V  |    pointer   |
|ins_TID      |  in |    1|     axis     |    ins_id_V   |    pointer   |
|outs_TDATA   | out |   32|     axis     |   outs_data   |    pointer   |
|outs_TVALID  | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TREADY  |  in |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TDEST   | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TKEEP   | out |    4|     axis     |  outs_keep_V  |    pointer   |
|outs_TSTRB   | out |    4|     axis     |  outs_strb_V  |    pointer   |
|outs_TUSER   | out |    1|     axis     |  outs_user_V  |    pointer   |
|outs_TLAST   | out |    1|     axis     |  outs_last_V  |    pointer   |
|outs_TID     | out |    1|     axis     |   outs_id_V   |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

