Running: /pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o I2C_f_tb.exe --prj /home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.sim/sim_1/behav/I2C_f_tb.prj -top work.I2C_f_tb -top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.srcs/sources_1/imports/I2c/I2C.v" into library work
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.srcs/sources_1/imports/I2c/top.v" into library work
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.srcs/sim_1/imports/I2c/I2C_f_tb.v" into library work
Analyzing Verilog file "/pkg/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.srcs/sim_1/imports/I2c/I2C_f_tb.v" Line 78: Port DIR_DOWN is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95028 KB
Fuse CPU Usage: 920 ms
Compiling module tri_buf
Compiling module I2C
Compiling module top
Compiling module I2C_f_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable I2C_f_tb.exe
Fuse Memory Usage: 655256 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 690 ms
