Analysis & Synthesis report for toolflow
Tue Oct  5 09:50:23 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 12. Parameter Settings for User Entity Instance: mem:IMem
 13. Parameter Settings for User Entity Instance: mem:DMem
 14. Parameter Settings for User Entity Instance: instruction_fetcher:instruction_f|nBitRegister:pc_reg
 15. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i
 16. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i
 17. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i
 18. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i
 19. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i
 20. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i
 21. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i
 22. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i
 23. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i
 24. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i
 25. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i
 26. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i
 27. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i
 28. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i
 29. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i
 30. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i
 31. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i
 32. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i
 33. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i
 34. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i
 35. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i
 36. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i
 37. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i
 38. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i
 39. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i
 40. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i
 41. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i
 42. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i
 43. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i
 44. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i
 45. Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i
 46. Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor
 47. Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|ones_comp_struct:oc
 48. Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|mux2to1nBitDataflow:mux
 49. Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca
 50. Port Connectivity Checks: "project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux"
 51. Port Connectivity Checks: "project2datapath:datapath|project2alu:alu|leftShifter:l_shift|mux32to1_32Bit:mux"
 52. Port Connectivity Checks: "project2datapath:datapath|project2alu:alu"
 53. Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec"
 54. Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxB"
 55. Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxA"
 56. Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg"
 57. Port Connectivity Checks: "project2datapath:datapath"
 58. Port Connectivity Checks: "singleCycleControl:controller"
 59. Port Connectivity Checks: "instruction_fetcher:instruction_f|address_adder:branch_adder"
 60. Port Connectivity Checks: "instruction_fetcher:instruction_f|address_adder:next_address_adder"
 61. Port Connectivity Checks: "instruction_fetcher:instruction_f|nBitRegister:pc_reg"
 62. Port Connectivity Checks: "instruction_fetcher:instruction_f"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct  5 09:50:21 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,528                                         ;
;     Total combinational functions  ; 48,064                                          ;
;     Dedicated logic registers      ; 66,558                                          ;
; Total registers                    ; 66558                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+-----------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+
; ../../src/16to32extender.vhd                  ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd                  ;         ;
; ../../src/MIPS_Processor.vhd                  ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd                  ;         ;
; ../../src/adderSubtractorOverflowCarryout.vhd ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd ;         ;
; ../../src/address_adder.vhd                   ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd                   ;         ;
; ../../src/andg2.vhd                           ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd                           ;         ;
; ../../src/decoder3to8.vhd                     ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd                     ;         ;
; ../../src/decoder5to32.vhd                    ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd                    ;         ;
; ../../src/fullAdder.vhd                       ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd                       ;         ;
; ../../src/instruction_fetcher.vhd             ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd             ;         ;
; ../../src/inv.vhd                             ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd                             ;         ;
; ../../src/leftShifter.vhd                     ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd                     ;         ;
; ../../src/logicUnit.vhd                       ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd                       ;         ;
; ../../src/mem.vhd                             ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd                             ;         ;
; ../../src/mux16to1_32bit.vhd                  ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd                  ;         ;
; ../../src/mux2to1nBitDataflow.vhd             ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd             ;         ;
; ../../src/mux32to1_32bit.vhd                  ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd                  ;         ;
; ../../src/nBitRegister.vhd                    ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd                    ;         ;
; ../../src/ones_comp_struct.vhd                ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd                ;         ;
; ../../src/org2.vhd                            ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd                            ;         ;
; ../../src/project2alu.vhd                     ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd                     ;         ;
; ../../src/project2datapath.vhd                ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd                ;         ;
; ../../src/reg.vhd                             ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd                             ;         ;
; ../../src/registerFile2outputs.vhd            ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd            ;         ;
; ../../src/rightShifter.vhd                    ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd                    ;         ;
; ../../src/rippleCarryAdderOverflow.vhd        ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd        ;         ;
; ../../src/singleCycleControl.vhd              ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd              ;         ;
; ../../src/xorg2.vhd                           ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd                           ;         ;
; ../../src/zeroDetector.vhd                    ; yes             ; User VHDL File  ; /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd                    ;         ;
+-----------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,528    ;
;                                             ;            ;
; Total combinational functions               ; 48064      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45685      ;
;     -- 3 input functions                    ; 1519       ;
;     -- <=2 input functions                  ; 860        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48006      ;
;     -- arithmetic mode                      ; 58         ;
;                                             ;            ;
; Total registers                             ; 66558      ;
;     -- Dedicated logic registers            ; 66558      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66558      ;
; Total fan-out                               ; 388820     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name                  ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |MIPS_Processor                                           ; 48064 (12)          ; 66558 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                                                                    ; MIPS_Processor               ; work         ;
;    |instruction_fetcher:instruction_f|                    ; 118 (57)            ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f                                                                                                                                  ; instruction_fetcher          ; work         ;
;       |address_adder:branch_adder|                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|address_adder:branch_adder                                                                                                       ; address_adder                ; work         ;
;       |address_adder:next_address_adder|                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|address_adder:next_address_adder                                                                                                 ; address_adder                ; work         ;
;       |nBitRegister:pc_reg|                               ; 1 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg                                                                                                              ; nBitRegister                 ; work         ;
;          |reg:\G1:10:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:10:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:11:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:11:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:12:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:12:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:13:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:13:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:14:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:14:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:15:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:15:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:16:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:16:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:17:ff_i|                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:17:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:18:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:18:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:19:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:19:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:20:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:20:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:21:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:21:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:22:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:22:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:23:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:23:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:24:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:24:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:25:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:25:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:26:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:26:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:27:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:27:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:28:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:28:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:29:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:29:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:2:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:2:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:30:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:30:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:31:ff_i|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:31:ff_i                                                                                              ; reg                          ; work         ;
;          |reg:\G1:3:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:3:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:4:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:4:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:5:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:5:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:6:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:6:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:7:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:7:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:8:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:8:ff_i                                                                                               ; reg                          ; work         ;
;          |reg:\G1:9:ff_i|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:9:ff_i                                                                                               ; reg                          ; work         ;
;    |mem:DMem|                                             ; 22884 (22884)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                                                                           ; mem                          ; work         ;
;    |mem:IMem|                                             ; 22930 (22930)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                                                                           ; mem                          ; work         ;
;    |project2datapath:datapath|                            ; 2092 (258)          ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath                                                                                                                                          ; project2datapath             ; work         ;
;       |project2alu:alu|                                   ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu                                                                                                                          ; project2alu                  ; work         ;
;          |adderSubtractorOverflowCarry:addder_subtractor| ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor                                                                           ; adderSubtractorOverflowCarry ; work         ;
;             |mux2to1nBitDataflow:mux|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|mux2to1nBitDataflow:mux                                                   ; mux2to1nBitDataflow          ; work         ;
;             |rippleCarryAdderOverflow:rca|                ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca                                              ; rippleCarryAdderOverflow     ; work         ;
;                |fullAdder:\G1:0:adder_i|                  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i                      ; fullAdder                    ; work         ;
;                   |andg2:ha1_and|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|andg2:ha1_and        ; andg2                        ; work         ;
;                   |andg2:ha2_and|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|andg2:ha2_and        ; andg2                        ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:10:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:10:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:10:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:10:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:11:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:11:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:11:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:11:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:12:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:12:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:12:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:12:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:13:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:13:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:13:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:13:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:14:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:14:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:14:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:14:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:15:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:15:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:15:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:16:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:16:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:16:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:17:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:17:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:17:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:18:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:18:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:18:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:19:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:19:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:19:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:1:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:1:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:1:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:1:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:20:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:20:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:20:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:21:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:21:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:21:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:22:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:22:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:22:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:23:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:23:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:23:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:24:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:24:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:24:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:25:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:25:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:25:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:26:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:26:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:26:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:26:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:27:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:27:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:27:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:28:adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:28:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:28:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:28:adder_i|xorg2:ha2_xor       ; xorg2                        ; work         ;
;                |fullAdder:\G1:29:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:29:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:29:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:2:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:2:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:2:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:2:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:30:adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:30:adder_i                     ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:30:adder_i|org2:final_carry_or ; org2                         ; work         ;
;                |fullAdder:\G1:3:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:3:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:3:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:3:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:4:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:4:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:4:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:4:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:5:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:5:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:5:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:5:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:6:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:6:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:6:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:6:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:7:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:7:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:7:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:7:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;                |fullAdder:\G1:8:adder_i|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:8:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:8:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                |fullAdder:\G1:9:adder_i|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:9:adder_i                      ; fullAdder                    ; work         ;
;                   |org2:final_carry_or|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:9:adder_i|org2:final_carry_or  ; org2                         ; work         ;
;                   |xorg2:ha2_xor|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:9:adder_i|xorg2:ha2_xor        ; xorg2                        ; work         ;
;          |leftShifter:l_shift|                            ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|leftShifter:l_shift                                                                                                      ; leftShifter                  ; work         ;
;             |mux32to1_32Bit:mux|                          ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|leftShifter:l_shift|mux32to1_32Bit:mux                                                                                   ; mux32to1_32Bit               ; work         ;
;          |logicUnit:logic_unit|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|logicUnit:logic_unit                                                                                                     ; logicUnit                    ; work         ;
;          |mux16to1_32Bit:mux|                             ; 316 (316)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux                                                                                                       ; mux16to1_32Bit               ; work         ;
;          |rightShifter:r_shift|                           ; 132 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|rightShifter:r_shift                                                                                                     ; rightShifter                 ; work         ;
;             |mux32to1_32Bit:mux|                          ; 131 (131)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|rightShifter:r_shift|mux32to1_32Bit:mux                                                                                  ; mux32to1_32Bit               ; work         ;
;          |zeroDetector:zero_zero|                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|zeroDetector:zero_zero                                                                                                   ; zeroDetector                 ; work         ;
;       |registerFile2Outputs:reg|                          ; 1207 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg                                                                                                                 ; registerFile2Outputs         ; work         ;
;          |decoder5to32:dec|                               ; 42 (2)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec                                                                                                ; decoder5to32                 ; work         ;
;             |decoder3to8:\G1:0:dec3to8_i|                 ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec|decoder3to8:\G1:0:dec3to8_i                                                                    ; decoder3to8                  ; work         ;
;             |decoder3to8:\G1:1:dec3to8_i|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec|decoder3to8:\G1:1:dec3to8_i                                                                    ; decoder3to8                  ; work         ;
;             |decoder3to8:\G1:2:dec3to8_i|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec|decoder3to8:\G1:2:dec3to8_i                                                                    ; decoder3to8                  ; work         ;
;             |decoder3to8:\G1:3:dec3to8_i|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec|decoder3to8:\G1:3:dec3to8_i                                                                    ; decoder3to8                  ; work         ;
;          |mux32to1_32Bit:muxA|                            ; 520 (520)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxA                                                                                             ; mux32to1_32Bit               ; work         ;
;          |mux32to1_32Bit:muxB|                            ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxB                                                                                             ; mux32to1_32Bit               ; work         ;
;          |nBitRegister:\G3:10:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:11:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:12:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:13:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:14:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:15:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:16:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:17:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:18:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:19:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:1:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:20:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:21:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:22:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:23:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:24:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:25:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:26:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:27:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:28:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:29:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:2:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:30:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:31:reg_i|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i                                                                                       ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:0:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:10:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:11:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:12:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:13:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:14:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:15:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:16:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:17:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:18:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:19:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:1:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:20:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:21:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:22:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:23:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:24:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:25:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:26:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:27:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:28:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:29:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:2:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:30:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:31:ff_i                                                                       ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:3:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:4:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:5:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:6:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:7:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:8:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i|reg:\G1:9:ff_i                                                                        ; reg                          ; work         ;
;          |nBitRegister:\G3:3:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:4:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:5:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:6:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:7:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:8:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;          |nBitRegister:\G3:9:reg_i|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i                                                                                        ; nBitRegister                 ; work         ;
;             |reg:\G1:0:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:0:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:10:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:10:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:11:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:11:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:12:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:12:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:13:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:13:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:14:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:14:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:15:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:15:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:16:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:16:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:17:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:17:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:18:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:18:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:19:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:19:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:1:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:1:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:20:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:20:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:21:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:21:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:22:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:22:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:23:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:23:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:24:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:24:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:25:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:25:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:26:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:26:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:27:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:27:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:28:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:28:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:29:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:29:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:2:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:2:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:30:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:30:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:31:ff_i|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:31:ff_i                                                                        ; reg                          ; work         ;
;             |reg:\G1:3:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:3:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:4:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:4:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:5:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:5:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:6:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:6:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:7:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:7:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:8:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:8:ff_i                                                                         ; reg                          ; work         ;
;             |reg:\G1:9:ff_i|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i|reg:\G1:9:ff_i                                                                         ; reg                          ; work         ;
;    |singleCycleControl:controller|                        ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|singleCycleControl:controller                                                                                                                                      ; singleCycleControl           ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:0:ff_i|s_Q ; Stuck at GND due to stuck port data_in ;
; instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:1:ff_i|s_Q ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                    ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66558 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66528 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:1:ff_i|s_Q     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:28:ff_i|s_Q    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:17:ff_i|s_Q    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|Mux12                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|Mux4                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxB|Mux10 ;
; 32:1               ; 26 bits   ; 546 LEs       ; 520 LEs              ; 26 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxA|Mux25 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |MIPS_Processor|singleCycleControl:controller|Mux7                                           ;
; 33:1               ; 4 bits    ; 88 LEs        ; 84 LEs               ; 4 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|alu_a_in[30]                                       ;
; 33:1               ; 2 bits    ; 44 LEs        ; 42 LEs               ; 2 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|alu_a_in[1]                                        ;
; 18:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux8            ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux22           ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux6            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux24           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux3            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |MIPS_Processor|project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux|Mux28           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_fetcher:instruction_f|nBitRegister:pc_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:1:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:2:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:3:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:4:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:5:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:6:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:7:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:8:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:9:reg_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:10:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:11:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:12:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:13:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:14:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:15:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:16:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:17:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:18:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:19:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:20:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:21:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:22:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:23:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:24:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:25:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:26:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:27:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:28:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:29:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:30:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|registerFile2Outputs:reg|nBitRegister:\G3:31:reg_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|ones_comp_struct:oc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|mux2to1nBitDataflow:mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux" ;
+--------------------+-------+----------+--------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                          ;
+--------------------+-------+----------+--------------------------------------------------+
; data_in[14..15]    ; Input ; Info     ; Stuck at GND                                     ;
; data_in[3][31..1]  ; Input ; Info     ; Stuck at GND                                     ;
; data_in[12][15..0] ; Input ; Info     ; Stuck at GND                                     ;
; data_in[13][31..1] ; Input ; Info     ; Stuck at GND                                     ;
+--------------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|project2alu:alu|leftShifter:l_shift|mux32to1_32Bit:mux" ;
+--------------------+-------+----------+----------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                              ;
+--------------------+-------+----------+----------------------------------------------------------------------+
; data_in[1][0]      ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[2][1..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[3][2..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[4][3..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[5][4..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[6][5..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[7][6..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[8][7..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[9][8..0]   ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[10][9..0]  ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[11][10..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[12][11..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[13][12..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[14][13..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[15][14..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[16][15..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[17][16..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[18][17..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[19][18..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[20][19..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[21][20..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[22][21..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[23][22..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[24][23..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[25][24..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[26][25..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[27][26..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[28][27..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[29][28..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[30][29..0] ; Input ; Info     ; Stuck at GND                                                         ;
; data_in[31][30..0] ; Input ; Info     ; Stuck at GND                                                         ;
+--------------------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|project2alu:alu"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; val_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxB" ;
+------------+-------+----------+--------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                            ;
+------------+-------+----------+--------------------------------------------------------------------+
; data_in[0] ; Input ; Info     ; Stuck at GND                                                       ;
+------------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxA" ;
+------------+-------+----------+--------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                            ;
+------------+-------+----------+--------------------------------------------------------------------+
; data_in[0] ; Input ; Info     ; Stuck at GND                                                       ;
+------------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath|registerFile2Outputs:reg" ;
+-------+-------+----------+-----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                             ;
+-------+-------+----------+-----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                        ;
+-------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project2datapath:datapath"                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_address[31..12]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_address[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs_out               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt_out               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump_reg_val[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump_reg_val[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regwr_addr_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_wr_ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_wr_ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v0_out               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singleCycleControl:controller"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetcher:instruction_f|address_adder:branch_adder" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; y[31..18] ; Input ; Info     ; Stuck at GND                                              ;
; y[1..0]   ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetcher:instruction_f|address_adder:next_address_adder" ;
+----------+-------+----------+------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                          ;
+----------+-------+----------+------------------------------------------------------------------+
; y[31..3] ; Input ; Info     ; Stuck at GND                                                     ;
; y[1..0]  ; Input ; Info     ; Stuck at GND                                                     ;
; y[2]     ; Input ; Info     ; Stuck at VCC                                                     ;
+----------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetcher:instruction_f|nBitRegister:pc_reg" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; write_en ; Input ; Info     ; Stuck at VCC                                        ;
+----------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetcher:instruction_f"                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; jump_address[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_address[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_address[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66558                       ;
;     CLR               ; 30                          ;
;     ENA               ; 66528                       ;
; cycloneiii_lcell_comb ; 48064                       ;
;     arith             ; 58                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 48006                       ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 816                         ;
;         3 data inputs ; 1503                        ;
;         4 data inputs ; 45685                       ;
;                       ;                             ;
; Max LUT depth         ; 57.00                       ;
; Average LUT depth     ; 33.32                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct  5 09:44:46 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/cgeorge/dev/cpre-381-toolflow-fall-2021/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd
    Info (12022): Found design unit 1: extender16_to_32-behavior File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd Line: 14
    Info (12023): Found entity 1: extender16_to_32 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd
    Info (12022): Found design unit 1: adderSubtractor-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd Line: 15
    Info (12023): Found entity 1: adderSubtractor File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd
    Info (12022): Found design unit 1: adderSubtractorOverflowCarry-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd Line: 17
    Info (12023): Found entity 1: adderSubtractorOverflowCarry File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd
    Info (12022): Found design unit 1: address_adder-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd Line: 13
    Info (12023): Found entity 1: address_adder File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd Line: 29
    Info (12023): Found entity 1: andg2 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd
    Info (12022): Found design unit 1: decoder3to8-behavioral File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd Line: 11
    Info (12023): Found entity 1: decoder3to8 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-structural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd Line: 12
    Info (12023): Found entity 1: decoder5to32 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd Line: 15
    Info (12023): Found entity 1: fullAdder File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd
    Info (12022): Found design unit 1: instruction_fetcher-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd Line: 23
    Info (12023): Found entity 1: instruction_fetcher File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd
    Info (12022): Found design unit 1: inv-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd Line: 28
    Info (12023): Found entity 1: inv File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd
    Info (12022): Found design unit 1: leftShifter-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd Line: 13
    Info (12023): Found entity 1: leftShifter File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd
    Info (12022): Found design unit 1: logicUnit-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd Line: 17
    Info (12023): Found entity 1: logicUnit File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd
    Info (12022): Found design unit 1: mux16to1-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd Line: 12
    Info (12023): Found entity 1: mux16to1 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd
    Info (12022): Found design unit 1: mux16to1_32Bit-structural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd Line: 13
    Info (12023): Found entity 1: mux16to1_32Bit File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd
    Info (12022): Found design unit 1: mux2To1-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd Line: 11
    Info (12023): Found entity 1: mux2To1 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd
    Info (12022): Found design unit 1: mux2To1Structural-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd Line: 14
    Info (12023): Found entity 1: mux2To1Structural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd
    Info (12022): Found design unit 1: mux2to1N-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd Line: 18
    Info (12023): Found entity 1: mux2to1N File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd
    Info (12022): Found design unit 1: mux2to1nBitDataflow-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd Line: 14
    Info (12023): Found entity 1: mux2to1nBitDataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd
    Info (12022): Found design unit 1: mux2to1nBitStructural-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd Line: 31
    Info (12023): Found entity 1: mux2to1nBitStructural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd Line: 12
    Info (12023): Found entity 1: mux32to1 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd
    Info (12022): Found design unit 1: mux32to1_32Bit-structural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd Line: 13
    Info (12023): Found entity 1: mux32to1_32Bit File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd Line: 12
    Info (12023): Found entity 1: mux4to1 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd
    Info (12022): Found design unit 1: mux8to1-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd Line: 12
    Info (12023): Found entity 1: mux8to1 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd
    Info (12022): Found design unit 1: nBitRegister-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd Line: 32
    Info (12023): Found entity 1: nBitRegister File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd Line: 27
    Info (12023): Found entity 1: ones_comp File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd
    Info (12022): Found design unit 1: ones_comp_struct-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 27
    Info (12023): Found entity 1: ones_comp_struct File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd Line: 29
    Info (12023): Found entity 1: org2 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd Line: 21
Info (12021): Found 3 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd
    Info (12022): Found design unit 1: mytypes File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 4
    Info (12022): Found design unit 2: project2alu-behavior File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 43
    Info (12023): Found entity 1: project2alu File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd
    Info (12022): Found design unit 1: project2datapath-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd Line: 46
    Info (12023): Found entity 1: project2datapath File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd
    Info (12022): Found design unit 1: reg-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd Line: 31
    Info (12023): Found entity 1: reg File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd
    Info (12022): Found design unit 1: reg32dataflow-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd Line: 30
    Info (12023): Found entity 1: reg32dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd
    Info (12022): Found design unit 1: registerFile-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd Line: 17
    Info (12023): Found entity 1: registerFile File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd
    Info (12022): Found design unit 1: registerFile2Outputs-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd Line: 20
    Info (12023): Found entity 1: registerFile2Outputs File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd
    Info (12022): Found design unit 1: rightShifter-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd Line: 13
    Info (12023): Found entity 1: rightShifter File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd
    Info (12022): Found design unit 1: rippleCarryAdderDataflow-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd Line: 15
    Info (12023): Found entity 1: rippleCarryAdderDataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd
    Info (12022): Found design unit 1: rippleCarryAdderOverflow-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd Line: 17
    Info (12023): Found entity 1: rippleCarryAdderOverflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd
    Info (12022): Found design unit 1: rippleCarryAdderStructural-structure File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd Line: 16
    Info (12023): Found entity 1: rippleCarryAdderStructural File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd
    Info (12022): Found design unit 1: singleCycleControl-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd Line: 28
    Info (12023): Found entity 1: singleCycleControl File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd
    Info (12022): Found design unit 1: tb_datapathv2-test File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd Line: 12
    Info (12023): Found entity 1: tb_datapathv2 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd
    Info (12022): Found design unit 1: tb_reg-behavior File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd Line: 25
    Info (12023): Found entity 1: tb_reg File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd
    Info (12022): Found design unit 1: tb_dmem-test File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd Line: 12
    Info (12023): Found entity 1: tb_dmem File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd Line: 29
    Info (12023): Found entity 1: xorg2 File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd
    Info (12022): Found design unit 1: zeroDetector-mixed File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd Line: 11
    Info (12023): Found entity 1: zeroDetector File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd Line: 5
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object "s_RegWrAddr" assigned a value but never read File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(43): object "s_RegWrData" assigned a value but never read File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object "s_Halt" assigned a value but never read File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 51
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 159
Info (12128): Elaborating entity "instruction_fetcher" for hierarchy "instruction_fetcher:instruction_f" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 182
Info (12128): Elaborating entity "nBitRegister" for hierarchy "instruction_fetcher:instruction_f|nBitRegister:pc_reg" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd Line: 52
Info (12128): Elaborating entity "reg" for hierarchy "instruction_fetcher:instruction_f|nBitRegister:pc_reg|reg:\G1:0:ff_i" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd Line: 45
Info (12128): Elaborating entity "address_adder" for hierarchy "instruction_fetcher:instruction_f|address_adder:next_address_adder" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd Line: 61
Info (12128): Elaborating entity "singleCycleControl" for hierarchy "singleCycleControl:controller" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 197
Info (12128): Elaborating entity "project2datapath" for hierarchy "project2datapath:datapath" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 217
Info (12128): Elaborating entity "registerFile2Outputs" for hierarchy "project2datapath:datapath|registerFile2Outputs:reg" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd Line: 89
Info (12128): Elaborating entity "mux32to1_32Bit" for hierarchy "project2datapath:datapath|registerFile2Outputs:reg|mux32to1_32Bit:muxA" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd Line: 76
Info (12128): Elaborating entity "decoder5to32" for hierarchy "project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd Line: 91
Info (12128): Elaborating entity "decoder3to8" for hierarchy "project2datapath:datapath|registerFile2Outputs:reg|decoder5to32:dec|decoder3to8:\G1:0:dec3to8_i" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd Line: 31
Info (12128): Elaborating entity "project2alu" for hierarchy "project2datapath:datapath|project2alu:alu" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd Line: 103
Warning (10873): Using initial value X (don't care) for net "mux_array[14..15]" at project2alu.vhd(101) File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 101
Info (12128): Elaborating entity "logicUnit" for hierarchy "project2datapath:datapath|project2alu:alu|logicUnit:logic_unit" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 106
Info (12128): Elaborating entity "adderSubtractorOverflowCarry" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 119
Info (12128): Elaborating entity "ones_comp_struct" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|ones_comp_struct:oc" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd Line: 49
Warning (12031): LMF mapping record INV -> not is missing the "\G1:31:inv_1" port mapping(s) for node "\G1:31:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:30:inv_1" port mapping(s) for node "\G1:30:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:29:inv_1" port mapping(s) for node "\G1:29:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:28:inv_1" port mapping(s) for node "\G1:28:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:27:inv_1" port mapping(s) for node "\G1:27:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:26:inv_1" port mapping(s) for node "\G1:26:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:25:inv_1" port mapping(s) for node "\G1:25:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:24:inv_1" port mapping(s) for node "\G1:24:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:23:inv_1" port mapping(s) for node "\G1:23:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:22:inv_1" port mapping(s) for node "\G1:22:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:21:inv_1" port mapping(s) for node "\G1:21:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:20:inv_1" port mapping(s) for node "\G1:20:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:19:inv_1" port mapping(s) for node "\G1:19:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:18:inv_1" port mapping(s) for node "\G1:18:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:17:inv_1" port mapping(s) for node "\G1:17:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:16:inv_1" port mapping(s) for node "\G1:16:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:15:inv_1" port mapping(s) for node "\G1:15:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:14:inv_1" port mapping(s) for node "\G1:14:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:13:inv_1" port mapping(s) for node "\G1:13:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:12:inv_1" port mapping(s) for node "\G1:12:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:11:inv_1" port mapping(s) for node "\G1:11:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:10:inv_1" port mapping(s) for node "\G1:10:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:9:inv_1" port mapping(s) for node "\G1:9:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:8:inv_1" port mapping(s) for node "\G1:8:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:7:inv_1" port mapping(s) for node "\G1:7:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:6:inv_1" port mapping(s) for node "\G1:6:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:5:inv_1" port mapping(s) for node "\G1:5:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:4:inv_1" port mapping(s) for node "\G1:4:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:3:inv_1" port mapping(s) for node "\G1:3:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:2:inv_1" port mapping(s) for node "\G1:2:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:1:inv_1" port mapping(s) for node "\G1:1:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Warning (12031): LMF mapping record INV -> not is missing the "\G1:0:inv_1" port mapping(s) for node "\G1:0:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
    Warning (12032): Invalid port name "i_A"
    Warning (12032): Invalid port name "o_F"
Info (12128): Elaborating entity "inv" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|ones_comp_struct:oc|inv:\G1:31:inv_1" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd Line: 38
Info (12128): Elaborating entity "mux2to1nBitDataflow" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|mux2to1nBitDataflow:mux" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd Line: 53
Info (12128): Elaborating entity "rippleCarryAdderOverflow" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd Line: 59
Info (12128): Elaborating entity "fullAdder" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd Line: 35
Info (12128): Elaborating entity "andg2" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|andg2:ha1_and" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd Line: 41
Info (12128): Elaborating entity "xorg2" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|xorg2:ha1_xor" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd Line: 46
Info (12128): Elaborating entity "org2" for hierarchy "project2datapath:datapath|project2alu:alu|adderSubtractorOverflowCarry:addder_subtractor|rippleCarryAdderOverflow:rca|fullAdder:\G1:0:adder_i|org2:final_carry_or" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd Line: 61
Info (12128): Elaborating entity "zeroDetector" for hierarchy "project2datapath:datapath|project2alu:alu|zeroDetector:zero_zero" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 138
Info (12128): Elaborating entity "rightShifter" for hierarchy "project2datapath:datapath|project2alu:alu|rightShifter:r_shift" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 143
Warning (10445): VHDL Subtype or Type Declaration warning at rightShifter.vhd(32): subtype or type has null range File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd Line: 32
Info (12128): Elaborating entity "leftShifter" for hierarchy "project2datapath:datapath|project2alu:alu|leftShifter:l_shift" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 153
Warning (10445): VHDL Subtype or Type Declaration warning at leftShifter.vhd(30): subtype or type has null range File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd Line: 30
Info (12128): Elaborating entity "mux16to1_32Bit" for hierarchy "project2datapath:datapath|project2alu:alu|mux16to1_32Bit:mux" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd Line: 164
Info (12128): Elaborating entity "extender16_to_32" for hierarchy "project2datapath:datapath|extender16_to_32:imm_extender" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd Line: 128
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114691 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114592 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 1070 megabytes
    Info: Processing ended: Tue Oct  5 09:50:23 2021
    Info: Elapsed time: 00:05:37
    Info: Total CPU time (on all processors): 00:05:44


