Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 02:59:51 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpt -pb top_maquina_estado_calcu_con_teclado_timing_summary_routed.pb -rpx top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu_con_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     88.299        0.000                      0                 1219        0.164        0.000                      0                 1219        2.633        0.000                       0                   665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
generate_clock_10Mhz/inst/CLK_100MHZ  {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK                      {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK                       {0.000 25.000}       50.000          20.000          
sys_clk_pin                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
generate_clock_10Mhz/inst/CLK_100MHZ                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK                           88.299        0.000                      0                 1219        0.164        0.000                      0                 1219       49.500        0.000                       0                   661  
  clkfbout_WCLK                                                                                                                                                                         2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  generate_clock_10Mhz/inst/CLK_100MHZ
  To Clock:  generate_clock_10Mhz/inst/CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         generate_clock_10Mhz/inst/CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_clock_10Mhz/inst/CLK_100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       88.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.299ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[27][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.364ns  (logic 1.422ns (12.513%)  route 9.942ns (87.487%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.268ns = ( 96.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.982     7.650    module_memoria_calcu/D[11]
    SLICE_X27Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[27][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.682    96.732    module_memoria_calcu/CLK_10MHZ
    SLICE_X27Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[27][14]/C
                         clock pessimism             -0.491    96.242    
                         clock uncertainty           -0.226    96.015    
    SLICE_X27Y150        FDRE (Setup_fdre_C_D)       -0.067    95.948    module_memoria_calcu/memoria_reg[27][14]
  -------------------------------------------------------------------
                         required time                         95.948    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 88.299    

Slack (MET) :             88.355ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 1.422ns (12.575%)  route 9.886ns (87.425%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.268ns = ( 96.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.925     7.593    module_memoria_calcu/D[11]
    SLICE_X25Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[25][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.682    96.732    module_memoria_calcu/CLK_10MHZ
    SLICE_X25Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[25][14]/C
                         clock pessimism             -0.491    96.242    
                         clock uncertainty           -0.226    96.015    
    SLICE_X25Y150        FDRE (Setup_fdre_C_D)       -0.067    95.948    module_memoria_calcu/memoria_reg[25][14]
  -------------------------------------------------------------------
                         required time                         95.948    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 88.355    

Slack (MET) :             88.371ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[31][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 1.422ns (12.596%)  route 9.868ns (87.404%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 96.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.907     7.575    module_memoria_calcu/D[11]
    SLICE_X31Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[31][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.680    96.730    module_memoria_calcu/CLK_10MHZ
    SLICE_X31Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[31][14]/C
                         clock pessimism             -0.491    96.240    
                         clock uncertainty           -0.226    96.013    
    SLICE_X31Y150        FDRE (Setup_fdre_C_D)       -0.067    95.946    module_memoria_calcu/memoria_reg[31][14]
  -------------------------------------------------------------------
                         required time                         95.946    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 88.371    

Slack (MET) :             88.482ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[28][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 1.422ns (12.718%)  route 9.759ns (87.282%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.268ns = ( 96.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.798     7.466    module_memoria_calcu/D[11]
    SLICE_X26Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[28][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.682    96.732    module_memoria_calcu/CLK_10MHZ
    SLICE_X26Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[28][14]/C
                         clock pessimism             -0.491    96.242    
                         clock uncertainty           -0.226    96.015    
    SLICE_X26Y150        FDRE (Setup_fdre_C_D)       -0.067    95.948    module_memoria_calcu/memoria_reg[28][14]
  -------------------------------------------------------------------
                         required time                         95.948    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 88.482    

Slack (MET) :             88.828ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[29][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.840ns  (logic 1.422ns (13.118%)  route 9.418ns (86.882%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 96.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.458     7.126    module_memoria_calcu/D[11]
    SLICE_X28Y151        FDRE                                         r  module_memoria_calcu/memoria_reg[29][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.681    96.731    module_memoria_calcu/CLK_10MHZ
    SLICE_X28Y151        FDRE                                         r  module_memoria_calcu/memoria_reg[29][14]/C
                         clock pessimism             -0.491    96.241    
                         clock uncertainty           -0.226    96.014    
    SLICE_X28Y151        FDRE (Setup_fdre_C_D)       -0.061    95.953    module_memoria_calcu/memoria_reg[29][14]
  -------------------------------------------------------------------
                         required time                         95.953    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 88.828    

Slack (MET) :             88.890ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.422ns (13.220%)  route 9.334ns (86.780%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.374     7.042    module_memoria_calcu/D[11]
    SLICE_X31Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X31Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X31Y153        FDRE (Setup_fdre_C_D)       -0.081    95.931    module_memoria_calcu/memoria_reg[21][14]
  -------------------------------------------------------------------
                         required time                         95.931    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 88.890    

Slack (MET) :             89.001ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[10][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.662ns  (logic 1.422ns (13.337%)  route 9.240ns (86.663%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.268ns = ( 96.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.922     4.473    module_memoria_calcu/operacion_o_reg[1]
    SLICE_X24Y155        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.350     6.947    module_memoria_calcu/data_in_i[15]
    SLICE_X25Y151        FDRE                                         r  module_memoria_calcu/memoria_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.682    96.732    module_memoria_calcu/CLK_10MHZ
    SLICE_X25Y151        FDRE                                         r  module_memoria_calcu/memoria_reg[10][15]/C
                         clock pessimism             -0.491    96.242    
                         clock uncertainty           -0.226    96.015    
    SLICE_X25Y151        FDRE (Setup_fdre_C_D)       -0.067    95.948    module_memoria_calcu/memoria_reg[10][15]
  -------------------------------------------------------------------
                         required time                         95.948    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 89.001    

Slack (MET) :             89.013ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[13][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 1.422ns (13.368%)  route 9.215ns (86.632%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.267ns = ( 96.733 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.922     4.473    module_memoria_calcu/operacion_o_reg[1]
    SLICE_X24Y155        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.325     6.923    module_memoria_calcu/data_in_i[15]
    SLICE_X22Y152        FDRE                                         r  module_memoria_calcu/memoria_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.683    96.733    module_memoria_calcu/CLK_10MHZ
    SLICE_X22Y152        FDRE                                         r  module_memoria_calcu/memoria_reg[13][15]/C
                         clock pessimism             -0.491    96.243    
                         clock uncertainty           -0.226    96.016    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)       -0.081    95.935    module_memoria_calcu/memoria_reg[13][15]
  -------------------------------------------------------------------
                         required time                         95.935    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 89.013    

Slack (MET) :             89.042ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 1.422ns (13.420%)  route 9.174ns (86.580%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.267ns = ( 96.733 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.922     4.473    module_memoria_calcu/operacion_o_reg[1]
    SLICE_X24Y155        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  module_memoria_calcu/memoria[31][15]_i_2/O
                         net (fo=31, routed)          2.284     6.882    module_memoria_calcu/data_in_i[15]
    SLICE_X23Y152        FDRE                                         r  module_memoria_calcu/memoria_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.683    96.733    module_memoria_calcu/CLK_10MHZ
    SLICE_X23Y152        FDRE                                         r  module_memoria_calcu/memoria_reg[14][15]/C
                         clock pessimism             -0.491    96.243    
                         clock uncertainty           -0.226    96.016    
    SLICE_X23Y152        FDRE (Setup_fdre_C_D)       -0.093    95.923    module_memoria_calcu/memoria_reg[14][15]
  -------------------------------------------------------------------
                         required time                         95.923    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 89.042    

Slack (MET) :             89.103ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[24][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 1.422ns (13.456%)  route 9.146ns (86.544%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 96.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y151        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.862    -0.396    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X25Y153        MUXF7 (Prop_muxf7_S_O)       0.296    -0.100 r  module_memoria_calcu/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.811     0.710    module_memoria_calcu/state_reg[1]_i_5_n_0
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.298     1.008 r  module_memoria_calcu/state[1]_i_1/O
                         net (fo=18, routed)          1.710     2.718    module_memoria_calcu/out_reg2[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I4_O)        0.124     2.842 r  module_memoria_calcu/memoria[31][15]_i_18/O
                         net (fo=2, routed)           0.585     3.427    module_memoria_calcu/memoria[31][15]_i_18_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124     3.551 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=12, routed)          0.993     4.544    mode_calculadora/module_control/memoria_reg[31][14]_1
    SLICE_X23Y156        LUT6 (Prop_lut6_I5_O)        0.124     4.668 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.185     6.853    module_memoria_calcu/D[11]
    SLICE_X28Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[24][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         1.681    96.731    module_memoria_calcu/CLK_10MHZ
    SLICE_X28Y150        FDRE                                         r  module_memoria_calcu/memoria_reg[24][14]/C
                         clock pessimism             -0.491    96.241    
                         clock uncertainty           -0.226    96.014    
    SLICE_X28Y150        FDRE (Setup_fdre_C_D)       -0.058    95.956    module_memoria_calcu/memoria_reg[24][14]
  -------------------------------------------------------------------
                         required time                         95.956    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 89.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X16Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  mode_calculadora/module_control/addr_rs2_o_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.438    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[2]
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[2]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.070    -0.602    mode_calculadora/module_control/addr_rs1_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X16Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  mode_calculadora/module_control/addr_rs2_o_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.439    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[1]
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[1]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.066    -0.606    mode_calculadora/module_control/addr_rs1_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 teclado/en10kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/en10kHz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.235ns (37.156%)  route 0.397ns (62.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.599    -0.763    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y149         FDRE                                         r  teclado/en10kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.622 f  teclado/en10kHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.202    -0.419    teclado/en10kHz/counter[4]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.374 f  teclado/en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          0.195    -0.179    teclado/en10kHz/clk_out
    SLICE_X3Y150         LUT2 (Prop_lut2_I0_O)        0.049    -0.130 r  teclado/en10kHz/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.130    teclado/en10kHz/counter_0[13]
    SLICE_X3Y150         FDRE                                         r  teclado/en10kHz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.958    -0.631    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y150         FDRE                                         r  teclado/en10kHz/counter_reg[13]/C
                         clock pessimism              0.223    -0.408    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.107    -0.301    teclado/en10kHz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 teclado/en10kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/en10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.756%)  route 0.397ns (63.244%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.599    -0.763    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y149         FDRE                                         r  teclado/en10kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.622 f  teclado/en10kHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.202    -0.419    teclado/en10kHz/counter[4]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.374 f  teclado/en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          0.195    -0.179    teclado/en10kHz/clk_out
    SLICE_X3Y150         LUT2 (Prop_lut2_I0_O)        0.045    -0.134 r  teclado/en10kHz/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.134    teclado/en10kHz/counter_0[12]
    SLICE_X3Y150         FDRE                                         r  teclado/en10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.958    -0.631    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y150         FDRE                                         r  teclado/en10kHz/counter_reg[12]/C
                         clock pessimism              0.223    -0.408    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.092    -0.316    teclado/en10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs2_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.652    -0.709    barrido/barrido/CLK_10MHZ
    SLICE_X14Y152        FDRE                                         r  barrido/barrido/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.545 r  barrido/barrido/contador_reg[3]/Q
                         net (fo=3, routed)           0.093    -0.452    barrido/barrido/addr_rs2_swep[3]
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.045    -0.407 r  barrido/barrido/addr_rs2_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.407    module_memoria_calcu/addr_rs2_i_reg[4]_8[3]
    SLICE_X15Y152        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y152        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/C
                         clock pessimism             -0.034    -0.696    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.091    -0.605    module_memoria_calcu/addr_rs2_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.476%)  route 0.162ns (53.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.652    -0.709    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  mode_calculadora/module_control/addr_rs1_o_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.406    module_memoria_calcu/addr_rs1_i_reg[4]_4[2]
    SLICE_X18Y152        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    module_memoria_calcu/CLK_10MHZ
    SLICE_X18Y152        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X18Y152        FDRE (Hold_fdre_C_D)         0.066    -0.606    module_memoria_calcu/addr_rs1_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.156%)  route 0.138ns (51.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X16Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDRE (Prop_fdre_C_Q)         0.128    -0.582 r  mode_calculadora/module_control/addr_rs2_o_reg[3]/Q
                         net (fo=2, routed)           0.138    -0.445    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[3]
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.019    -0.653    mode_calculadora/module_control/addr_rs1_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.651    -0.710    barrido/barrido/CLK_10MHZ
    SLICE_X12Y153        FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y153        FDRE (Prop_fdre_C_Q)         0.148    -0.562 f  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.475    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X12Y153        LUT4 (Prop_lut4_I1_O)        0.098    -0.377 r  barrido/barrido/flag_conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    barrido/barrido/flag_conta[0]_i_1_n_0
    SLICE_X12Y153        FDSE                                         r  barrido/barrido/flag_conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.926    -0.663    barrido/barrido/CLK_10MHZ
    SLICE_X12Y153        FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.047    -0.710    
    SLICE_X12Y153        FDSE (Hold_fdse_C_D)         0.121    -0.589    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.129%)  route 0.179ns (55.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.652    -0.709    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  mode_calculadora/module_control/addr_rs1_o_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.390    module_memoria_calcu/addr_rs1_i_reg[4]_4[1]
    SLICE_X19Y151        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    module_memoria_calcu/CLK_10MHZ
    SLICE_X19Y151        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[1]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.070    -0.602    module_memoria_calcu/addr_rs1_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.129%)  route 0.179ns (55.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.652    -0.709    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X15Y151        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.179    -0.390    module_memoria_calcu/addr_rs1_i_reg[4]_4[3]
    SLICE_X19Y151        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=659, routed)         0.927    -0.662    module_memoria_calcu/CLK_10MHZ
    SLICE_X19Y151        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.066    -0.606    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X10Y151   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X9Y152    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X9Y152    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y151   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y151   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y151   FSM_onehot_state_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X12Y151   mode_calculadora/module_control/contador_full_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X12Y150   mode_calculadora/module_control/contador_full_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X23Y158   module_memoria_calcu/memoria_reg[16][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y159   module_memoria_calcu/memoria_reg[16][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y159   module_memoria_calcu/memoria_reg[16][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y159   module_memoria_calcu/memoria_reg[16][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y159   module_memoria_calcu/memoria_reg[16][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X33Y159   module_memoria_calcu/memoria_reg[17][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X33Y159   module_memoria_calcu/memoria_reg[17][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y159   module_memoria_calcu/memoria_reg[20][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[20][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y159   module_memoria_calcu/memoria_reg[20][4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X10Y151   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y152    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y152    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y151   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y151   FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y151   FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X12Y151   mode_calculadora/module_control/contador_full_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y150   mode_calculadora/module_control/contador_full_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y150   mode_calculadora/module_control/contador_full_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y150   mode_calculadora/module_control/contador_full_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



