// Seed: 2900267327
module module_0;
  wire id_1;
  always @(posedge -1 or posedge 1) begin : LABEL_0
    fork
      #1;
    join_any
    if (-1 && 1 == -1) if ("") deassign id_1;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd99
) (
    input tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    output logic id_4,
    input wor _id_5,
    input tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10
    , id_13,
    input supply1 id_11
);
  supply1 id_14;
  assign id_4 = id_6;
  always @(id_14 or posedge 1) id_4 = 1;
  wire [-1 : -1  ==  id_5] id_15;
  assign id_13 = "" ? -1'b0 : ~id_3;
  assign id_14 = 1 ? "" * -1'd0 : -1;
  module_0 modCall_1 ();
endmodule
