
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3824675
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 126205 ; free virtual = 229529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.156; parent = 3039.078; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.043 ; gain = 339.770 ; free physical = 126173 ; free virtual = 229499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.125; parent = 3137.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.855 ; gain = 357.582 ; free physical = 126173 ; free virtual = 229499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4127.938; parent = 3154.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.855 ; gain = 357.582 ; free physical = 126173 ; free virtual = 229499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4127.938; parent = 3154.859; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3154.855 ; gain = 0.000 ; free physical = 126188 ; free virtual = 229513
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.574 ; gain = 0.000 ; free physical = 126163 ; free virtual = 229488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3321.574 ; gain = 0.000 ; free physical = 126164 ; free virtual = 229489
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.574 ; gain = 524.301 ; free physical = 126285 ; free virtual = 229611
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.641; parent = 3289.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.574 ; gain = 524.301 ; free physical = 126286 ; free virtual = 229612
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.641; parent = 3289.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.574 ; gain = 524.301 ; free physical = 126286 ; free virtual = 229612
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.458; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.641; parent = 3289.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.574 ; gain = 524.301 ; free physical = 126308 ; free virtual = 229635
Synthesis current peak Physical Memory [PSS] (MB): peak = 2653.783; parent = 2399.634; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.641; parent = 3289.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 249   
+---Registers : 
	               26 Bit    Registers := 251   
	               18 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3321.574 ; gain = 524.301 ; free physical = 126352 ; free virtual = 229700
Synthesis current peak Physical Memory [PSS] (MB): peak = 2778.279; parent = 2524.130; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.641; parent = 3289.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3776.035 ; gain = 978.762 ; free physical = 125850 ; free virtual = 229199
Synthesis current peak Physical Memory [PSS] (MB): peak = 3313.811; parent = 3059.661; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4749.117; parent = 3776.039; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3843.566 ; gain = 1046.293 ; free physical = 125782 ; free virtual = 229131
Synthesis current peak Physical Memory [PSS] (MB): peak = 3368.529; parent = 3114.380; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4816.648; parent = 3843.570; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125460 ; free virtual = 228809
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125493 ; free virtual = 228841
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125499 ; free virtual = 228847
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125519 ; free virtual = 228868
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:46 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125519 ; free virtual = 228868
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125519 ; free virtual = 228868
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125514 ; free virtual = 228862
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3000|
|3     |LUT2   | 10973|
|4     |LUT4   |  6000|
|5     |LUT5   |  4500|
|6     |LUT6   | 14500|
|7     |FDRE   |  9521|
|8     |IBUF   |  8503|
|9     |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 5094.301 ; gain = 2297.027 ; free physical = 125514 ; free virtual = 228862
Synthesis current peak Physical Memory [PSS] (MB): peak = 3407.072; parent = 3152.923; children = 254.181
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6067.383; parent = 5094.305; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 5094.301 ; gain = 2130.309 ; free physical = 125543 ; free virtual = 228891
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 5094.309 ; gain = 2297.027 ; free physical = 125543 ; free virtual = 228892
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5094.309 ; gain = 0.000 ; free physical = 125671 ; free virtual = 229020
INFO: [Netlist 29-17] Analyzing 11504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5094.309 ; gain = 0.000 ; free physical = 125654 ; free virtual = 229002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8503 instances

Synth Design complete, checksum: 585b538f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 5094.309 ; gain = 3389.824 ; free physical = 125920 ; free virtual = 229269
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 5133.344 ; gain = 39.035 ; free physical = 125123 ; free virtual = 228472
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 23:54:22 2025...
