# ğŸš€ RISC-V SoC RTL â†’ GDSII | VSD Program  



Welcome to this repository my **week-by-week progress** through the  
**RISC-V SoC Tapeout Program (VSD)** âš¡.  

In this repository i will upload week by week of my progress in this program of **RISC-V**
from **RTL design to GDSII layout** using **open-source EDA tools**.  

---
## ğŸ¯ Aim to Achieve  

Through this journey, I aim to **design and implement a RISC-V processor** using fully **open-source tools** ğŸ› ï¸.  
The complete flow covers every stage of a modern VLSI design pipeline:  

- âœï¸ **RTL Coding** â†’ Writing clean hardware description in **Verilog**.  
- ğŸ”„ **Synthesis** â†’ Converting RTL into a **netlist** using tools like Yosys.  
- ğŸ§© **Standard Cell Mapping** â†’ Binding logic into reusable **library cells**.  
- ğŸ—ï¸ **Physical Design** â†’ Floorplanning, placement, and clock tree synthesis (CTS).  
- ğŸ›£ï¸ **Routing** â†’ Signal & power routing for chip connectivity.  
- â±ï¸ **Timing Analysis (STA)** â†’ Ensuring the design meets all timing requirements.  

ğŸ‘‰ The ultimate goal: **a silicon-ready GDSII** representation of a working RISC-V SoC ğŸš€.  

---

## ğŸ“… Weekly Progress REPORT  

| Week | Task | Description | Status |
|------|------|-------------|--------|
| 0ï¸âƒ£ | [Task 1] | Installed and tested tools *(Icarus Verilog, Yosys, GTKWave)* | âœ… Completed |

---

## ğŸ’¡ Key Learnings  
- Setup and verification of **open-source EDA tools**.  
- Basics of **RTL â†’ synthesis â†’ GDS flow**.  
- Getting ready for deeper VLSI experiments ğŸš€.  

---

## ğŸ› ï¸ Tools & Tech  
- Verilog  
- Yosys  
- GTKWave  
- Open-Source ASIC Flow  

---

## ğŸ™ Acknowledgments  
Grateful to **Kunal Ghosh** and the **VSD team** for running this initiative,  
and to **RISC-V International, ISM, VSI, and Efabless** for their contributions ğŸŒŸ.  

---

## ğŸŒ Connect with Me  
- GitHub: [Elitealeinx](https://github.com/Elitealeinx)  
- LinkedIn: *Add your profile here*  
