{"vcs1":{"timestamp_begin":1741876177.371447988, "rt":6.72, "ut":6.40, "st":0.26}}
{"vcselab":{"timestamp_begin":1741876184.174112365, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741876184.519109475, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741876177.058187107}
{"VCS_COMP_START_TIME": 1741876177.058187107}
{"VCS_COMP_END_TIME": 1741876184.882105087}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 375248}}
{"vcselab": {"peak_mem": 174728}}
