<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/jenn/quad/quad_fpga/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="20" />
   <wvobject fp_name="/testbench/clk_12mhz" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_12mhz</obj_property>
      <obj_property name="ObjectShortName">clk_12mhz</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/fastclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fastclk</obj_property>
      <obj_property name="ObjectShortName">fastclk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ssel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ssel</obj_property>
      <obj_property name="ObjectShortName">ssel</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/sclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sclk</obj_property>
      <obj_property name="ObjectShortName">sclk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/mosi" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mosi</obj_property>
      <obj_property name="ObjectShortName">mosi</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/miso" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">miso</obj_property>
      <obj_property name="ObjectShortName">miso</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/\pcms(0)\/pcm/pulse_width_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pulse_width_reg[11:0]</obj_property>
      <obj_property name="ObjectShortName">pulse_width_reg[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/next_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">next_state</obj_property>
      <obj_property name="ObjectShortName">next_state</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/rd_data_ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data_ready</obj_property>
      <obj_property name="ObjectShortName">rd_data_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/mem/regs/regs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regs[0:127]</obj_property>
      <obj_property name="ObjectShortName">regs[0:127]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/pcm_array" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pcm_array[0:3]</obj_property>
      <obj_property name="ObjectShortName">pcm_array[0:3]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <wvobject fp_name="/testbench/uut/pcm_array[0]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">pcm_array[0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/pcm_array[1]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">pcm_array[1]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/pcm_array[2]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">pcm_array[2]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/pcm_array[3]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">pcm_array[3]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/testbench/pcm_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pcm_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">pcm_out[3:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/\pcms(0)\/pcm/pulse_width" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pulse_width[9:0]</obj_property>
      <obj_property name="ObjectShortName">pulse_width[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/\pcms(0)\/pcm/pcm_out_reg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pcm_out_reg</obj_property>
      <obj_property name="ObjectShortName">pcm_out_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/\pcms(0)\/pcm/pulse_width_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pulse_width_reg[11:0]</obj_property>
      <obj_property name="ObjectShortName">pulse_width_reg[11:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/\pcms(0)\/pcm/pcm_count" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pcm_count[11:0]</obj_property>
      <obj_property name="ObjectShortName">pcm_count[11:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/idle_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">idle_counter[17:0]</obj_property>
      <obj_property name="ObjectShortName">idle_counter[17:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/clk_1mhz_cnt" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_1mhz_cnt</obj_property>
      <obj_property name="ObjectShortName">clk_1mhz_cnt</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/clk_1mhz" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_1mhz</obj_property>
      <obj_property name="ObjectShortName">clk_1mhz</obj_property>
   </wvobject>
</wave_config>
