<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed Nov 25 10:17:19 PST 2015</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2015WW48</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr10</sip_relver>
  <sip_relname>ALL_2015WW48_R1p0_PICr10</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>2050</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1204688340">1204688340 "FWD (PCR) Gen2.1r5: Implementat IOSF Sideband Parity support in SBR and SBE"</a>: 
        Sideband router has the support to generate and check parity at the router boundary, as described in the SBR Spec. 
            </dd> 
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=1404239155">1404239155 "FWD (PCR) Dynamically toggle cg_cgctrl[15] and/or cg_cgovrd[0] to force the ISM at active"</a>:
        Dynamically toggling the cgctrl and cgovrd signals require the addition of synchronizers to eliminate the extra latency, requested by the 10nm server team. 
            </dd> 
      <dd>3. <a href="https://hsdes.intel.com/home/default.html#article?id=1404296426">1404296426 "FWD (SBR) Sub IPs versions required for CNL B0 SIPs"</a>:
        Updated the DFX plugins subIP to the recommended "DFx Secure Plugin_1.0_v4" version.
            </dd>
      <dd>4. <a href="https://hsdes.intel.com/home/default.html#article?id=1404359750">1404359750 "FWD (PCR) Add synchronizer to LCG/DFx ctrl - SBR"</a>:
        Added doublesync synchronizers to LCG and DFX ctrl pins to avoid CDC issues.
            </dd>
      <dd>5. <a href="https://hsdes.intel.com/home/default.html#article?id=1404377972">1404377972 "FWD (PCR) Enable the automated generation of TAP RDL files through Dynamo"</a>:
        The TAP RDL files are now automated/generated through Dynamo and parameterized/configured to each router.
            </dd>
      <dd>6. <a href="https://hsdes.intel.com/home/default.html#article?id=1404395529">1404395529 "FWD (PCR) Please enable metastability in IP regression"</a>:
        The SB is set up such that the simulations and the tools, both use process specific CTECH cells with metastability enabled in regressions and the regressions results are clean. This PCR also required the CTECH versions to be updated.
            </dd>
      <dd>7. <a href="https://hsdes.intel.com/home/default.html#article?id=1504052102">1504052102 "FWD [CNPLP] Lintra violation on sbr visa_ulm"</a>:
        Made the required changes to the visa/run/run_sbr script, to enable the automated generation of the requested waivers, upon running the visa insertion scripts for the routers.
            </dd>
      <dd>8. <a href="https://hsdes.intel.com/home/default.html#article?id=1504071199">1504071199 "FWD sbr cdc waiver enhancement"</a>:
        Modified the CDC waiver to be more generic.
            </dd>
      <dd>9. <a href="https://hsdes.intel.com/home/default.html#article?id=1706519383">1706519383 "Increase the range of the CLKFREQ parameter (currently restricted to 1GHz)"</a>:
        Increased the max value of the CLKFREQ parameter from 1GHZ to 10GHz.
            </dd>
      <dd>10. <a href="https://hsdes.intel.com/home/default.html#article?id=1403912533">1403912533 "FWD (PCR) CNP RTL(0/0.5/0.8/1.0) VISA requirement for SIP and HIP"</a>:
            Ace based Visa runs can now be run on sideband router using the modified HDL file specific for this tool. 
         </dd>
      <dd>11. <a href="https://hsdes.intel.com/home/default.html#article?id=1404538731">1404538731 "FWD IOSF_SB timing does not pass Top20 checks "</a>:
            Added false paths, related to cross frequency paths that include pgcb as one of the clocks.
         </dd>
      <dd>12. <a href="https://hsdes.intel.com/home/default.html#article?id=1404535724">1404535724 "Add false path through a PGCB isolation cell for PGCB enabled configs (Filed by KBP)"</a>:
            Added the suggested false path to PGCB enabled configs
         </dd>
      <dd>13. <a href="https://hsdes.intel.com/home/default.html#article?id=1404407125">1404407125 "regression failures with xbar enabled"</a>:
            This should enable full functionality of the router crossbar feature including MI aggregation. 
         </dd>
      <dd>14. <a href="https://hsdes.intel.com/home/default.html#article?id=1404407147">1404407147 "regression failure in random cfg due to missing ip_idle term in the logic expression for cg_inprogress (may affect pok)"</a>:
            Addressed the pok related issue by modifying the cg_inprogress equation.
         </dd>
      <dd>15. <a href="https://hsdes.intel.com/home/default.html#article?id=1504028558">1504028558 "[Global TFM PCR] uprev EFFM flow to EFFM 2015.23"</a>:
            Sideband Router is updated to the new EFFM flow 2015.23 version
         </dd>         
   </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
   <p>None</p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2015WW47" version of SVC in IRR</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12904&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12904&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0
              </a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
