#Trace 0, Frame 1
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[1]:                              Linear(&a)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
HD_Reg[0]:                                         Transition(NULL,&a)
HD_Reg[1]:                                         Transition(NULL,&b)
HD_Reg[2]:                                         Transition(NULL,&rnd)
HD_Reg[3]:                                         Transition(NULL,&table)
HD_Reg[8]:                                         Transition(NULL,&c)
HD_Reg[9]:                                         Transition(NULL,&a)
HD_Reg[10]:                                        Transition(NULL,&b)
HD_Reg[11]:                                        Transition(NULL,&table)
HD_DecodePort[1]:                                  Transition(NULL,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,NULL)
#End of Trace 0, Frame 1

#Trace 0, Frame 2
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[1]:                              Linear(&b)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[8]:                                         Transition(&c,NULL)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
HD_PipeReg1:                                       Transition(NULL,&a)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,NULL,NULL,NULL)
#End of Trace 0, Frame 2

#Trace 0, Frame 3
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[1]:                              Linear(&a)
MemData:                                           Full(a0)
MemRdBuf:                                          Full(a0)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
HD_PipeReg1:                                       Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&b)
HD_MemData:                                        Transition(NULL,a0)
HD_MemRdBuf:                                       Transition(NULL,a0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,NULL,&a,NULL)
#End of Trace 0, Frame 3

#Trace 0, Frame 4
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[1]:                              Linear(&b)
MemData:                                           Full(b0)
MemRdBuf:                                          Full(b0)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,NULL)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(NULL,a0)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
HD_PipeReg1:                                       Transition(&b,&a)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
PrevMemData:                                       Full(a0)
HD_MemData:                                        Transition(a0,b0)
PrevMemRdBuf:                                      Full(a0)
HD_MemRdBuf:                                       Transition(a0,b0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,NULL,&b,NULL)
#End of Trace 0, Frame 4

#Trace 0, Frame 5
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
MemData:                                           Full(a1)
MemRdBuf:                                          Full(a1)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(NULL,b0)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
HD_PipeReg1:                                       Transition(&a,&b)
HD_DecodePort[0]:                                  Transition(NULL,&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,NULL)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(NULL,a0)
PrevMemData:                                       Full(b0)
HD_MemData:                                        Transition(b0,a1)
PrevMemRdBuf:                                      Full(b0)
HD_MemRdBuf:                                       Transition(b0,a1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,NULL,&a,NULL)
#End of Trace 0, Frame 5

#Trace 0, Frame 6
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b0)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b0)
MemData:                                           Full(b1)
MemRdBuf:                                          Full(b1)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,NULL)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(NULL,a1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition(NULL,a0)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a0)
HD_DecodePort[2]:                                  Transition(a0,b0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,b0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,a0)
PrevMemData:                                       Full(a1)
HD_MemData:                                        Transition(a1,b1)
PrevMemRdBuf:                                      Full(a1)
HD_MemRdBuf:                                       Transition(a1,b1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&b,NULL)
#End of Trace 0, Frame 6

#Trace 0, Frame 7
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(logb0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b0)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(loga0)
GlitchyDecodePort[1]:                              Linear(loga0)
GlitchyDecodePort[2]:                              Linear(logb0)
MemData:                                           Full(loga0)
MemRdBuf:                                          Full(loga0)
Reg[0]^Reg[1]:                                     Transition(loga0,logb0)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,loga0)
HD_Reg[1]:                                         Transition(&b,logb0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(NULL,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,b0)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga0)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb0)
PrevDecodePort[2]:                                 Linear(b0)
HD_DecodePort[2]:                                  Transition(b0,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0,logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb0,loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb0,b0)
PrevMemData:                                       Full(b1)
HD_MemData:                                        Transition(b1,loga0)
PrevMemRdBuf:                                      Full(b1)
HD_MemRdBuf:                                       Transition(b1,loga0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b0,&table,a0)
#End of Trace 0, Frame 7

#Trace 0, Frame 8
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(logb0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0,logb0)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(logb0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0)
HD_Reg[1]:                                         Transition(logb0,logb0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b0)
HD_PipeReg1:                                       Transition(&table,loga0)
HD_PipeReg2:                                       Transition(b0,logb0)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,loga0)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,logb0)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,loga0)
PrevMemData:                                       Full(loga0)
HD_MemData:                                        Transition(loga0,logb0)
PrevMemRdBuf:                                      Full(loga0)
HD_MemRdBuf:                                       Transition(loga0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb0,&table,b0)
#End of Trace 0, Frame 8

#Trace 0, Frame 9
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(logb0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(logb0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(loga0+logb0)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0,logb0)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(logb0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0)
HD_Reg[1]:                                         Transition(logb0,logb0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga0,loga0)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,logb0)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,NULL)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,loga0)
HD_ALU_output:                                     Transition(NULL,loga0+logb0)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb0,loga0,logb0)
#End of Trace 0, Frame 9

#Trace 0, Frame 10
Reg[0]:                                            Full(loga0+logb0)
Reg[1]:                                            Full(250)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb0)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(250)
GlitchyDecodePort[0]:                              Linear(250)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(250)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0+logb0,250)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(logb0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0+logb0)
HD_Reg[1]:                                         Transition(logb0,250)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga0,logb0)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(logb0)
HD_DecodePort[0]:                                  Transition(logb0,250)
GlitchyDecodePort[0]^DecodePort0:                  Transition(250,250)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(250,logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(loga0+logb0)
HD_ALU_output:                                     Transition(loga0+logb0,250)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb0,logb0,loga0,logb0)
#End of Trace 0, Frame 10

#Trace 0, Frame 11
Reg[0]:                                            Full(loga0+logb0)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga0+logb0)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga0+logb0)
GlitchyDecodePort[0]:                              Linear(loga0+logb0)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(256)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0+logb0,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0)
PrevReg[1]:                                        Linear(250)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0,loga0+logb0)
HD_Reg[1]:                                         Transition(250,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb0)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(logb0,250)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(250)
HD_DecodePort[0]:                                  Transition(250,loga0+logb0)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga0+logb0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb0,loga0+logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb0,250)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,loga0+logb0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb0,logb0,logb0)
#End of Trace 0, Frame 11

#Trace 0, Frame 12
Reg[0]:                                            Full(loga0+logb0+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0+logb0)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga0+logb0+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga0+logb0+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga0+logb0+256)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0+logb0+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0,loga0+logb0+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(250,loga0+logb0)
HD_PipeReg2:                                       Transition(logb0,256)
PrevDecodePort[0]:                                 Linear(loga0+logb0)
HD_DecodePort[0]:                                  Transition(loga0+logb0,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga0+logb0)
HD_DecodePort[2]:                                  Transition(loga0+logb0,loga0+logb0+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga0+logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0+logb0+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0+logb0+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga0+logb0+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga0+logb0)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga0+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0+logb0,256,250,logb0)
#End of Trace 0, Frame 12

#Trace 0, Frame 13
Reg[0]:                                            Full(loga0+logb0+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga0+logb0+256)
DecodePort[0]:                                     Linear(loga0+logb0+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb0+256)
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga0+logb0+256)
MemData:                                           Full(logb0)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga0+logb0+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0+256,loga0+logb0+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0+logb0)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga0+logb0,&table)
HD_PipeReg2:                                       Transition(256,loga0+logb0+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga0+logb0+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a0)
PrevDecodePort[2]:                                 Linear(loga0+logb0+256)
HD_DecodePort[2]:                                  Transition(loga0+logb0+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb0+256,loga0+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb0+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,loga0+logb0+256)
Prev_ALU_output:                                   Linear(loga0+logb0+256)
HD_ALU_output:                                     Transition(loga0+logb0+256,loga0+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga0+logb0+256,loga0+logb0,256)
#End of Trace 0, Frame 13

#Trace 0, Frame 14
Reg[0]:                                            Full(loga0+logb0+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(loga0+logb0+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb0+256)
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga0+logb0+256)
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(loga0+logb0+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0+256,loga0+logb0+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga0+logb0+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga0+logb0+256,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb0+256)
HD_DecodePort[0]:                                  Transition(loga0+logb0+256,loga0+logb0+256)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb0+256,loga0+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb0+256,loga0+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga0+logb0+256)
HD_ALU_output:                                     Transition(loga0+logb0+256,loga0+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,exp(loga0+logb0))
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,loga0+logb0+256)
#End of Trace 0, Frame 14

#Trace 0, Frame 15
Reg[0]:                                            Full(loga0+logb0+256)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(a0)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb0+256)
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a0)
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(loga0+logb0+256,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(a0,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0+256,loga0+logb0+256)
HD_Reg[1]:                                         Transition(256,exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,a0)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb0+256)
HD_DecodePort[0]:                                  Transition(loga0+logb0+256,a0)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb0+256,a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb0+256,loga0+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga0+logb0+256)
HD_ALU_output:                                     Transition(loga0+logb0+256,-a0)
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,a0)
#End of Trace 0, Frame 15

#Trace 0, Frame 16
Reg[0]:                                            Full(-a0)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(a0)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(-a0)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(exp(loga0+logb0))
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb0+256)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(a0)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb0+256,-a0)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(a0,32)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,a0)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(a0)
HD_DecodePort[0]:                                  Transition(a0,-a0)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga0+logb0),-a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga0+logb0),a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a0)
HD_ALU_output:                                     Transition(-a0,32)
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(a0,a0,&table,a0)
#End of Trace 0, Frame 16

#Trace 0, Frame 17
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b0)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a0)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b0)
DecodePort[1]:                                     Linear(-a0>>32)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(-a0>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a0>>32)
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,b0)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b0,b0)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(a0)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(a0,-a0)
HD_PipeReg2:                                       Transition(a0,32)
PrevDecodePort[0]:                                 Linear(-a0)
HD_DecodePort[0]:                                  Transition(-a0,b0)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a0>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,b0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,-a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a0>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a0>>32)
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a0,32,a0,a0)
#End of Trace 0, Frame 17

#Trace 0, Frame 18
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b0&(-a0>>32))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(-a0>>32)
DecodePort[0]:                                     Linear(b0&(-a0>>32))
DecodePort[1]:                                     Linear(b0&(-a0>>32))
GlitchyDecodePort[0]:                              Linear(b0&(-a0>>32))
GlitchyDecodePort[1]:                              Linear(b0&(-a0>>32))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(b0&(-a0>>32))
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,b0&(-a0>>32))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b0)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b0,b0&(-a0>>32))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a0)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a0,b0)
HD_PipeReg2:                                       Transition(32,-a0>>32)
PrevDecodePort[0]:                                 Linear(b0)
HD_DecodePort[0]:                                  Transition(b0,b0&(-a0>>32))
PrevDecodePort[1]:                                 Linear(-a0>>32)
HD_DecodePort[1]:                                  Transition(-a0>>32,b0&(-a0>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a0>>32),b0&(-a0>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a0>>32),b0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b0&(-a0>>32),b0&(-a0>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b0&(-a0>>32),-a0>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a0>>32)
HD_ALU_output:                                     Transition(-a0>>32,b0&(-a0>>32))
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,-a0>>32,-a0,32)
#End of Trace 0, Frame 18

#Trace 0, Frame 19
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b0&(-a0>>32))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(b0&(-a0>>32))
DecodePort[0]:                                     Linear(b0&(-a0>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b0&(-a0>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b0&(-a0>>32)))
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,b0&(-a0>>32))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b0&(-a0>>32))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b0&(-a0>>32),b0&(-a0>>32))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(-a0>>32)
HD_PipeReg1:                                       Transition(b0,b0)
HD_PipeReg2:                                       Transition(-a0>>32,b0&(-a0>>32))
PrevDecodePort[0]:                                 Linear(b0&(-a0>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a0>>32),b0&(-a0>>32))
PrevDecodePort[1]:                                 Linear(b0&(-a0>>32))
HD_DecodePort[1]:                                  Transition(b0&(-a0>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a0>>32),b0&(-a0>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a0>>32),b0&(-a0>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b0&(-a0>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(b0&(-a0>>32))
HD_ALU_output:                                     Transition(b0&(-a0>>32),-(b0&(-a0>>32)))
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,b0&(-a0>>32),b0,-a0>>32)
#End of Trace 0, Frame 19

#Trace 0, Frame 20
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-(b0&(-a0>>32)))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a0>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b0&(-a0>>32)))
DecodePort[1]:                                     Linear(exp(loga0+logb0))
GlitchyDecodePort[0]:                              Linear(-(b0&(-a0>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga0+logb0))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b0&(-a0>>32))>>32)
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,-(b0&(-a0>>32)))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b0&(-a0>>32))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b0&(-a0>>32),-(b0&(-a0>>32)))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(b0&(-a0>>32))
HD_PipeReg1:                                       Transition(b0,-(b0&(-a0>>32)))
HD_PipeReg2:                                       Transition(b0&(-a0>>32),32)
PrevDecodePort[0]:                                 Linear(b0&(-a0>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a0>>32),-(b0&(-a0>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga0+logb0))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b0&(-a0>>32)),b0&(-a0>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga0+logb0),exp(loga0+logb0))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga0+logb0),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a0>>32)))
HD_ALU_output:                                     Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a0>>32)),32,b0,b0&(-a0>>32))
#End of Trace 0, Frame 20

#Trace 0, Frame 21
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-(b0&(-a0>>32))>>32)
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a0>>32))>>32)
PipeReg2:                                          Full(exp(loga0+logb0))
DecodePort[0]:                                     Linear(-a0>>32)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(-a0>>32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a0*b0))
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,-(b0&(-a0>>32))>>32)
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-(b0&(-a0>>32)))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a0>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga0+logb0))
PrevDecodePort[0]:                                 Linear(-(b0&(-a0>>32)))
HD_DecodePort[0]:                                  Transition(-(b0&(-a0>>32)),-a0>>32)
PrevDecodePort[1]:                                 Linear(exp(loga0+logb0))
HD_DecodePort[1]:                                  Transition(exp(loga0+logb0),&table)
HD_DecodePort[2]:                                  Transition(NULL,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a0>>32,-(b0&(-a0>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,exp(loga0+logb0))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,a1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a0>>32))>>32)
HD_ALU_output:                                     Transition(-(b0&(-a0>>32))>>32,(a0*b0))
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a0>>32))>>32,exp(loga0+logb0),-(b0&(-a0>>32)),32)
#End of Trace 0, Frame 21

#Trace 0, Frame 22
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(exp(loga0+logb0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(exp(loga0+logb0))
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b1)
GlitchyDecodePort[0]:                              Linear(exp(loga0+logb0))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full((a0*b0))
MemData:                                           Full(exp(loga0+logb0))
MemRdBuf:                                          Full(exp(loga0+logb0))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,exp(loga0+logb0))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-(b0&(-a0>>32))>>32)
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),exp(loga0+logb0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-(b0&(-a0>>32))>>32,(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a0>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga0+logb0))
HD_PipeReg1:                                       Transition(-(b0&(-a0>>32))>>32,&table)
HD_PipeReg2:                                       Transition(exp(loga0+logb0),a1)
PrevDecodePort[0]:                                 Linear(-a0>>32)
HD_DecodePort[0]:                                  Transition(-a0>>32,exp(loga0+logb0))
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a1)
HD_DecodePort[2]:                                  Transition(a1,b1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga0+logb0),exp(loga0+logb0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga0+logb0),-a0>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,b1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,a1)
Prev_ALU_output:                                   Linear((a0*b0))
HD_ALU_output:                                     Transition((a0*b0),(a0*b0))
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),exp(loga0+logb0))
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),exp(loga0+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,-(b0&(-a0>>32))>>32,exp(loga0+logb0))
#End of Trace 0, Frame 22

#Trace 0, Frame 23
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b1)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(loga1)
GlitchyDecodePort[1]:                              Linear(loga1)
GlitchyDecodePort[2]:                              Linear(logb1)
ALU_output:                                        Full((a0*b0))
MemData:                                           Full(loga1)
MemRdBuf:                                          Full(loga1)
Reg[0]^Reg[1]:                                     Transition(loga1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(exp(loga0+logb0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,loga1)
HD_Reg[1]:                                         Transition(exp(loga0+logb0),logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,b1)
PrevDecodePort[0]:                                 Linear(exp(loga0+logb0))
HD_DecodePort[0]:                                  Transition(exp(loga0+logb0),loga1)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb1)
PrevDecodePort[2]:                                 Linear(b1)
HD_DecodePort[2]:                                  Transition(b1,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1,exp(loga0+logb0))
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1,logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb1,loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb1,b1)
Prev_ALU_output:                                   Linear((a0*b0))
HD_ALU_output:                                     Transition((a0*b0),(a0*b0))
PrevMemData:                                       Full(exp(loga0+logb0))
HD_MemData:                                        Transition(exp(loga0+logb0),loga1)
PrevMemRdBuf:                                      Full(exp(loga0+logb0))
HD_MemRdBuf:                                       Transition(exp(loga0+logb0),loga1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b1,&table,a1)
#End of Trace 0, Frame 23

#Trace 0, Frame 24
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full((a0*b0))
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b1)
HD_PipeReg1:                                       Transition(&table,loga1)
HD_PipeReg2:                                       Transition(b1,logb1)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,loga1)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,logb1)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,loga1)
Prev_ALU_output:                                   Linear((a0*b0))
HD_ALU_output:                                     Transition((a0*b0),(a0*b0))
PrevMemData:                                       Full(loga1)
HD_MemData:                                        Transition(loga1,logb1)
PrevMemRdBuf:                                      Full(loga1)
HD_MemRdBuf:                                       Transition(loga1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb1,&table,b1)
#End of Trace 0, Frame 24

#Trace 0, Frame 25
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(loga1+logb1)
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga1,loga1)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,logb1)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,NULL)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,loga1)
Prev_ALU_output:                                   Linear((a0*b0))
HD_ALU_output:                                     Transition((a0*b0),loga1+logb1)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb1,loga1,logb1)
#End of Trace 0, Frame 25

#Trace 0, Frame 26
Reg[0]:                                            Full(loga1+logb1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb1)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(logb1)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(250)
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1+logb1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1+logb1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga1,logb1)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb1,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb1,logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(loga1+logb1)
HD_ALU_output:                                     Transition(loga1+logb1,250)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb1,logb1,loga1,logb1)
#End of Trace 0, Frame 26

#Trace 0, Frame 27
Reg[0]:                                            Full(loga1+logb1)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga1+logb1)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga1+logb1)
GlitchyDecodePort[0]:                              Linear(loga1+logb1)
GlitchyDecodePort[1]:                              Linear(b1)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(256)
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1+logb1,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1,loga1+logb1)
HD_Reg[1]:                                         Transition(logb1,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb1)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(logb1,250)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,loga1+logb1)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga1+logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb1,loga1+logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb1,logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1,256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,loga1+logb1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb1,logb1,logb1)
#End of Trace 0, Frame 27

#Trace 0, Frame 28
Reg[0]:                                            Full(loga1+logb1+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1+logb1)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga1+logb1+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga1+logb1+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga1+logb1+256)
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1+logb1+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1,loga1+logb1+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(250,loga1+logb1)
HD_PipeReg2:                                       Transition(logb1,256)
PrevDecodePort[0]:                                 Linear(loga1+logb1)
HD_DecodePort[0]:                                  Transition(loga1+logb1,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga1+logb1)
HD_DecodePort[2]:                                  Transition(loga1+logb1,loga1+logb1+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga1+logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1+logb1+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1+logb1+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga1+logb1+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga1+logb1)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga1+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1+logb1,256,250,logb1)
#End of Trace 0, Frame 28

#Trace 0, Frame 29
Reg[0]:                                            Full(loga1+logb1+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga1+logb1+256)
DecodePort[0]:                                     Linear(loga1+logb1+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(loga1+logb1+256)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga1+logb1+256)
MemData:                                           Full(logb1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(loga1+logb1+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1+256,loga1+logb1+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1+logb1)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga1+logb1,&table)
HD_PipeReg2:                                       Transition(256,loga1+logb1+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga1+logb1+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a1)
PrevDecodePort[2]:                                 Linear(loga1+logb1+256)
HD_DecodePort[2]:                                  Transition(loga1+logb1+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb1+256,loga1+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb1+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,loga1+logb1+256)
Prev_ALU_output:                                   Linear(loga1+logb1+256)
HD_ALU_output:                                     Transition(loga1+logb1+256,loga1+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga1+logb1+256,loga1+logb1,256)
#End of Trace 0, Frame 29

#Trace 0, Frame 30
Reg[0]:                                            Full(loga1+logb1+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(loga1+logb1+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(loga1+logb1+256)
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga1+logb1+256)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(loga1+logb1+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1+256,loga1+logb1+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga1+logb1+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga1+logb1+256,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb1+256)
HD_DecodePort[0]:                                  Transition(loga1+logb1+256,loga1+logb1+256)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb1+256,loga1+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb1+256,loga1+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga1+logb1+256)
HD_ALU_output:                                     Transition(loga1+logb1+256,loga1+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,exp(loga1+logb1))
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,loga1+logb1+256)
#End of Trace 0, Frame 30

#Trace 0, Frame 31
Reg[0]:                                            Full(loga1+logb1+256)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(loga1+logb1+256)
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a1)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(loga1+logb1+256,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1+256,loga1+logb1+256)
HD_Reg[1]:                                         Transition(256,exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb1+256)
HD_DecodePort[0]:                                  Transition(loga1+logb1+256,&table)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb1+256,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb1+256,loga1+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga1+logb1+256)
HD_ALU_output:                                     Transition(loga1+logb1+256,-a1)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 31

#Trace 0, Frame 32
Reg[0]:                                            Full(-a1)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(-a1)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(exp(loga1+logb1))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb1+256)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb1+256,-a1)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a1)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga1+logb1),-a1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga1+logb1),&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a1)
HD_ALU_output:                                     Transition(-a1,32)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 32

#Trace 0, Frame 33
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a1)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b1)
DecodePort[1]:                                     Linear(-a1>>32)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(-a1>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a1>>32)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,-a1)
HD_PipeReg2:                                       Transition(a1,32)
PrevDecodePort[0]:                                 Linear(-a1)
HD_DecodePort[0]:                                  Transition(-a1,b1)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a1>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,b1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,-a1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a1>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a1>>32)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a1,32,&table,a1)
#End of Trace 0, Frame 33

#Trace 0, Frame 34
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1&(-a1>>32))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(-a1>>32)
DecodePort[0]:                                     Linear(b1&(-a1>>32))
DecodePort[1]:                                     Linear(b1&(-a1>>32))
GlitchyDecodePort[0]:                              Linear(b1&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(b1&(-a1>>32))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(b1&(-a1>>32))
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1&(-a1>>32))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1,b1&(-a1>>32))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a1)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a1,b1)
HD_PipeReg2:                                       Transition(32,-a1>>32)
PrevDecodePort[0]:                                 Linear(b1)
HD_DecodePort[0]:                                  Transition(b1,b1&(-a1>>32))
PrevDecodePort[1]:                                 Linear(-a1>>32)
HD_DecodePort[1]:                                  Transition(-a1>>32,b1&(-a1>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a1>>32),b1&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a1>>32),b1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1&(-a1>>32),b1&(-a1>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1&(-a1>>32),-a1>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a1>>32)
HD_ALU_output:                                     Transition(-a1>>32,b1&(-a1>>32))
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,-a1>>32,-a1,32)
#End of Trace 0, Frame 34

#Trace 0, Frame 35
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(b1&(-a1>>32))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(b1&(-a1>>32))
DecodePort[0]:                                     Linear(b1&(-a1>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b1&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b1&(-a1>>32)))
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,b1&(-a1>>32))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1&(-a1>>32))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1&(-a1>>32),b1&(-a1>>32))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(-a1>>32)
HD_PipeReg1:                                       Transition(b1,b1)
HD_PipeReg2:                                       Transition(-a1>>32,b1&(-a1>>32))
PrevDecodePort[0]:                                 Linear(b1&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a1>>32),b1&(-a1>>32))
PrevDecodePort[1]:                                 Linear(b1&(-a1>>32))
HD_DecodePort[1]:                                  Transition(b1&(-a1>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a1>>32),b1&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a1>>32),b1&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b1&(-a1>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(b1&(-a1>>32))
HD_ALU_output:                                     Transition(b1&(-a1>>32),-(b1&(-a1>>32)))
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,b1&(-a1>>32),b1,-a1>>32)
#End of Trace 0, Frame 35

#Trace 0, Frame 36
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(-(b1&(-a1>>32)))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a1>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b1&(-a1>>32)))
DecodePort[1]:                                     Linear(exp(loga1+logb1))
GlitchyDecodePort[0]:                              Linear(-(b1&(-a1>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga1+logb1))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b1&(-a1>>32))>>32)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,-(b1&(-a1>>32)))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(b1&(-a1>>32))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(b1&(-a1>>32),-(b1&(-a1>>32)))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(b1&(-a1>>32))
HD_PipeReg1:                                       Transition(b1,-(b1&(-a1>>32)))
HD_PipeReg2:                                       Transition(b1&(-a1>>32),32)
PrevDecodePort[0]:                                 Linear(b1&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a1>>32),-(b1&(-a1>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga1+logb1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b1&(-a1>>32)),b1&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga1+logb1),exp(loga1+logb1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga1+logb1),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b1&(-a1>>32)))
HD_ALU_output:                                     Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a1>>32)),32,b1,b1&(-a1>>32))
#End of Trace 0, Frame 36

#Trace 0, Frame 37
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full(-(b1&(-a1>>32))>>32)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a1>>32))>>32)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(-a1>>32)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(-a1>>32)
GlitchyDecodePort[1]:                              Linear(exp(loga1+logb1))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a1*b1))
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,-(b1&(-a1>>32))>>32)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(-(b1&(-a1>>32)))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a1>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(-(b1&(-a1>>32)))
HD_DecodePort[0]:                                  Transition(-(b1&(-a1>>32)),-a1>>32)
PrevDecodePort[1]:                                 Linear(exp(loga1+logb1))
HD_DecodePort[1]:                                  Transition(exp(loga1+logb1),&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a1>>32,-(b1&(-a1>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga1+logb1),&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga1+logb1),exp(loga1+logb1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b1&(-a1>>32))>>32)
HD_ALU_output:                                     Transition(-(b1&(-a1>>32))>>32,(a1*b1))
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32)),32)
#End of Trace 0, Frame 37

#Trace 0, Frame 38
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a1>>32))>>32)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(exp(loga1+logb1))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(exp(loga1+logb1))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&a)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear(-(b1&(-a1>>32))>>32)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition(-(b1&(-a1>>32))>>32,(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a1>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(-a1>>32)
HD_DecodePort[0]:                                  Transition(-a1>>32,exp(loga1+logb1))
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga1+logb1),exp(loga1+logb1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga1+logb1),-a1>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a1*b1))
HD_ALU_output:                                     Transition((a1*b1),&a)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))
#End of Trace 0, Frame 38

#Trace 0, Frame 39
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(exp(loga1+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a1>>32))>>32)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,exp(loga1+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,&a)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),exp(loga1+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a1>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(exp(loga1+logb1))
HD_DecodePort[0]:                                  Transition(exp(loga1+logb1),32)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,exp(loga1+logb1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&a)
HD_ALU_output:                                     Transition(&a,&b)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))
#End of Trace 0, Frame 39

#Trace 0, Frame 40
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a1>>32))>>32)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(a1)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(a1)
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(exp(loga1+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(exp(loga1+logb1),&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a1>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,a1)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(a1,a1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(a1,32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))
#End of Trace 0, Frame 40

#Trace 0, Frame 41
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a1)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga1+logb1))
MemRdBuf:                                          Full(exp(loga1+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(32,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a1)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a1>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(-(b1&(-a1>>32))>>32,&a)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(a1)
HD_DecodePort[0]:                                  Transition(a1,32)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,a1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))
#End of Trace 0, Frame 41

#Trace 0, Frame 42
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full(exp(loga1+logb1))
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(a2)
MemRdBuf:                                          Full(a2)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a1,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(&a,&b)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),exp(loga1+logb1))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,a2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga1+logb1))
HD_MemData:                                        Transition(exp(loga1+logb1),a2)
PrevMemRdBuf:                                      Full(exp(loga1+logb1))
HD_MemRdBuf:                                       Transition(exp(loga1+logb1),a2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,exp(loga1+logb1),&a,exp(loga1+logb1))
#End of Trace 0, Frame 42

#Trace 0, Frame 43
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(32)
ALU_output:                                        Full(&table)
MemData:                                           Full(b2)
MemRdBuf:                                          Full(b2)
Reg[0]^Reg[1]:                                     Transition(&a,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear(exp(loga1+logb1))
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition(exp(loga1+logb1),a2)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a2)
HD_DecodePort[2]:                                  Transition(a2,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(32,32)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(32,a2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(a2)
HD_MemData:                                        Transition(a2,b2)
PrevMemRdBuf:                                      Full(a2)
HD_MemRdBuf:                                       Transition(a2,b2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&b,exp(loga1+logb1))
#End of Trace 0, Frame 43

#Trace 0, Frame 44
Reg[0]:                                            Full(loga2)
Reg[1]:                                            Full(logb2)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b2)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(loga2)
GlitchyDecodePort[1]:                              Linear(loga2)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga2)
MemRdBuf:                                          Full(loga2)
Reg[0]^Reg[1]:                                     Transition(loga2,logb2)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,loga2)
HD_Reg[1]:                                         Transition(&b,logb2)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,b2)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga2)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb2)
PrevDecodePort[2]:                                 Linear(32)
HD_DecodePort[2]:                                  Transition(32,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2,logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,32)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b2)
HD_MemData:                                        Transition(b2,loga2)
PrevMemRdBuf:                                      Full(b2)
HD_MemRdBuf:                                       Transition(b2,loga2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b2,&table,a2)
#End of Trace 0, Frame 44

#Trace 0, Frame 45
Reg[0]:                                            Full(loga2)
Reg[1]:                                            Full(logb2)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(&table)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2,logb2)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2)
PrevReg[1]:                                        Linear(logb2)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2,loga2)
HD_Reg[1]:                                         Transition(logb2,logb2)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b2)
HD_PipeReg1:                                       Transition(&table,loga2)
HD_PipeReg2:                                       Transition(b2,logb2)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,loga2)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,logb2)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga2)
HD_MemData:                                        Transition(loga2,logb2)
PrevMemRdBuf:                                      Full(loga2)
HD_MemRdBuf:                                       Transition(loga2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb2,&table,b2)
#End of Trace 0, Frame 45

#Trace 0, Frame 46
Reg[0]:                                            Full(loga2)
Reg[1]:                                            Full(logb2)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(loga2+logb2)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2,logb2)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2)
PrevReg[1]:                                        Linear(logb2)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2,loga2)
HD_Reg[1]:                                         Transition(logb2,logb2)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga2,loga2)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,logb2)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,NULL)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga2+logb2)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb2,loga2,logb2)
#End of Trace 0, Frame 46

#Trace 0, Frame 47
Reg[0]:                                            Full(loga2+logb2)
Reg[1]:                                            Full(logb2)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb2)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(logb2)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(250)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2+logb2,logb2)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2)
PrevReg[1]:                                        Linear(logb2)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2,loga2+logb2)
HD_Reg[1]:                                         Transition(logb2,logb2)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga2,logb2)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb2,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb2,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(loga2+logb2)
HD_ALU_output:                                     Transition(loga2+logb2,250)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb2,logb2,loga2,logb2)
#End of Trace 0, Frame 47

#Trace 0, Frame 48
Reg[0]:                                            Full(loga2+logb2)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga2+logb2)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga2+logb2)
GlitchyDecodePort[0]:                              Linear(loga2+logb2)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(256)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2+logb2,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2)
PrevReg[1]:                                        Linear(logb2)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2,loga2+logb2)
HD_Reg[1]:                                         Transition(logb2,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb2)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(logb2,250)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,loga2+logb2)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga2+logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb2,loga2+logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb2,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga2+logb2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb2,logb2,logb2)
#End of Trace 0, Frame 48

#Trace 0, Frame 49
Reg[0]:                                            Full(loga2+logb2+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(b2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2+logb2)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga2+logb2+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga2+logb2+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga2+logb2+256)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2+logb2+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(b2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2,loga2+logb2+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,b2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(250,loga2+logb2)
HD_PipeReg2:                                       Transition(logb2,256)
PrevDecodePort[0]:                                 Linear(loga2+logb2)
HD_DecodePort[0]:                                  Transition(loga2+logb2,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga2+logb2)
HD_DecodePort[2]:                                  Transition(loga2+logb2,loga2+logb2+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga2+logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2+logb2+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2+logb2+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga2+logb2+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga2+logb2)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga2+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2+logb2,256,250,logb2)
#End of Trace 0, Frame 49

#Trace 0, Frame 50
Reg[0]:                                            Full(loga2+logb2+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga2+logb2+256)
DecodePort[0]:                                     Linear(loga2+logb2+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(loga2+logb2+256)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga2+logb2+256)
MemData:                                           Full(logb2)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga2+logb2+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(b2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2+256,loga2+logb2+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(b2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2+logb2)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga2+logb2,&table)
HD_PipeReg2:                                       Transition(256,loga2+logb2+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga2+logb2+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a2)
PrevDecodePort[2]:                                 Linear(loga2+logb2+256)
HD_DecodePort[2]:                                  Transition(loga2+logb2+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb2+256,loga2+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb2+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,loga2+logb2+256)
Prev_ALU_output:                                   Linear(loga2+logb2+256)
HD_ALU_output:                                     Transition(loga2+logb2+256,loga2+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga2+logb2+256,loga2+logb2,256)
#End of Trace 0, Frame 50

#Trace 0, Frame 51
Reg[0]:                                            Full(loga2+logb2+256)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(loga2+logb2+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(loga2+logb2+256)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga2+logb2+256)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(loga2+logb2+256,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2+256,loga2+logb2+256)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga2+logb2+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga2+logb2+256,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb2+256)
HD_DecodePort[0]:                                  Transition(loga2+logb2+256,loga2+logb2+256)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb2+256,loga2+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb2+256,loga2+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga2+logb2+256)
HD_ALU_output:                                     Transition(loga2+logb2+256,loga2+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,exp(loga2+logb2))
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,loga2+logb2+256)
#End of Trace 0, Frame 51

#Trace 0, Frame 52
Reg[0]:                                            Full(loga2+logb2+256)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(loga2+logb2+256)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a2)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(loga2+logb2+256,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(&table,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2+256)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2+256,loga2+logb2+256)
HD_Reg[1]:                                         Transition(256,exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb2+256)
HD_DecodePort[0]:                                  Transition(loga2+logb2+256,&table)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb2+256,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb2+256,loga2+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga2+logb2+256)
HD_ALU_output:                                     Transition(loga2+logb2+256,-a2)
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 52

#Trace 0, Frame 53
Reg[0]:                                            Full(-a2)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(-a2)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(exp(loga2+logb2))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga2+logb2+256)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga2+logb2+256,-a2)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(&table,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a2)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga2+logb2),-a2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga2+logb2),&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a2)
HD_ALU_output:                                     Transition(-a2,32)
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 53

#Trace 0, Frame 54
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a2)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b2)
DecodePort[1]:                                     Linear(-a2>>32)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(-a2>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a2>>32)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,b2)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,-a2)
HD_PipeReg2:                                       Transition(a2,32)
PrevDecodePort[0]:                                 Linear(-a2)
HD_DecodePort[0]:                                  Transition(-a2,b2)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a2>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,b2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,-a2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a2>>32,-a2>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a2>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a2>>32)
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a2,32,&table,a2)
#End of Trace 0, Frame 54

#Trace 0, Frame 55
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2&(-a2>>32))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(-a2>>32)
DecodePort[0]:                                     Linear(b2&(-a2>>32))
DecodePort[1]:                                     Linear(b2&(-a2>>32))
GlitchyDecodePort[0]:                              Linear(b2&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(b2&(-a2>>32))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(b2&(-a2>>32))
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,b2&(-a2>>32))
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2,b2&(-a2>>32))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a2)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a2,b2)
HD_PipeReg2:                                       Transition(32,-a2>>32)
PrevDecodePort[0]:                                 Linear(b2)
HD_DecodePort[0]:                                  Transition(b2,b2&(-a2>>32))
PrevDecodePort[1]:                                 Linear(-a2>>32)
HD_DecodePort[1]:                                  Transition(-a2>>32,b2&(-a2>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2&(-a2>>32),b2&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2&(-a2>>32),b2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b2&(-a2>>32),b2&(-a2>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b2&(-a2>>32),-a2>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a2>>32)
HD_ALU_output:                                     Transition(-a2>>32,b2&(-a2>>32))
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,-a2>>32,-a2,32)
#End of Trace 0, Frame 55

#Trace 0, Frame 56
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(b2&(-a2>>32))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(b2&(-a2>>32))
DecodePort[0]:                                     Linear(b2&(-a2>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b2&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b2&(-a2>>32)))
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,b2&(-a2>>32))
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2&(-a2>>32))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2&(-a2>>32),b2&(-a2>>32))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(-a2>>32)
HD_PipeReg1:                                       Transition(b2,b2)
HD_PipeReg2:                                       Transition(-a2>>32,b2&(-a2>>32))
PrevDecodePort[0]:                                 Linear(b2&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b2&(-a2>>32),b2&(-a2>>32))
PrevDecodePort[1]:                                 Linear(b2&(-a2>>32))
HD_DecodePort[1]:                                  Transition(b2&(-a2>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2&(-a2>>32),b2&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2&(-a2>>32),b2&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b2&(-a2>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(b2&(-a2>>32))
HD_ALU_output:                                     Transition(b2&(-a2>>32),-(b2&(-a2>>32)))
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,b2&(-a2>>32),b2,-a2>>32)
#End of Trace 0, Frame 56

#Trace 0, Frame 57
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(-(b2&(-a2>>32)))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b2&(-a2>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b2&(-a2>>32)))
DecodePort[1]:                                     Linear(exp(loga2+logb2))
GlitchyDecodePort[0]:                              Linear(-(b2&(-a2>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga2+logb2))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b2&(-a2>>32))>>32)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,-(b2&(-a2>>32)))
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(b2&(-a2>>32))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(b2&(-a2>>32),-(b2&(-a2>>32)))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(b2&(-a2>>32))
HD_PipeReg1:                                       Transition(b2,-(b2&(-a2>>32)))
HD_PipeReg2:                                       Transition(b2&(-a2>>32),32)
PrevDecodePort[0]:                                 Linear(b2&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b2&(-a2>>32),-(b2&(-a2>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga2+logb2))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b2&(-a2>>32)),b2&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga2+logb2),exp(loga2+logb2))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga2+logb2),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b2&(-a2>>32)))
HD_ALU_output:                                     Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b2&(-a2>>32)),32,b2,b2&(-a2>>32))
#End of Trace 0, Frame 57

#Trace 0, Frame 58
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(-(b2&(-a2>>32))>>32)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b2&(-a2>>32))>>32)
PipeReg2:                                          Full(exp(loga2+logb2))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(-a2>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a2*b2))
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,-(b2&(-a2>>32))>>32)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(-(b2&(-a2>>32)))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(NULL,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b2&(-a2>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga2+logb2))
PrevDecodePort[0]:                                 Linear(-(b2&(-a2>>32)))
HD_DecodePort[0]:                                  Transition(-(b2&(-a2>>32)),32)
PrevDecodePort[1]:                                 Linear(exp(loga2+logb2))
HD_DecodePort[1]:                                  Transition(exp(loga2+logb2),&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,-(b2&(-a2>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a2>>32,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a2>>32,exp(loga2+logb2))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b2&(-a2>>32))>>32)
HD_ALU_output:                                     Transition(-(b2&(-a2>>32))>>32,(a2*b2))
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b2&(-a2>>32))>>32,exp(loga2+logb2),-(b2&(-a2>>32)),32)
#End of Trace 0, Frame 58

#Trace 0, Frame 59
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b2&(-a2>>32))>>32)
PipeReg2:                                          Full(exp(loga2+logb2))
DecodePort[0]:                                     Linear((a2*b2))
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear((a2*b2))
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&c)
MemData:                                           Full(exp(loga2+logb2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(&c,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(-(b2&(-a2>>32))>>32)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(-(b2&(-a2>>32))>>32,(a2*b2))
HD_Reg[4]:                                         Transition(32,&c)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b2&(-a2>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga2+logb2))
HD_PipeReg1:                                       Transition(-(b2&(-a2>>32))>>32,-(b2&(-a2>>32))>>32)
HD_PipeReg2:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,(a2*b2))
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a2*b2),(a2*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a2*b2),32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a2*b2))
HD_ALU_output:                                     Transition((a2*b2),&c)
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),exp(loga2+logb2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b2&(-a2>>32))>>32,exp(loga2+logb2),-(b2&(-a2>>32))>>32,exp(loga2+logb2))
#End of Trace 0, Frame 59

#Trace 0, Frame 60
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a2*b2))
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&rnd)
GlitchyDecodePort[0]:                              Linear(&c)
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a2*b2))
MemData:                                           Full((a2*b2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(&c,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b2&(-a2>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga2+logb2))
HD_PipeReg1:                                       Transition(-(b2&(-a2>>32))>>32,&c)
HD_PipeReg2:                                       Transition(exp(loga2+logb2),(a2*b2))
PrevDecodePort[0]:                                 Linear((a2*b2))
HD_DecodePort[0]:                                  Transition((a2*b2),&c)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&rnd)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&c,&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&c,(a2*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&rnd)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&c)
HD_ALU_output:                                     Transition(&c,(a2*b2))
PrevMemData:                                       Full(exp(loga2+logb2))
HD_MemData:                                        Transition(exp(loga2+logb2),(a2*b2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a2*b2),-(b2&(-a2>>32))>>32,exp(loga2+logb2))
#End of Trace 0, Frame 60

#Trace 0, Frame 61
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&rnd)
PipeReg2:                                          Full((a2*b2))
DecodePort[0]:                                     Linear(exp(loga2+logb2))
DecodePort[1]:                                     Linear(&rnd)
GlitchyDecodePort[0]:                              Linear(exp(loga2+logb2))
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a2*b2))
MemData:                                           Full((a2*b2))
MemWrBuf:                                          Full((a2*b2))
MemRdBuf:                                          Full(exp(loga2+logb2))
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(&c,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a2*b2))
HD_PipeReg1:                                       Transition(&c,&rnd)
HD_PipeReg2:                                       Transition((a2*b2),(a2*b2))
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,exp(loga2+logb2))
PrevDecodePort[1]:                                 Linear(&rnd)
HD_DecodePort[1]:                                  Transition(&rnd,&rnd)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga2+logb2),exp(loga2+logb2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga2+logb2),&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&rnd)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,&rnd)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a2*b2))
HD_ALU_output:                                     Transition((a2*b2),(a2*b2))
PrevMemData:                                       Full((a2*b2))
HD_MemData:                                        Transition((a2*b2),(a2*b2))
HD_MemWrBuf:                                       Transition(NULL,(a2*b2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),exp(loga2+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&rnd,(a2*b2),&c,(a2*b2))
#End of Trace 0, Frame 61

#Trace 0, Frame 62
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&rnd)
PipeReg2:                                          Full((a2*b2))
DecodePort[0]:                                     Linear((a0*b0))
DecodePort[1]:                                     Linear(rnd0)
GlitchyDecodePort[0]:                              Linear((a0*b0))
GlitchyDecodePort[1]:                              Linear(rnd0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a2*b2))
MemData:                                           Full(rnd0)
MemWrBuf:                                          Full((a2*b2))
MemRdBuf:                                          Full(rnd0)
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(&c,rnd0)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&rnd)
PrevPipeReg2:                                      Linear((a2*b2))
HD_PipeReg1:                                       Transition(&rnd,&rnd)
HD_PipeReg2:                                       Transition((a2*b2),(a2*b2))
PrevDecodePort[0]:                                 Linear(exp(loga2+logb2))
HD_DecodePort[0]:                                  Transition(exp(loga2+logb2),(a0*b0))
PrevDecodePort[1]:                                 Linear(&rnd)
HD_DecodePort[1]:                                  Transition(&rnd,rnd0)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b0),(a0*b0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b0),exp(loga2+logb2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0,rnd0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0,&rnd)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a2*b2))
HD_ALU_output:                                     Transition((a2*b2),(a2*b2))
PrevMemData:                                       Full((a2*b2))
HD_MemData:                                        Transition((a2*b2),rnd0)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(exp(loga2+logb2))
HD_MemRdBuf:                                       Transition(exp(loga2+logb2),rnd0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&rnd,(a2*b2),&rnd,(a2*b2))
#End of Trace 0, Frame 62

#Trace 0, Frame 63
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(exp(loga2+logb2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0))
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a0*b0))
PipeReg2:                                          Full(rnd0)
DecodePort[0]:                                     Linear((a0*b0))
DecodePort[1]:                                     Linear(rnd0)
GlitchyDecodePort[0]:                              Linear(exp(loga2+logb2))
GlitchyDecodePort[1]:                              Linear((a0*b0))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a2*b2))
MemData:                                           Full(rnd1)
MemWrBuf:                                          Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(-a2>>32,exp(loga2+logb2))
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0))
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),exp(loga2+logb2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0))
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&rnd)
PrevPipeReg2:                                      Linear((a2*b2))
HD_PipeReg1:                                       Transition(&rnd,(a0*b0))
HD_PipeReg2:                                       Transition((a2*b2),rnd0)
PrevDecodePort[0]:                                 Linear((a0*b0))
HD_DecodePort[0]:                                  Transition((a0*b0),(a0*b0))
PrevDecodePort[1]:                                 Linear(rnd0)
HD_DecodePort[1]:                                  Transition(rnd0,rnd0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga2+logb2),(a0*b0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga2+logb2),(a0*b0))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a0*b0),rnd0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a0*b0),rnd0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a2*b2))
HD_ALU_output:                                     Transition((a2*b2),(a2*b2))
PrevMemData:                                       Full(rnd0)
HD_MemData:                                        Transition(rnd0,rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(rnd0)
HD_MemRdBuf:                                       Transition(rnd0,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a0*b0),rnd0,&rnd,(a2*b2))
#End of Trace 0, Frame 63

#Trace 0, Frame 64
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a0*b0))
PipeReg2:                                          Full(rnd0)
DecodePort[0]:                                     Linear(rnd1)
DecodePort[1]:                                     Linear((a0*b0)^rnd0)
GlitchyDecodePort[0]:                              Linear(rnd1)
GlitchyDecodePort[1]:                              Linear((a0*b0)^rnd0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a0*b0)^rnd0)
MemData:                                           Full(rnd1)
MemWrBuf:                                          Full((a2*b2))
MemWrBufDelayed:                                   Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(-a2>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(exp(loga2+logb2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0))
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(exp(loga2+logb2),rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0),(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a0*b0))
PrevPipeReg2:                                      Linear(rnd0)
HD_PipeReg1:                                       Transition((a0*b0),(a0*b0))
HD_PipeReg2:                                       Transition(rnd0,rnd0)
PrevDecodePort[0]:                                 Linear((a0*b0))
HD_DecodePort[0]:                                  Transition((a0*b0),rnd1)
PrevDecodePort[1]:                                 Linear(rnd0)
HD_DecodePort[1]:                                  Transition(rnd0,(a0*b0)^rnd0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1,rnd1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1,(a0*b0))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a0*b0)^rnd0,rnd0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a2*b2))
HD_ALU_output:                                     Transition((a2*b2),(a0*b0)^rnd0)
PrevMemData:                                       Full(rnd1)
HD_MemData:                                        Transition(rnd1,rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
HD_MemWrBufDelayed:                                Transition(NULL,(a2*b2))
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a0*b0),rnd0,(a0*b0),rnd0)
#End of Trace 0, Frame 64

#Trace 0, Frame 65
Reg[0]:                                            Full(-a2>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b0)^rnd0)
DecodePort[0]:                                     Linear(-a2>>32)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(-a2>>32)
GlitchyDecodePort[1]:                              Linear(-a2>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a0*b0)^rnd0^rnd1)
MemData:                                           Full(rnd1)
MemWrBuf:                                          Full((a2*b2))
MemWrBufDelayed:                                   Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(-a2>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a0*b0))
PrevPipeReg2:                                      Linear(rnd0)
HD_PipeReg1:                                       Transition((a0*b0),rnd1)
HD_PipeReg2:                                       Transition(rnd0,(a0*b0)^rnd0)
PrevDecodePort[0]:                                 Linear(rnd1)
HD_DecodePort[0]:                                  Transition(rnd1,-a2>>32)
PrevDecodePort[1]:                                 Linear((a0*b0)^rnd0)
HD_DecodePort[1]:                                  Transition((a0*b0)^rnd0,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a2>>32,-a2>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a2>>32,rnd1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a2>>32,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a2>>32,(a0*b0)^rnd0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a0*b0)^rnd0)
HD_ALU_output:                                     Transition((a0*b0)^rnd0,(a0*b0)^rnd0^rnd1)
PrevMemData:                                       Full(rnd1)
HD_MemData:                                        Transition(rnd1,rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
PrevMemWrBufDelayed:                               Full((a2*b2))
HD_MemWrBufDelayed:                                Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b0)^rnd0,(a0*b0),rnd0)
#End of Trace 0, Frame 65

#Trace 0, Frame 66
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full((a0*b0)^rnd0^rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b0)^rnd0)
DecodePort[0]:                                     Linear((a0*b0)^rnd0^rnd1)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear((a0*b0)^rnd0^rnd1)
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&c)
MemData:                                           Full(rnd1)
MemWrBuf:                                          Full((a2*b2))
MemWrBufDelayed:                                   Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,(a0*b0)^rnd0^rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a2>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a2>>32,&c)
HD_Reg[1]:                                         Transition(rnd1,(a0*b0)^rnd0^rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0)
HD_PipeReg1:                                       Transition(rnd1,rnd1)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
PrevDecodePort[0]:                                 Linear(-a2>>32)
HD_DecodePort[0]:                                  Transition(-a2>>32,(a0*b0)^rnd0^rnd1)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b0)^rnd0^rnd1,-a2>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a0*b0)^rnd0^rnd1)
HD_ALU_output:                                     Transition((a0*b0)^rnd0^rnd1,&c)
PrevMemData:                                       Full(rnd1)
HD_MemData:                                        Transition(rnd1,rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
PrevMemWrBufDelayed:                               Full((a2*b2))
HD_MemWrBufDelayed:                                Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b0)^rnd0,rnd1,(a0*b0)^rnd0)
#End of Trace 0, Frame 66

#Trace 0, Frame 67
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full((a0*b0)^rnd0^rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear(a2)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(a2)
GlitchyDecodePort[1]:                              Linear((a0*b0)^rnd0^rnd1)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a0*b0)^rnd0^rnd1)
MemData:                                           Full((a0*b0)^rnd0^rnd1)
MemWrBuf:                                          Full((a2*b2))
MemWrBufDelayed:                                   Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,(a0*b0)^rnd0^rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear((a0*b0)^rnd0^rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0)
HD_PipeReg1:                                       Transition(rnd1,&c)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear((a0*b0)^rnd0^rnd1)
HD_DecodePort[0]:                                  Transition((a0*b0)^rnd0^rnd1,a2)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(a2,a2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(a2,(a0*b0)^rnd0^rnd1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a0*b0)^rnd0^rnd1,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a0*b0)^rnd0^rnd1,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&c)
HD_ALU_output:                                     Transition(&c,(a0*b0)^rnd0^rnd1)
PrevMemData:                                       Full(rnd1)
HD_MemData:                                        Transition(rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a2*b2))
PrevMemWrBufDelayed:                               Full((a2*b2))
HD_MemWrBufDelayed:                                Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a0*b0)^rnd0^rnd1,rnd1,(a0*b0)^rnd0)
#End of Trace 0, Frame 67

#Trace 0, Frame 68
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full((a0*b0)^rnd0^rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(a2)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear((a0*b0)^rnd0^rnd1)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear((a0*b0)^rnd0^rnd1)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&a)
MemData:                                           Full((a0*b0)^rnd0^rnd1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a2*b2))
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,(a0*b0)^rnd0^rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(a2,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear((a0*b0)^rnd0^rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,a2)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear(a2)
HD_DecodePort[0]:                                  Transition(a2,(a0*b0)^rnd0^rnd1)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b0)^rnd0^rnd1,a2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a0*b0)^rnd0^rnd1)
HD_ALU_output:                                     Transition((a0*b0)^rnd0^rnd1,&a)
PrevMemData:                                       Full((a0*b0)^rnd0^rnd1)
HD_MemData:                                        Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBuf:                                      Full((a2*b2))
HD_MemWrBuf:                                       Transition((a2*b2),(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a2*b2))
HD_MemWrBufDelayed:                                Transition((a2*b2),(a2*b2))
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 68

#Trace 0, Frame 69
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full((a0*b0)^rnd0^rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(&a)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear((a2*b2))
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear((a2*b2))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&b)
MemData:                                           Full((a0*b0)^rnd0^rnd1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,(a0*b0)^rnd0^rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(&a,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear((a0*b0)^rnd0^rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(a2)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(a2,&a)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear((a0*b0)^rnd0^rnd1)
HD_DecodePort[0]:                                  Transition((a0*b0)^rnd0^rnd1,(a2*b2))
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a2*b2),(a2*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a2*b2),(a0*b0)^rnd0^rnd1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&a)
HD_ALU_output:                                     Transition(&a,&b)
PrevMemData:                                       Full((a0*b0)^rnd0^rnd1)
HD_MemData:                                        Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a2*b2))
HD_MemWrBufDelayed:                                Transition((a2*b2),(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 69

#Trace 0, Frame 70
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full((a2*b2))
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(&a)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear((a0*b0)^rnd0)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear((a0*b0)^rnd0)
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full((a0*b0)^rnd0^rnd1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,(a2*b2))
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(&a,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear((a0*b0)^rnd0^rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(&a)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition((a0*b0)^rnd0^rnd1,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(&a,&a)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear((a2*b2))
HD_DecodePort[0]:                                  Transition((a2*b2),(a0*b0)^rnd0)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b0)^rnd0,(a2*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full((a0*b0)^rnd0^rnd1)
HD_MemData:                                        Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 70

#Trace 0, Frame 71
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full((a0*b0)^rnd0)
Reg[6]:                                            Full(&a)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(&c)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full((a0*b0)^rnd0^rnd1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&c,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,(a0*b0)^rnd0)
Reg[6]^Reg[7]:                                     Transition(&a,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear((a2*b2))
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(&a)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition((a2*b2),&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,(a0*b0)^rnd0)
HD_Reg[6]:                                         Transition(&a,&a)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&c,&a)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear((a0*b0)^rnd0)
HD_DecodePort[0]:                                  Transition((a0*b0)^rnd0,&c)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&c,&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&c,(a0*b0)^rnd0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full((a0*b0)^rnd0^rnd1)
HD_MemData:                                        Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 71

#Trace 0, Frame 72
Reg[0]:                                            Full(&c)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(&a)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full((a0*b0)^rnd0^rnd1)
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(a0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(a0)
Reg[0]^Reg[1]:                                     Transition(&c,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(&a,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear((a0*b0)^rnd0)
PrevReg[6]:                                        Linear(&a)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,&c)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition((a0*b0)^rnd0,a0)
HD_Reg[6]:                                         Transition(&a,&a)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&a,&b)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,a0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full((a0*b0)^rnd0^rnd1)
HD_MemData:                                        Transition((a0*b0)^rnd0^rnd1,a0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,a0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,(a0*b0)^rnd0^rnd1,&a,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 72

#Trace 0, Frame 73
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(&b)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(&a)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b1)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(&table)
MemData:                                           Full(b1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(b1)
Reg[0]^Reg[1]:                                     Transition(b1,&b)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(&a,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&c)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(&a)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&c,b1)
HD_Reg[1]:                                         Transition(&b,&b)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(&a,&a)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear((a0*b0)^rnd0^rnd1)
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition((a0*b0)^rnd0^rnd1,a0)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a0)
HD_DecodePort[2]:                                  Transition(a0,b1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,b1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,a0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(a0)
HD_MemData:                                        Transition(a0,b1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(a0)
HD_MemRdBuf:                                       Transition(a0,b1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&b,(a0*b0)^rnd0^rnd1)
#End of Trace 0, Frame 73

#Trace 0, Frame 74
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b1)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(loga0)
GlitchyDecodePort[1]:                              Linear(loga0)
GlitchyDecodePort[2]:                              Linear(logb1)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(loga0)
Reg[0]^Reg[1]:                                     Transition(b1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(&b)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(&a)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(&b,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(&a,loga0)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,b1)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga0)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb1)
PrevDecodePort[2]:                                 Linear(b1)
HD_DecodePort[2]:                                  Transition(b1,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0,logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb1,loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb1,b1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b1)
HD_MemData:                                        Transition(b1,loga0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(b1)
HD_MemRdBuf:                                       Transition(b1,loga0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b1,&table,a0)
#End of Trace 0, Frame 74

#Trace 0, Frame 75
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(&table)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0,loga0)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b1)
HD_PipeReg1:                                       Transition(&table,loga0)
HD_PipeReg2:                                       Transition(b1,logb1)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,loga0)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,logb1)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga0)
HD_MemData:                                        Transition(loga0,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(loga0)
HD_MemRdBuf:                                       Transition(loga0,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb1,&table,b1)
#End of Trace 0, Frame 75

#Trace 0, Frame 76
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(loga0+logb1)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0,loga0)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga0,loga0)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,logb1)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,NULL)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga0+logb1)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb1,loga0,logb1)
#End of Trace 0, Frame 76

#Trace 0, Frame 77
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(logb1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb1)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(logb1)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(250)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,logb1)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(logb1,logb1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0,loga0+logb1)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga0,logb1)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb1,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb1,logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(loga0+logb1)
HD_ALU_output:                                     Transition(loga0+logb1,250)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb1,logb1,loga0,logb1)
#End of Trace 0, Frame 77

#Trace 0, Frame 78
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga0+logb1)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga0+logb1)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(logb1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(logb1,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1,loga0+logb1)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb1)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(logb1,250)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,loga0+logb1)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga0+logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,loga0+logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga0+logb1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb1,logb1,logb1)
#End of Trace 0, Frame 78

#Trace 0, Frame 79
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1+256)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0+logb1)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga0+logb1+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga0+logb1+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga0+logb1+256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1+256,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1,loga0+logb1+256)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(250,loga0+logb1)
HD_PipeReg2:                                       Transition(logb1,256)
PrevDecodePort[0]:                                 Linear(loga0+logb1)
HD_DecodePort[0]:                                  Transition(loga0+logb1,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga0+logb1)
HD_DecodePort[2]:                                  Transition(loga0+logb1,loga0+logb1+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga0+logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0+logb1+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0+logb1+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga0+logb1+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga0+logb1)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga0+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0+logb1,256,250,logb1)
#End of Trace 0, Frame 79

#Trace 0, Frame 80
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1+256)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga0+logb1+256)
DecodePort[0]:                                     Linear(loga0+logb1+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb1+256)
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga0+logb1+256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(b1,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1+256,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1+256)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1+256,loga0+logb1+256)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0+logb1)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga0+logb1,&table)
HD_PipeReg2:                                       Transition(256,loga0+logb1+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga0+logb1+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a0)
PrevDecodePort[2]:                                 Linear(loga0+logb1+256)
HD_DecodePort[2]:                                  Transition(loga0+logb1+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb1+256,loga0+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb1+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,loga0+logb1+256)
Prev_ALU_output:                                   Linear(loga0+logb1+256)
HD_ALU_output:                                     Transition(loga0+logb1+256,loga0+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga0+logb1+256,loga0+logb1,256)
#End of Trace 0, Frame 80

#Trace 0, Frame 81
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(256)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1+256)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(loga0+logb1+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(rnd0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(loga0+logb1+256)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1,256)
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1+256,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1+256)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(256,256)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1+256,loga0+logb1+256)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga0+logb1+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga0+logb1+256,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb1+256)
HD_DecodePort[0]:                                  Transition(loga0+logb1+256,loga0+logb1+256)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,loga0+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,loga0+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga0+logb1+256)
HD_ALU_output:                                     Transition(loga0+logb1+256,loga0+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,loga0+logb1+256)
#End of Trace 0, Frame 81

#Trace 0, Frame 82
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(&table)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(loga0+logb1+256)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(rnd0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a0)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,&table)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(loga0+logb1+256,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(256)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1+256)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(256,exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,&table)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1+256,loga0+logb1+256)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb1+256)
HD_DecodePort[0]:                                  Transition(loga0+logb1+256,&table)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,loga0+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(loga0+logb1+256)
HD_ALU_output:                                     Transition(loga0+logb1+256,-a0)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,a0)
#End of Trace 0, Frame 82

#Trace 0, Frame 83
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(-a0)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(exp(loga0+logb1))
GlitchyDecodePort[1]:                              Linear(rnd0)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(&table)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(loga0+logb1+256)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(&table,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(loga0+logb1+256,-a0)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a0)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga0+logb1),-a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga0+logb1),&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a0)
HD_ALU_output:                                     Transition(-a0,32)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,a0)
#End of Trace 0, Frame 83

#Trace 0, Frame 84
Reg[0]:                                            Full(b1)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a0)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b1)
DecodePort[1]:                                     Linear(-a0>>32)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(-a0>>32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-a0>>32)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,-a0)
HD_PipeReg2:                                       Transition(a0,32)
PrevDecodePort[0]:                                 Linear(-a0)
HD_DecodePort[0]:                                  Transition(-a0,b1)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a0>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,b1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,-a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a0>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a0>>32)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a0,32,&table,a0)
#End of Trace 0, Frame 84

#Trace 0, Frame 85
Reg[0]:                                            Full(b1&(-a0>>32))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(-a0>>32)
DecodePort[0]:                                     Linear(b1&(-a0>>32))
DecodePort[1]:                                     Linear(b1&(-a0>>32))
GlitchyDecodePort[0]:                              Linear(b1&(-a0>>32))
GlitchyDecodePort[1]:                              Linear(b1&(-a0>>32))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(b1&(-a0>>32))
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1&(-a0>>32),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1,b1&(-a0>>32))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a0)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a0,b1)
HD_PipeReg2:                                       Transition(32,-a0>>32)
PrevDecodePort[0]:                                 Linear(b1)
HD_DecodePort[0]:                                  Transition(b1,b1&(-a0>>32))
PrevDecodePort[1]:                                 Linear(-a0>>32)
HD_DecodePort[1]:                                  Transition(-a0>>32,b1&(-a0>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a0>>32),b1&(-a0>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a0>>32),b1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1&(-a0>>32),b1&(-a0>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1&(-a0>>32),-a0>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-a0>>32)
HD_ALU_output:                                     Transition(-a0>>32,b1&(-a0>>32))
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,-a0>>32,-a0,32)
#End of Trace 0, Frame 85

#Trace 0, Frame 86
Reg[0]:                                            Full(b1&(-a0>>32))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(b1&(-a0>>32))
DecodePort[0]:                                     Linear(b1&(-a0>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b1&(-a0>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b1&(-a0>>32)))
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(b1&(-a0>>32),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1&(-a0>>32))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1&(-a0>>32),b1&(-a0>>32))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(-a0>>32)
HD_PipeReg1:                                       Transition(b1,b1)
HD_PipeReg2:                                       Transition(-a0>>32,b1&(-a0>>32))
PrevDecodePort[0]:                                 Linear(b1&(-a0>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a0>>32),b1&(-a0>>32))
PrevDecodePort[1]:                                 Linear(b1&(-a0>>32))
HD_DecodePort[1]:                                  Transition(b1&(-a0>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a0>>32),b1&(-a0>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a0>>32),b1&(-a0>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b1&(-a0>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(b1&(-a0>>32))
HD_ALU_output:                                     Transition(b1&(-a0>>32),-(b1&(-a0>>32)))
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,b1&(-a0>>32),b1,-a0>>32)
#End of Trace 0, Frame 86

#Trace 0, Frame 87
Reg[0]:                                            Full(-(b1&(-a0>>32)))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a0>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b1&(-a0>>32)))
DecodePort[1]:                                     Linear(exp(loga0+logb1))
GlitchyDecodePort[0]:                              Linear(-(b1&(-a0>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga0+logb1))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(-(b1&(-a0>>32))>>32)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(-(b1&(-a0>>32)),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b1&(-a0>>32))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b1&(-a0>>32),-(b1&(-a0>>32)))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(b1&(-a0>>32))
HD_PipeReg1:                                       Transition(b1,-(b1&(-a0>>32)))
HD_PipeReg2:                                       Transition(b1&(-a0>>32),32)
PrevDecodePort[0]:                                 Linear(b1&(-a0>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a0>>32),-(b1&(-a0>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga0+logb1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b1&(-a0>>32)),b1&(-a0>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga0+logb1),exp(loga0+logb1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga0+logb1),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b1&(-a0>>32)))
HD_ALU_output:                                     Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32))>>32)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a0>>32)),32,b1,b1&(-a0>>32))
#End of Trace 0, Frame 87

#Trace 0, Frame 88
Reg[0]:                                            Full((a0*b1))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a0>>32))>>32)
PipeReg2:                                          Full(exp(loga0+logb1))
DecodePort[0]:                                     Linear(rnd0)
DecodePort[1]:                                     Linear((a0*b1))
GlitchyDecodePort[0]:                              Linear(rnd0)
GlitchyDecodePort[1]:                              Linear((a0*b1))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full((a0*b1))
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition((a0*b1),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-(b1&(-a0>>32)))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-(b1&(-a0>>32)),(a0*b1))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a0>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga0+logb1))
PrevDecodePort[0]:                                 Linear(-(b1&(-a0>>32)))
HD_DecodePort[0]:                                  Transition(-(b1&(-a0>>32)),rnd0)
PrevDecodePort[1]:                                 Linear(exp(loga0+logb1))
HD_DecodePort[1]:                                  Transition(exp(loga0+logb1),(a0*b1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd0,rnd0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd0,-(b1&(-a0>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a0*b1),(a0*b1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a0*b1),exp(loga0+logb1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(-(b1&(-a0>>32))>>32)
HD_ALU_output:                                     Transition(-(b1&(-a0>>32))>>32,(a0*b1))
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a0>>32))>>32,exp(loga0+logb1),-(b1&(-a0>>32)),32)
#End of Trace 0, Frame 88

#Trace 0, Frame 89
Reg[0]:                                            Full((a0*b1))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0)
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd0)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear((a0*b1))
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear((a0*b1))
GlitchyDecodePort[1]:                              Linear(exp(loga0+logb1))
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(rnd0^(a0*b1))
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition((a0*b1),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0,a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear((a0*b1))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition((a0*b1),(a0*b1))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0)
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a0>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga0+logb1))
HD_PipeReg1:                                       Transition(-(b1&(-a0>>32))>>32,rnd0)
HD_PipeReg2:                                       Transition(exp(loga0+logb1),(a0*b1))
PrevDecodePort[0]:                                 Linear(rnd0)
HD_DecodePort[0]:                                  Transition(rnd0,(a0*b1))
PrevDecodePort[1]:                                 Linear((a0*b1))
HD_DecodePort[1]:                                  Transition((a0*b1),&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b1),(a0*b1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b1),rnd0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga0+logb1),&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga0+logb1),(a0*b1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear((a0*b1))
HD_ALU_output:                                     Transition((a0*b1),rnd0^(a0*b1))
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd0,(a0*b1),-(b1&(-a0>>32))>>32,exp(loga0+logb1))
#End of Trace 0, Frame 89

#Trace 0, Frame 90
Reg[0]:                                            Full((a0*b1))
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd0)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear(a0)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(a0)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&a)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition((a0*b1),exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear((a0*b1))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0)
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition((a0*b1),(a0*b1))
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0,rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd0)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(rnd0,rnd0)
HD_PipeReg2:                                       Transition((a0*b1),(a0*b1))
PrevDecodePort[0]:                                 Linear((a0*b1))
HD_DecodePort[0]:                                  Transition((a0*b1),a0)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(a0,a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(a0,(a0*b1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(rnd0^(a0*b1))
HD_ALU_output:                                     Transition(rnd0^(a0*b1),&a)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd0,(a0*b1),rnd0,(a0*b1))
#End of Trace 0, Frame 90

#Trace 0, Frame 91
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(a0)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd0)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear(-a0>>32)
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(-a0>>32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),a0)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear((a0*b1))
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition((a0*b1),&a)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(a0,a0)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd0)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(rnd0,rnd0)
HD_PipeReg2:                                       Transition((a0*b1),(a0*b1))
PrevDecodePort[0]:                                 Linear(a0)
HD_DecodePort[0]:                                  Transition(a0,-a0>>32)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a0>>32,a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&a)
HD_ALU_output:                                     Transition(&a,&b)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd0,(a0*b1),rnd0,(a0*b1))
#End of Trace 0, Frame 91

#Trace 0, Frame 92
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(-a0>>32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd0)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),&b)
Reg[6]^Reg[7]:                                     Transition(-a0>>32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(a0)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(a0,&b)
HD_Reg[6]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd0)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(rnd0,rnd0)
HD_PipeReg2:                                       Transition((a0*b1),(a0*b1))
PrevDecodePort[0]:                                 Linear(-a0>>32)
HD_DecodePort[0]:                                  Transition(-a0>>32,32)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,-a0>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd0,(a0*b1),rnd0,(a0*b1))
#End of Trace 0, Frame 92

#Trace 0, Frame 93
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(32)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear(exp(loga0+logb1))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(exp(loga0+logb1))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga0+logb1))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga0+logb1))
Reg[0]^Reg[1]:                                     Transition(&a,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,32)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),&b)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(-a0>>32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,32)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(-a0>>32,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd0)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(rnd0,&a)
HD_PipeReg2:                                       Transition((a0*b1),(a0*b1))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,exp(loga0+logb1))
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga0+logb1),exp(loga0+logb1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga0+logb1),32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),exp(loga0+logb1))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),exp(loga0+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,(a0*b1),rnd0,(a0*b1))
#End of Trace 0, Frame 93

#Trace 0, Frame 94
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(exp(loga0+logb1))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full((a0*b1))
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(256)
ALU_output:                                        Full(&table)
MemData:                                           Full(a1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(a1)
Reg[0]^Reg[1]:                                     Transition(&a,exp(loga0+logb1))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),&b)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(32)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),exp(loga0+logb1))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(32,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(&a,&b)
HD_PipeReg2:                                       Transition((a0*b1),(a0*b1))
PrevDecodePort[0]:                                 Linear(exp(loga0+logb1))
HD_DecodePort[0]:                                  Transition(exp(loga0+logb1),&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,exp(loga0+logb1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(256,a1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(256,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga0+logb1))
HD_MemData:                                        Transition(exp(loga0+logb1),a1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga0+logb1))
HD_MemRdBuf:                                       Transition(exp(loga0+logb1),a1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,(a0*b1),&a,(a0*b1))
#End of Trace 0, Frame 94

#Trace 0, Frame 95
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b0)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(b0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(b0)
Reg[0]^Reg[1]:                                     Transition(&a,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),&b)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(exp(loga0+logb1))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition(exp(loga0+logb1),b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear((a0*b1))
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition((a0*b1),a1)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a1)
HD_DecodePort[2]:                                  Transition(a1,b0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,b0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,a1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(a1)
HD_MemData:                                        Transition(a1,b0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(a1)
HD_MemRdBuf:                                       Transition(a1,b0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&b,(a0*b1))
#End of Trace 0, Frame 95

#Trace 0, Frame 96
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(logb0)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b0)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(loga1)
GlitchyDecodePort[1]:                              Linear(loga1)
GlitchyDecodePort[2]:                              Linear(logb0)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(loga1)
Reg[0]^Reg[1]:                                     Transition(loga1,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),logb0)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,loga1)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(&b,logb0)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,b0)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga1)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb0)
PrevDecodePort[2]:                                 Linear(b0)
HD_DecodePort[2]:                                  Transition(b0,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1,logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb0,loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb0,b0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b0)
HD_MemData:                                        Transition(b0,loga1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(b0)
HD_MemRdBuf:                                       Transition(b0,loga1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b0,&table,a1)
#End of Trace 0, Frame 96

#Trace 0, Frame 97
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(logb0)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(&table)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),logb0)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(logb0)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(logb0,logb0)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b0)
HD_PipeReg1:                                       Transition(&table,loga1)
HD_PipeReg2:                                       Transition(b0,logb0)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,loga1)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,logb0)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga1)
HD_MemData:                                        Transition(loga1,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(loga1)
HD_MemRdBuf:                                       Transition(loga1,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb0,&table,b0)
#End of Trace 0, Frame 97

#Trace 0, Frame 98
Reg[0]:                                            Full(loga1)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(logb0)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(logb0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(loga1+logb0)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),logb0)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(logb0)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(logb0,logb0)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga1,loga1)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,logb0)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,NULL)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),loga1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga1+logb0)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb0,loga1,logb0)
#End of Trace 0, Frame 98

#Trace 0, Frame 99
Reg[0]:                                            Full(loga1+logb0)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(logb0)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb0)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(logb0)
GlitchyDecodePort[0]:                              Linear(logb0)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(250)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1+logb0,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),logb0)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(logb0)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1,loga1+logb0)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(logb0,logb0)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga1,logb0)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(logb0)
HD_DecodePort[0]:                                  Transition(logb0,logb0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb0,logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb0,logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(loga1+logb0)
HD_ALU_output:                                     Transition(loga1+logb0,250)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb0,logb0,loga1,logb0)
#End of Trace 0, Frame 99

#Trace 0, Frame 100
Reg[0]:                                            Full(loga1+logb0)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga1+logb0)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga1+logb0)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear((a1*b1))
GlitchyDecodePort[2]:                              Linear((a1*b1))
ALU_output:                                        Full(256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1+logb0,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),256)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(logb0)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0,loga1+logb0)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(logb0,256)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb0)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(logb0,250)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(logb0)
HD_DecodePort[0]:                                  Transition(logb0,loga1+logb0)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga1+logb0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,loga1+logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b1),256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition((a1*b1),loga1+logb0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition((a1*b1),NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb0,logb0,logb0)
#End of Trace 0, Frame 100

#Trace 0, Frame 101
Reg[0]:                                            Full(loga1+logb0+256)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1+logb0)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga1+logb0+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga1+logb0+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga1+logb0+256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1+logb0+256,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),256)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0,loga1+logb0+256)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(256,256)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(250,loga1+logb0)
HD_PipeReg2:                                       Transition(logb0,256)
PrevDecodePort[0]:                                 Linear(loga1+logb0)
HD_DecodePort[0]:                                  Transition(loga1+logb0,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga1+logb0)
HD_DecodePort[2]:                                  Transition(loga1+logb0,loga1+logb0+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga1+logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1+logb0+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1+logb0+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga1+logb0+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga1+logb0)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga1+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1+logb0,256,250,logb0)
#End of Trace 0, Frame 101

#Trace 0, Frame 102
Reg[0]:                                            Full(loga1+logb0+256)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga1+logb0+256)
DecodePort[0]:                                     Linear(loga1+logb0+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(loga1+logb0+256)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(loga1+logb0+256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(loga1+logb0+256,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),256)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0+256)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0+256,loga1+logb0+256)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(256,256)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1+logb0)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga1+logb0,&table)
HD_PipeReg2:                                       Transition(256,loga1+logb0+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga1+logb0+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a1)
PrevDecodePort[2]:                                 Linear(loga1+logb0+256)
HD_DecodePort[2]:                                  Transition(loga1+logb0+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb0+256,loga1+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb0+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,loga1+logb0+256)
Prev_ALU_output:                                   Linear(loga1+logb0+256)
HD_ALU_output:                                     Transition(loga1+logb0+256,loga1+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga1+logb0+256,loga1+logb0,256)
#End of Trace 0, Frame 102

#Trace 0, Frame 103
Reg[0]:                                            Full(loga1+logb0+256)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(loga1+logb0+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(loga1+logb0+256)
GlitchyDecodePort[1]:                              Linear(rnd0^(a0*b1))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(loga1+logb0+256)
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(loga1+logb0+256,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),256)
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0+256)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0+256,loga1+logb0+256)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(256,256)
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga1+logb0+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga1+logb0+256,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb0+256)
HD_DecodePort[0]:                                  Transition(loga1+logb0+256,loga1+logb0+256)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb0+256,loga1+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb0+256,loga1+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0^(a0*b1),a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0^(a0*b1),a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(loga1+logb0+256)
HD_ALU_output:                                     Transition(loga1+logb0+256,loga1+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,loga1+logb0+256)
#End of Trace 0, Frame 103

#Trace 0, Frame 104
Reg[0]:                                            Full(loga1+logb0+256)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&table)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(loga1+logb0+256)
GlitchyDecodePort[1]:                              Linear(rnd0^(a0*b1))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(-a1)
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(loga1+logb0+256,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&table,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0+256)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0+256,loga1+logb0+256)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(256,exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&table,&table)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb0+256)
HD_DecodePort[0]:                                  Transition(loga1+logb0+256,&table)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb0+256,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb0+256,loga1+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0^(a0*b1),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0^(a0*b1),a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(loga1+logb0+256)
HD_ALU_output:                                     Transition(loga1+logb0+256,-a1)
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 104

#Trace 0, Frame 105
Reg[0]:                                            Full(-a1)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(-a1)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(rnd0^(a0*b1))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga1+logb0+256)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&table)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga1+logb0+256,-a1)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&table,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a1)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,-a1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0^(a0*b1),32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0^(a0*b1),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(-a1)
HD_ALU_output:                                     Transition(-a1,32)
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 105

#Trace 0, Frame 106
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(b0)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a1)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b0)
DecodePort[1]:                                     Linear(-a1>>32)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(-a1>>32)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(-a1>>32)
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,b0)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1,-a1>>32)
HD_Reg[1]:                                         Transition(b0,b0)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,-a1)
HD_PipeReg2:                                       Transition(a1,32)
PrevDecodePort[0]:                                 Linear(-a1)
HD_DecodePort[0]:                                  Transition(-a1,b0)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a1>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,b0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,-a1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a1>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a1>>32)
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a1,32,&table,a1)
#End of Trace 0, Frame 106

#Trace 0, Frame 107
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(b0&(-a1>>32))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(-a1>>32)
DecodePort[0]:                                     Linear(b0&(-a1>>32))
DecodePort[1]:                                     Linear(b0&(-a1>>32))
GlitchyDecodePort[0]:                              Linear(b0&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(b0&(-a1>>32))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(b0&(-a1>>32))
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,b0&(-a1>>32))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(b0)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(b0,b0&(-a1>>32))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a1)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a1,b0)
HD_PipeReg2:                                       Transition(32,-a1>>32)
PrevDecodePort[0]:                                 Linear(b0)
HD_DecodePort[0]:                                  Transition(b0,b0&(-a1>>32))
PrevDecodePort[1]:                                 Linear(-a1>>32)
HD_DecodePort[1]:                                  Transition(-a1>>32,b0&(-a1>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a1>>32),b0&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a1>>32),b0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b0&(-a1>>32),b0&(-a1>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b0&(-a1>>32),-a1>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(-a1>>32)
HD_ALU_output:                                     Transition(-a1>>32,b0&(-a1>>32))
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,-a1>>32,-a1,32)
#End of Trace 0, Frame 107

#Trace 0, Frame 108
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(b0&(-a1>>32))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(b0&(-a1>>32))
DecodePort[0]:                                     Linear(b0&(-a1>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b0&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(-(b0&(-a1>>32)))
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,b0&(-a1>>32))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(b0&(-a1>>32))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(b0&(-a1>>32),b0&(-a1>>32))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(-a1>>32)
HD_PipeReg1:                                       Transition(b0,b0)
HD_PipeReg2:                                       Transition(-a1>>32,b0&(-a1>>32))
PrevDecodePort[0]:                                 Linear(b0&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a1>>32),b0&(-a1>>32))
PrevDecodePort[1]:                                 Linear(b0&(-a1>>32))
HD_DecodePort[1]:                                  Transition(b0&(-a1>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a1>>32),b0&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a1>>32),b0&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b0&(-a1>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(b0&(-a1>>32))
HD_ALU_output:                                     Transition(b0&(-a1>>32),-(b0&(-a1>>32)))
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,b0&(-a1>>32),b0,-a1>>32)
#End of Trace 0, Frame 108

#Trace 0, Frame 109
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(-(b0&(-a1>>32)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a1>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b0&(-a1>>32)))
DecodePort[1]:                                     Linear(exp(loga1+logb0))
GlitchyDecodePort[0]:                              Linear(-(b0&(-a1>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga1+logb0))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(-(b0&(-a1>>32))>>32)
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,-(b0&(-a1>>32)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(b0&(-a1>>32))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(b0&(-a1>>32),-(b0&(-a1>>32)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(b0&(-a1>>32))
HD_PipeReg1:                                       Transition(b0,-(b0&(-a1>>32)))
HD_PipeReg2:                                       Transition(b0&(-a1>>32),32)
PrevDecodePort[0]:                                 Linear(b0&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a1>>32),-(b0&(-a1>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga1+logb0))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b0&(-a1>>32)),b0&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga1+logb0),exp(loga1+logb0))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga1+logb0),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a1>>32)))
HD_ALU_output:                                     Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a1>>32)),32,b0,b0&(-a1>>32))
#End of Trace 0, Frame 109

#Trace 0, Frame 110
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full(-(b0&(-a1>>32))>>32)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a1>>32))>>32)
PipeReg2:                                          Full(exp(loga1+logb0))
DecodePort[0]:                                     Linear(-a1>>32)
DecodePort[1]:                                     Linear(&rnd)
GlitchyDecodePort[0]:                              Linear(-a1>>32)
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full((a1*b0))
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,-(b0&(-a1>>32))>>32)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(-(b0&(-a1>>32)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a1>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga1+logb0))
PrevDecodePort[0]:                                 Linear(-(b0&(-a1>>32)))
HD_DecodePort[0]:                                  Transition(-(b0&(-a1>>32)),-a1>>32)
PrevDecodePort[1]:                                 Linear(exp(loga1+logb0))
HD_DecodePort[1]:                                  Transition(exp(loga1+logb0),&rnd)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a1>>32,-(b0&(-a1>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&rnd)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,exp(loga1+logb0))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a1>>32))>>32)
HD_ALU_output:                                     Transition(-(b0&(-a1>>32))>>32,(a1*b0))
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a1>>32))>>32,exp(loga1+logb0),-(b0&(-a1>>32)),32)
#End of Trace 0, Frame 110

#Trace 0, Frame 111
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full((a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&rnd)
PipeReg2:                                          Full(exp(loga1+logb0))
DecodePort[0]:                                     Linear((a1*b0))
DecodePort[1]:                                     Linear(rnd0^(a0*b1))
GlitchyDecodePort[0]:                              Linear((a1*b0))
GlitchyDecodePort[1]:                              Linear(rnd0^(a0*b1))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full((a1*b0))
MemData:                                           Full(exp(loga1+logb0))
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(exp(loga1+logb0))
Reg[0]^Reg[1]:                                     Transition(-a1>>32,(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear(-(b0&(-a1>>32))>>32)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition(-(b0&(-a1>>32))>>32,(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a1>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb0))
HD_PipeReg1:                                       Transition(-(b0&(-a1>>32))>>32,&rnd)
HD_PipeReg2:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevDecodePort[0]:                                 Linear(-a1>>32)
HD_DecodePort[0]:                                  Transition(-a1>>32,(a1*b0))
PrevDecodePort[1]:                                 Linear(&rnd)
HD_DecodePort[1]:                                  Transition(&rnd,rnd0^(a0*b1))
GlitchyDecodePort[0]^DecodePort0:                  Transition((a1*b0),(a1*b0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a1*b0),-a1>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd0^(a0*b1),rnd0^(a0*b1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd0^(a0*b1),&rnd)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear((a1*b0))
HD_ALU_output:                                     Transition((a1*b0),(a1*b0))
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),exp(loga1+logb0))
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),exp(loga1+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&rnd,exp(loga1+logb0),-(b0&(-a1>>32))>>32,exp(loga1+logb0))
#End of Trace 0, Frame 111

#Trace 0, Frame 112
Reg[0]:                                            Full(-a1>>32)
Reg[1]:                                            Full((a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a1*b0))
PipeReg2:                                          Full(rnd0^(a0*b1))
DecodePort[0]:                                     Linear((a1*b0))
DecodePort[1]:                                     Linear(rnd0^(a0*b1))
GlitchyDecodePort[0]:                              Linear((a1*b1))
GlitchyDecodePort[1]:                              Linear((a1*b0))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full((a1*b0))
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(-a1>>32,(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear((a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[1]:                                         Transition((a1*b0),(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&rnd)
PrevPipeReg2:                                      Linear(exp(loga1+logb0))
HD_PipeReg1:                                       Transition(&rnd,(a1*b0))
HD_PipeReg2:                                       Transition(exp(loga1+logb0),rnd0^(a0*b1))
PrevDecodePort[0]:                                 Linear((a1*b0))
HD_DecodePort[0]:                                  Transition((a1*b0),(a1*b0))
PrevDecodePort[1]:                                 Linear(rnd0^(a0*b1))
HD_DecodePort[1]:                                  Transition(rnd0^(a0*b1),rnd0^(a0*b1))
GlitchyDecodePort[0]^DecodePort0:                  Transition((a1*b1),(a1*b0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a1*b1),(a1*b0))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b0),rnd0^(a0*b1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b0),rnd0^(a0*b1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear((a1*b0))
HD_ALU_output:                                     Transition((a1*b0),(a1*b0))
PrevMemData:                                       Full(exp(loga1+logb0))
HD_MemData:                                        Transition(exp(loga1+logb0),rnd2)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(exp(loga1+logb0))
HD_MemRdBuf:                                       Transition(exp(loga1+logb0),rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a1*b0),rnd0^(a0*b1),&rnd,exp(loga1+logb0))
#End of Trace 0, Frame 112

#Trace 0, Frame 113
Reg[0]:                                            Full(rnd2)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full((a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a1*b0))
PipeReg2:                                          Full(rnd0^(a0*b1))
DecodePort[0]:                                     Linear((a1*b1))
DecodePort[1]:                                     Linear((rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[0]:                              Linear((a1*b1))
GlitchyDecodePort[1]:                              Linear((rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full((rnd0^(a0*b1))^(a1*b0))
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a1>>32)
PrevReg[1]:                                        Linear((a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a1>>32,rnd2)
HD_Reg[1]:                                         Transition((a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a1*b0))
PrevPipeReg2:                                      Linear(rnd0^(a0*b1))
HD_PipeReg1:                                       Transition((a1*b0),(a1*b0))
HD_PipeReg2:                                       Transition(rnd0^(a0*b1),rnd0^(a0*b1))
PrevDecodePort[0]:                                 Linear((a1*b0))
HD_DecodePort[0]:                                  Transition((a1*b0),(a1*b1))
PrevDecodePort[1]:                                 Linear(rnd0^(a0*b1))
HD_DecodePort[1]:                                  Transition(rnd0^(a0*b1),(rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[0]^DecodePort0:                  Transition((a1*b1),(a1*b1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a1*b1),(a1*b0))
GlitchyDecodePort[1]^DecodePort1:                  Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((rnd0^(a0*b1))^(a1*b0),rnd0^(a0*b1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear((a1*b0))
HD_ALU_output:                                     Transition((a1*b0),(rnd0^(a0*b1))^(a1*b0))
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,rnd2)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a1*b0),rnd0^(a0*b1),(a1*b0),rnd0^(a0*b1))
#End of Trace 0, Frame 113

#Trace 0, Frame 114
Reg[0]:                                            Full(rnd2)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a1*b1))
PipeReg2:                                          Full((rnd0^(a0*b1))^(a1*b0))
DecodePort[0]:                                     Linear(rnd2)
DecodePort[1]:                                     Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[0]:                              Linear(rnd2)
GlitchyDecodePort[1]:                              Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(rnd2)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear((a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(rnd2,rnd2)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition((a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a1*b0))
PrevPipeReg2:                                      Linear(rnd0^(a0*b1))
HD_PipeReg1:                                       Transition((a1*b0),(a1*b1))
HD_PipeReg2:                                       Transition(rnd0^(a0*b1),(rnd0^(a0*b1))^(a1*b0))
PrevDecodePort[0]:                                 Linear((a1*b1))
HD_DecodePort[0]:                                  Transition((a1*b1),rnd2)
PrevDecodePort[1]:                                 Linear((rnd0^(a0*b1))^(a1*b0))
HD_DecodePort[1]:                                  Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd2,rnd2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd2,(a1*b1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),(rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear((rnd0^(a0*b1))^(a1*b0))
HD_ALU_output:                                     Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,rnd2)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a1*b1),(rnd0^(a0*b1))^(a1*b0),(a1*b0),rnd0^(a0*b1))
#End of Trace 0, Frame 114

#Trace 0, Frame 115
Reg[0]:                                            Full(rnd2)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(32)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(rnd2)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(c1)
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(32,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(rnd2)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(rnd2,rnd2)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,32)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a1*b1))
PrevPipeReg2:                                      Linear((rnd0^(a0*b1))^(a1*b0))
HD_PipeReg1:                                       Transition((a1*b1),rnd2)
HD_PipeReg2:                                       Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevDecodePort[0]:                                 Linear(rnd2)
HD_DecodePort[0]:                                  Transition(rnd2,32)
PrevDecodePort[1]:                                 Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_DecodePort[1]:                                  Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,rnd2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd2,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_ALU_output:                                     Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,rnd2)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1),(a1*b1),(rnd0^(a0*b1))^(a1*b0))
#End of Trace 0, Frame 115

#Trace 0, Frame 116
Reg[0]:                                            Full(c1)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
DecodePort[0]:                                     Linear(c1)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(c1)
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&c)
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(c1,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(rnd2)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(32)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(rnd2,c1)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(32,&c)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_PipeReg1:                                       Transition(rnd2,rnd2)
HD_PipeReg2:                                       Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,c1)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(c1,c1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(c1,32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(c1)
HD_ALU_output:                                     Transition(c1,&c)
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,rnd2)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1),rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
#End of Trace 0, Frame 116

#Trace 0, Frame 117
Reg[0]:                                            Full(c1)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(c1)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(c1)
GlitchyDecodePort[1]:                              Linear((rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(c1)
MemData:                                           Full(c1)
MemWrBuf:                                          Full((a0*b0)^rnd0^rnd1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(c1,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(c1)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(c1,c1)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_PipeReg1:                                       Transition(rnd2,&c)
HD_PipeReg2:                                       Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)
PrevDecodePort[0]:                                 Linear(c1)
HD_DecodePort[0]:                                  Transition(c1,c1)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(c1,c1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(c1,c1)
GlitchyDecodePort[1]^DecodePort1:                  Transition((rnd0^(a0*b1))^(a1*b0),&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((rnd0^(a0*b1))^(a1*b0),&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&c)
HD_ALU_output:                                     Transition(&c,c1)
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,c1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c1,rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
#End of Trace 0, Frame 117

#Trace 0, Frame 118
Reg[0]:                                            Full(c1)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&a)
MemData:                                           Full(c1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full((a0*b0)^rnd0^rnd1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(c1,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(c1)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(c1,c1)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear(c1)
HD_DecodePort[0]:                                  Transition(c1,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(c1)
HD_ALU_output:                                     Transition(c1,&a)
PrevMemData:                                       Full(c1)
HD_MemData:                                        Transition(c1,c1)
PrevMemWrBuf:                                      Full((a0*b0)^rnd0^rnd1)
HD_MemWrBuf:                                       Transition((a0*b0)^rnd0^rnd1,c1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c1,&c,c1)
#End of Trace 0, Frame 118

#Trace 0, Frame 119
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(rnd0^(a0*b1))
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(rnd0^(a0*b1))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&b)
MemData:                                           Full(c1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(&a,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(c1)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(c1,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
HD_DecodePort[0]:                                  Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),rnd0^(a0*b1))
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd0^(a0*b1),rnd0^(a0*b1))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd0^(a0*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&a)
HD_ALU_output:                                     Transition(&a,&b)
PrevMemData:                                       Full(c1)
HD_MemData:                                        Transition(c1,c1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full((a0*b0)^rnd0^rnd1)
HD_MemWrBufDelayed:                                Transition((a0*b0)^rnd0^rnd1,c1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c1,&c,c1)
#End of Trace 0, Frame 119

#Trace 0, Frame 120
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(rnd0^(a0*b1))
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(&b)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(&c)
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(c1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(&a,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(rnd0^(a0*b1),exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,&b)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),rnd0^(a0*b1))
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),&b)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear(rnd0^(a0*b1))
HD_DecodePort[0]:                                  Transition(rnd0^(a0*b1),&c)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&c,&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&c,rnd0^(a0*b1))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full(c1)
HD_MemData:                                        Transition(c1,c1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c1,&c,c1)
#End of Trace 0, Frame 120

#Trace 0, Frame 121
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(&b)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear((rnd0^(a0*b1))^(a1*b0))
DecodePort[1]:                                     Linear(&rnd)
GlitchyDecodePort[0]:                              Linear((rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(c1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(&a,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,&b)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(rnd0^(a0*b1))
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(&b)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(rnd0^(a0*b1),&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(&b,&b)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&c,&a)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,(rnd0^(a0*b1))^(a1*b0))
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&rnd)
GlitchyDecodePort[0]^DecodePort0:                  Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((rnd0^(a0*b1))^(a1*b0),&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&rnd)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(c1)
HD_MemData:                                        Transition(c1,c1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,c1,&c,c1)
#End of Trace 0, Frame 121

#Trace 0, Frame 122
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(&c)
Reg[7]:                                            Full(&b)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&rnd)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(exp(loga1+logb0))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(exp(loga1+logb0))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(a0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(a0)
Reg[0]^Reg[1]:                                     Transition(&a,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(&c,&b)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(&b)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,&c)
HD_Reg[7]:                                         Transition(&b,&b)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&a,&rnd)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear((rnd0^(a0*b1))^(a1*b0))
HD_DecodePort[0]:                                  Transition((rnd0^(a0*b1))^(a1*b0),exp(loga1+logb0))
PrevDecodePort[1]:                                 Linear(&rnd)
HD_DecodePort[1]:                                  Transition(&rnd,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga1+logb0),exp(loga1+logb0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga1+logb0),(rnd0^(a0*b1))^(a1*b0))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&rnd)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(c1)
HD_MemData:                                        Transition(c1,a0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,a0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&rnd,c1,&a,c1)
#End of Trace 0, Frame 122

#Trace 0, Frame 123
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full((rnd0^(a0*b1))^(a1*b0))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb0))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(&b)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full(c1)
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(rnd1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(rnd1)
Reg[0]^Reg[1]:                                     Transition(&a,(rnd0^(a0*b1))^(a1*b0))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb0))
Reg[6]^Reg[7]:                                     Transition(a0,&b)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(&c)
PrevReg[7]:                                        Linear(&b)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb0),exp(loga1+logb0))
HD_Reg[6]:                                         Transition(&c,a0)
HD_Reg[7]:                                         Transition(&b,&b)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&rnd)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&rnd,&b)
HD_PipeReg2:                                       Transition(c1,c1)
PrevDecodePort[0]:                                 Linear(exp(loga1+logb0))
HD_DecodePort[0]:                                  Transition(exp(loga1+logb0),&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,exp(loga1+logb0))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,a0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(a0)
HD_MemData:                                        Transition(a0,rnd1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(a0)
HD_MemRdBuf:                                       Transition(a0,rnd1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,c1,&rnd,c1)
#End of Trace 0, Frame 123

#Trace 0, Frame 124
Reg[0]:                                            Full(&a)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(&b)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b2)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&table)
MemData:                                           Full(b2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(b2)
Reg[0]^Reg[1]:                                     Transition(&a,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,&b)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear((rnd0^(a0*b1))^(a1*b0))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb0))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(&b)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,&a)
HD_Reg[1]:                                         Transition((rnd0^(a0*b1))^(a1*b0),rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb0),b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(&b,&b)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear(c1)
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition(c1,a0)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a0)
HD_DecodePort[2]:                                  Transition(a0,b2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,b2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,a0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(rnd1)
HD_MemData:                                        Transition(rnd1,b2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(rnd1)
HD_MemRdBuf:                                       Transition(rnd1,b2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&b,c1)
#End of Trace 0, Frame 124

#Trace 0, Frame 125
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(logb2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b2)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(loga0)
GlitchyDecodePort[1]:                              Linear(loga0)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(loga0)
Reg[0]^Reg[1]:                                     Transition(loga0,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,logb2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(&a)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(&b)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(&a,loga0)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(&b,logb2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,b2)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga0)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb2)
PrevDecodePort[2]:                                 Linear(b2)
HD_DecodePort[2]:                                  Transition(b2,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0,logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,b2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b2)
HD_MemData:                                        Transition(b2,loga0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(b2)
HD_MemRdBuf:                                       Transition(b2,loga0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b2,&table,a0)
#End of Trace 0, Frame 125

#Trace 0, Frame 126
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(logb2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga0)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(logb2)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(&table)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,logb2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(logb2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(logb2,logb2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b2)
HD_PipeReg1:                                       Transition(&table,loga0)
HD_PipeReg2:                                       Transition(b2,logb2)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,loga0)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,logb2)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,loga0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(logb2,logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(logb2,logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,loga0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,loga0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga0)
HD_MemData:                                        Transition(loga0,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(loga0)
HD_MemRdBuf:                                       Transition(loga0,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb2,&table,b2)
#End of Trace 0, Frame 126

#Trace 0, Frame 127
Reg[0]:                                            Full(loga0)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(logb2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(logb2)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(loga0+logb2)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,logb2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(logb2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(logb2,logb2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga0,loga0)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(loga0)
HD_DecodePort[0]:                                  Transition(loga0,logb2)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,NULL)
PrevDecodePort[2]:                                 Linear(loga0)
HD_DecodePort[2]:                                  Transition(loga0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(logb2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(logb2,logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,loga0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga0+logb2)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0,logb2,loga0,logb2)
#End of Trace 0, Frame 127

#Trace 0, Frame 128
Reg[0]:                                            Full(loga0+logb2)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(logb2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb2)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(logb2)
GlitchyDecodePort[1]:                              Linear(logb2)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(250)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0+logb2,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,logb2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(logb2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0,loga0+logb2)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(logb2,logb2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga0,logb2)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb2,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb2,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(logb2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(logb2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,NULL)
Prev_ALU_output:                                   Linear(loga0+logb2)
HD_ALU_output:                                     Transition(loga0+logb2,250)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb2,logb2,loga0,logb2)
#End of Trace 0, Frame 128

#Trace 0, Frame 129
Reg[0]:                                            Full(loga0+logb2)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(256)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga0+logb2)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga0+logb2)
GlitchyDecodePort[0]:                              Linear(rnd1)
GlitchyDecodePort[1]:                              Linear(logb2)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0+logb2,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,256)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(logb2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2,loga0+logb2)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(logb2,256)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb2)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(logb2,250)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,loga0+logb2)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga0+logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1,loga0+logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(logb2,256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(logb2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,loga0+logb2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb2,logb2,logb2)
#End of Trace 0, Frame 129

#Trace 0, Frame 130
Reg[0]:                                            Full(loga0+logb2+256)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(256)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga0+logb2)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga0+logb2+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga0+logb2+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga0+logb2+256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0+logb2+256,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,256)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(256)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2,loga0+logb2+256)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(256,256)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(250,loga0+logb2)
HD_PipeReg2:                                       Transition(logb2,256)
PrevDecodePort[0]:                                 Linear(loga0+logb2)
HD_DecodePort[0]:                                  Transition(loga0+logb2,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga0+logb2)
HD_DecodePort[2]:                                  Transition(loga0+logb2,loga0+logb2+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga0+logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga0+logb2+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga0+logb2+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga0+logb2+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga0+logb2)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga0+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga0+logb2,256,250,logb2)
#End of Trace 0, Frame 130

#Trace 0, Frame 131
Reg[0]:                                            Full(loga0+logb2+256)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(256)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga0+logb2+256)
DecodePort[0]:                                     Linear(loga0+logb2+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb2+256)
GlitchyDecodePort[1]:                              Linear(a0)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(loga0+logb2+256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(loga0+logb2+256,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,256)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2+256)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(256)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2+256,loga0+logb2+256)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(256,256)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga0+logb2)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga0+logb2,&table)
HD_PipeReg2:                                       Transition(256,loga0+logb2+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga0+logb2+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a0)
PrevDecodePort[2]:                                 Linear(loga0+logb2+256)
HD_DecodePort[2]:                                  Transition(loga0+logb2+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb2+256,loga0+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb2+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a0,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a0,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,loga0+logb2+256)
Prev_ALU_output:                                   Linear(loga0+logb2+256)
HD_ALU_output:                                     Transition(loga0+logb2+256,loga0+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga0+logb2+256,loga0+logb2,256)
#End of Trace 0, Frame 131

#Trace 0, Frame 132
Reg[0]:                                            Full(loga0+logb2+256)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(256)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(loga0+logb2+256)
DecodePort[1]:                                     Linear(a0)
GlitchyDecodePort[0]:                              Linear(loga0+logb2+256)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(loga0+logb2+256)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(loga0+logb2+256,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,256)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2+256)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(256)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2+256,loga0+logb2+256)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(256,256)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga0+logb2+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga0+logb2+256,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb2+256)
HD_DecodePort[0]:                                  Transition(loga0+logb2+256,loga0+logb2+256)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,a0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb2+256,loga0+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb2+256,loga0+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,a0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(loga0+logb2+256)
HD_ALU_output:                                     Transition(loga0+logb2+256,loga0+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,loga0+logb2+256)
#End of Trace 0, Frame 132

#Trace 0, Frame 133
Reg[0]:                                            Full(loga0+logb2+256)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(loga0+logb2+256)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(-a0)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(loga0+logb2+256,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,b2)
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2+256)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(256)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2+256,loga0+logb2+256)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(256,exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(loga0+logb2+256)
HD_DecodePort[0]:                                  Transition(loga0+logb2+256,&table)
PrevDecodePort[1]:                                 Linear(a0)
HD_DecodePort[1]:                                  Transition(a0,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga0+logb2+256,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga0+logb2+256,loga0+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(loga0+logb2+256)
HD_ALU_output:                                     Transition(loga0+logb2+256,-a0)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,a0)
#End of Trace 0, Frame 133

#Trace 0, Frame 134
Reg[0]:                                            Full(-a0)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a0)
DecodePort[0]:                                     Linear(-a0)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(rnd1)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,b2)
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(loga0+logb2+256)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(loga0+logb2+256,-a0)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,32)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a0,a0)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a0)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1,-a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1,&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(-a0)
HD_ALU_output:                                     Transition(-a0,32)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a0,&table,a0)
#End of Trace 0, Frame 134

#Trace 0, Frame 135
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a0)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b2)
DecodePort[1]:                                     Linear(-a0>>32)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(-a0>>32)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(-a0>>32)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,b2)
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a0)
HD_PipeReg1:                                       Transition(&table,-a0)
HD_PipeReg2:                                       Transition(a0,32)
PrevDecodePort[0]:                                 Linear(-a0)
HD_DecodePort[0]:                                  Transition(-a0,b2)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a0>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,b2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,-a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a0>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a0>>32)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a0,32,&table,a0)
#End of Trace 0, Frame 135

#Trace 0, Frame 136
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b2)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(-a0>>32)
DecodePort[0]:                                     Linear(b2)
DecodePort[1]:                                     Linear(b2)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(b2)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(b2&(-a0>>32))
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,b2)
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b2,b2)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a0)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a0,b2)
HD_PipeReg2:                                       Transition(32,-a0>>32)
PrevDecodePort[0]:                                 Linear(b2)
HD_DecodePort[0]:                                  Transition(b2,b2)
PrevDecodePort[1]:                                 Linear(-a0>>32)
HD_DecodePort[1]:                                  Transition(-a0>>32,b2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,b2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,b2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b2,b2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b2,-a0>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(-a0>>32)
HD_ALU_output:                                     Transition(-a0>>32,b2&(-a0>>32))
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,-a0>>32,-a0,32)
#End of Trace 0, Frame 136

#Trace 0, Frame 137
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(b2&(-a0>>32))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(b2&(-a0>>32))
DecodePort[0]:                                     Linear(b2&(-a0>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b2&(-a0>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(-(b2&(-a0>>32)))
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,b2&(-a0>>32))
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b2)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b2,b2&(-a0>>32))
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(-a0>>32)
HD_PipeReg1:                                       Transition(b2,b2)
HD_PipeReg2:                                       Transition(-a0>>32,b2&(-a0>>32))
PrevDecodePort[0]:                                 Linear(b2)
HD_DecodePort[0]:                                  Transition(b2,b2&(-a0>>32))
PrevDecodePort[1]:                                 Linear(b2)
HD_DecodePort[1]:                                  Transition(b2,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2&(-a0>>32),b2&(-a0>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2&(-a0>>32),b2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(b2&(-a0>>32))
HD_ALU_output:                                     Transition(b2&(-a0>>32),-(b2&(-a0>>32)))
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,b2&(-a0>>32),b2,-a0>>32)
#End of Trace 0, Frame 137

#Trace 0, Frame 138
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-(b2&(-a0>>32)))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b2&(-a0>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b2&(-a0>>32)))
DecodePort[1]:                                     Linear(exp(loga0+logb2))
GlitchyDecodePort[0]:                              Linear(-(b2&(-a0>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga0+logb2))
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full((-(b2&(-a0>>32)))>>32)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-(b2&(-a0>>32)))
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(b2&(-a0>>32))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(b2&(-a0>>32),-(b2&(-a0>>32)))
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(b2&(-a0>>32))
HD_PipeReg1:                                       Transition(b2,-(b2&(-a0>>32)))
HD_PipeReg2:                                       Transition(b2&(-a0>>32),32)
PrevDecodePort[0]:                                 Linear(b2&(-a0>>32))
HD_DecodePort[0]:                                  Transition(b2&(-a0>>32),-(b2&(-a0>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga0+logb2))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b2&(-a0>>32)),-(b2&(-a0>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b2&(-a0>>32)),b2&(-a0>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga0+logb2),exp(loga0+logb2))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga0+logb2),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(-(b2&(-a0>>32)))
HD_ALU_output:                                     Transition(-(b2&(-a0>>32)),(-(b2&(-a0>>32)))>>32)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b2&(-a0>>32)),32,b2,b2&(-a0>>32))
#End of Trace 0, Frame 138

#Trace 0, Frame 139
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b2))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((-(b2&(-a0>>32)))>>32)
PipeReg2:                                          Full(exp(loga0+logb2))
DecodePort[0]:                                     Linear(rnd1)
DecodePort[1]:                                     Linear((a0*b2))
GlitchyDecodePort[0]:                              Linear(rnd1)
GlitchyDecodePort[1]:                              Linear((a0*b2))
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full((a0*b2))
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b2))
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-(b2&(-a0>>32)))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-(b2&(-a0>>32)),(a0*b2))
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b2&(-a0>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b2&(-a0>>32)),(-(b2&(-a0>>32)))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga0+logb2))
PrevDecodePort[0]:                                 Linear(-(b2&(-a0>>32)))
HD_DecodePort[0]:                                  Transition(-(b2&(-a0>>32)),rnd1)
PrevDecodePort[1]:                                 Linear(exp(loga0+logb2))
HD_DecodePort[1]:                                  Transition(exp(loga0+logb2),(a0*b2))
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1,rnd1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1,-(b2&(-a0>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a0*b2),(a0*b2))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a0*b2),exp(loga0+logb2))
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear((-(b2&(-a0>>32)))>>32)
HD_ALU_output:                                     Transition((-(b2&(-a0>>32)))>>32,(a0*b2))
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((-(b2&(-a0>>32)))>>32,exp(loga0+logb2),-(b2&(-a0>>32)),32)
#End of Trace 0, Frame 139

#Trace 0, Frame 140
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b2))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear((a0*b2))
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear((a0*b2))
GlitchyDecodePort[1]:                              Linear(rnd1)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(rnd1^(a0*b2))
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b2))
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b2))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b2),(a0*b2))
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((-(b2&(-a0>>32)))>>32)
PrevPipeReg2:                                      Linear(exp(loga0+logb2))
HD_PipeReg1:                                       Transition((-(b2&(-a0>>32)))>>32,rnd1)
HD_PipeReg2:                                       Transition(exp(loga0+logb2),(a0*b2))
PrevDecodePort[0]:                                 Linear(rnd1)
HD_DecodePort[0]:                                  Transition(rnd1,(a0*b2))
PrevDecodePort[1]:                                 Linear((a0*b2))
HD_DecodePort[1]:                                  Transition((a0*b2),&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a0*b2),(a0*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a0*b2),rnd1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(rnd1,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(rnd1,(a0*b2))
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear((a0*b2))
HD_ALU_output:                                     Transition((a0*b2),rnd1^(a0*b2))
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b2),(-(b2&(-a0>>32)))>>32,exp(loga0+logb2))
#End of Trace 0, Frame 140

#Trace 0, Frame 141
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a0*b2))
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear(a0)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(a0)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(&a)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,(a0*b2))
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b2))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1,rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b2),(a0*b2))
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(rnd1,rnd1)
HD_PipeReg2:                                       Transition((a0*b2),(a0*b2))
PrevDecodePort[0]:                                 Linear((a0*b2))
HD_DecodePort[0]:                                  Transition((a0*b2),a0)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(a0,a0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(a0,(a0*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(rnd1^(a0*b2))
HD_ALU_output:                                     Transition(rnd1^(a0*b2),&a)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b2),rnd1,(a0*b2))
#End of Trace 0, Frame 141

#Trace 0, Frame 142
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(&a)
Reg[6]:                                            Full(a0)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,&a)
Reg[6]^Reg[7]:                                     Transition(a0,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a0*b2))
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a0*b2),&a)
HD_Reg[6]:                                         Transition(a0,a0)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(rnd1,rnd1)
HD_PipeReg2:                                       Transition((a0*b2),(a0*b2))
PrevDecodePort[0]:                                 Linear(a0)
HD_DecodePort[0]:                                  Transition(a0,32)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,a0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(&a)
HD_ALU_output:                                     Transition(&a,&b)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b2),rnd1,(a0*b2))
#End of Trace 0, Frame 142

#Trace 0, Frame 143
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(&a)
Reg[6]:                                            Full(&b)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd1)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear(exp(loga0+logb2))
DecodePort[1]:                                     Linear(&a)
GlitchyDecodePort[0]:                              Linear(exp(loga0+logb2))
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,&a)
Reg[6]^Reg[7]:                                     Transition(&b,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(&a)
PrevReg[6]:                                        Linear(a0)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(&a,&a)
HD_Reg[6]:                                         Transition(a0,&b)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(rnd1,rnd1)
HD_PipeReg2:                                       Transition((a0*b2),(a0*b2))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,exp(loga0+logb2))
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&a)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga0+logb2),exp(loga0+logb2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga0+logb2),32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,&a)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd1,(a0*b2),rnd1,(a0*b2))
#End of Trace 0, Frame 143

#Trace 0, Frame 144
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&a)
Reg[6]:                                            Full(&b)
Reg[7]:                                            Full(exp(loga0+logb2))
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&a)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear(-a0>>32)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(-a0>>32)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga0+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga0+logb2))
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&a)
Reg[6]^Reg[7]:                                     Transition(&b,exp(loga0+logb2))
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(&a)
PrevReg[6]:                                        Linear(&b)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,&table)
HD_Reg[5]:                                         Transition(&a,&a)
HD_Reg[6]:                                         Transition(&b,&b)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),exp(loga0+logb2))
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd1)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(rnd1,&a)
HD_PipeReg2:                                       Transition((a0*b2),(a0*b2))
PrevDecodePort[0]:                                 Linear(exp(loga0+logb2))
HD_DecodePort[0]:                                  Transition(exp(loga0+logb2),-a0>>32)
PrevDecodePort[1]:                                 Linear(&a)
HD_DecodePort[1]:                                  Transition(&a,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a0>>32,-a0>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a0>>32,exp(loga0+logb2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&a)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),exp(loga0+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),exp(loga0+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&a,(a0*b2),rnd1,(a0*b2))
#End of Trace 0, Frame 144

#Trace 0, Frame 145
Reg[0]:                                            Full(-a0>>32)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&a)
Reg[6]:                                            Full(&b)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full((a0*b2))
DecodePort[0]:                                     Linear(&a)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(&a)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1)
ALU_output:                                        Full(&table)
MemData:                                           Full(a2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(a2)
Reg[0]^Reg[1]:                                     Transition(-a0>>32,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&a)
Reg[6]^Reg[7]:                                     Transition(&b,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&a)
PrevReg[6]:                                        Linear(&b)
PrevReg[7]:                                        Linear(exp(loga0+logb2))
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,-a0>>32)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&a,&a)
HD_Reg[6]:                                         Transition(&b,&b)
HD_Reg[7]:                                         Transition(exp(loga0+logb2),a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&a)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(&a,&b)
HD_PipeReg2:                                       Transition((a0*b2),(a0*b2))
PrevDecodePort[0]:                                 Linear(-a0>>32)
HD_DecodePort[0]:                                  Transition(-a0>>32,&a)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&a,&a)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&a,-a0>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1,a2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga0+logb2))
HD_MemData:                                        Transition(exp(loga0+logb2),a2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga0+logb2))
HD_MemRdBuf:                                       Transition(exp(loga0+logb2),a2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,(a0*b2),&a,(a0*b2))
#End of Trace 0, Frame 145

#Trace 0, Frame 146
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&a)
Reg[6]:                                            Full(&b)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b0)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b0)
ALU_output:                                        Full(&table)
MemData:                                           Full(b0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(b0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&a)
Reg[6]^Reg[7]:                                     Transition(&b,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-a0>>32)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&a)
PrevReg[6]:                                        Linear(&b)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-a0>>32,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&a,&a)
HD_Reg[6]:                                         Transition(&b,&b)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear((a0*b2))
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition((a0*b2),a2)
PrevDecodePort[0]:                                 Linear(&a)
HD_DecodePort[0]:                                  Transition(&a,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a2)
HD_DecodePort[2]:                                  Transition(a2,b0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&a)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b0,b0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b0,a2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(a2)
HD_MemData:                                        Transition(a2,b0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(a2)
HD_MemRdBuf:                                       Transition(a2,b0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&b,(a0*b2))
#End of Trace 0, Frame 146

#Trace 0, Frame 147
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2)
Reg[6]:                                            Full(logb0)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b0)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(loga2)
GlitchyDecodePort[1]:                              Linear(loga2)
GlitchyDecodePort[2]:                              Linear(logb0)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(loga2)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2)
Reg[6]^Reg[7]:                                     Transition(logb0,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&a)
PrevReg[6]:                                        Linear(&b)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&a,loga2)
HD_Reg[6]:                                         Transition(&b,logb0)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,b0)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga2)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb0)
PrevDecodePort[2]:                                 Linear(b0)
HD_DecodePort[2]:                                  Transition(b0,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2,logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb0,loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb0,b0)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b0)
HD_MemData:                                        Transition(b0,loga2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(b0)
HD_MemRdBuf:                                       Transition(b0,loga2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b0,&table,a2)
#End of Trace 0, Frame 147

#Trace 0, Frame 148
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2)
Reg[6]:                                            Full(logb0)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb0)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(&table)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2)
Reg[6]^Reg[7]:                                     Transition(logb0,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2)
PrevReg[6]:                                        Linear(logb0)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2,loga2)
HD_Reg[6]:                                         Transition(logb0,logb0)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b0)
HD_PipeReg1:                                       Transition(&table,loga2)
HD_PipeReg2:                                       Transition(b0,logb0)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,loga2)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,logb0)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,logb0)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga2)
HD_MemData:                                        Transition(loga2,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(loga2)
HD_MemRdBuf:                                       Transition(loga2,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb0,&table,b0)
#End of Trace 0, Frame 148

#Trace 0, Frame 149
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2)
Reg[6]:                                            Full(logb0)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(logb0)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(loga2+logb0)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2)
Reg[6]^Reg[7]:                                     Transition(logb0,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2)
PrevReg[6]:                                        Linear(logb0)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2,loga2)
HD_Reg[6]:                                         Transition(logb0,logb0)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga2,loga2)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,logb0)
PrevDecodePort[1]:                                 Linear(logb0)
HD_DecodePort[1]:                                  Transition(logb0,NULL)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,logb0)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga2+logb0)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb0,loga2,logb0)
#End of Trace 0, Frame 149

#Trace 0, Frame 150
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0)
Reg[6]:                                            Full(logb0)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb0)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(logb0)
GlitchyDecodePort[0]:                              Linear(logb0)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(250)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0)
Reg[6]^Reg[7]:                                     Transition(logb0,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2)
PrevReg[6]:                                        Linear(logb0)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2,loga2+logb0)
HD_Reg[6]:                                         Transition(logb0,logb0)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(loga2,logb0)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(logb0)
HD_DecodePort[0]:                                  Transition(logb0,logb0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb0,logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb0,logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(loga2+logb0)
HD_ALU_output:                                     Transition(loga2+logb0,250)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb0,logb0,loga2,logb0)
#End of Trace 0, Frame 150

#Trace 0, Frame 151
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0)
Reg[6]:                                            Full(256)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb0)
DecodePort[0]:                                     Linear(loga2+logb0)
DecodePort[1]:                                     Linear(256)
DecodePort[2]:                                     Linear(loga2+logb0)
GlitchyDecodePort[0]:                              Linear(rnd1^(a0*b2))
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0)
Reg[6]^Reg[7]:                                     Transition(256,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0)
PrevReg[6]:                                        Linear(logb0)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2+logb0,loga2+logb0)
HD_Reg[6]:                                         Transition(logb0,256)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb0)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(logb0,250)
HD_PipeReg2:                                       Transition(logb0,logb0)
PrevDecodePort[0]:                                 Linear(logb0)
HD_DecodePort[0]:                                  Transition(logb0,loga2+logb0)
HD_DecodePort[1]:                                  Transition(NULL,256)
HD_DecodePort[2]:                                  Transition(NULL,loga2+logb0)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1^(a0*b2),loga2+logb0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1^(a0*b2),logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,256)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga2+logb0)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb0,logb0,logb0)
#End of Trace 0, Frame 151

#Trace 0, Frame 152
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0+256)
Reg[6]:                                            Full(256)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2+logb0)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga2+logb0+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga2+logb0+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga2+logb0+256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0+256)
Reg[6]^Reg[7]:                                     Transition(256,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0)
PrevReg[6]:                                        Linear(256)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2+logb0,loga2+logb0+256)
HD_Reg[6]:                                         Transition(256,256)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb0)
HD_PipeReg1:                                       Transition(250,loga2+logb0)
HD_PipeReg2:                                       Transition(logb0,256)
PrevDecodePort[0]:                                 Linear(loga2+logb0)
HD_DecodePort[0]:                                  Transition(loga2+logb0,256)
PrevDecodePort[1]:                                 Linear(256)
HD_DecodePort[1]:                                  Transition(256,&table)
PrevDecodePort[2]:                                 Linear(loga2+logb0)
HD_DecodePort[2]:                                  Transition(loga2+logb0,loga2+logb0+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga2+logb0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2+logb0+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2+logb0+256,256)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga2+logb0+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga2+logb0)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga2+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2+logb0,256,250,logb0)
#End of Trace 0, Frame 152

#Trace 0, Frame 153
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0+256)
Reg[6]:                                            Full(256)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga2+logb0+256)
DecodePort[0]:                                     Linear(loga2+logb0+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(loga2+logb0+256)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(loga2+logb0+256)
MemData:                                           Full(logb0)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb0)
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0+256)
Reg[6]^Reg[7]:                                     Transition(256,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0+256)
PrevReg[6]:                                        Linear(256)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2+logb0+256,loga2+logb0+256)
HD_Reg[6]:                                         Transition(256,256)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2+logb0)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga2+logb0,&table)
HD_PipeReg2:                                       Transition(256,loga2+logb0+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga2+logb0+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a2)
PrevDecodePort[2]:                                 Linear(loga2+logb0+256)
HD_DecodePort[2]:                                  Transition(loga2+logb0+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb0+256,loga2+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb0+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),loga2+logb0+256)
Prev_ALU_output:                                   Linear(loga2+logb0+256)
HD_ALU_output:                                     Transition(loga2+logb0+256,loga2+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,logb0)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,logb0)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga2+logb0+256,loga2+logb0,256)
#End of Trace 0, Frame 153

#Trace 0, Frame 154
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0+256)
Reg[6]:                                            Full(256)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(loga2+logb0+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(loga2+logb0+256)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0+256)
Reg[6]^Reg[7]:                                     Transition(256,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0+256)
PrevReg[6]:                                        Linear(256)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2+logb0+256,loga2+logb0+256)
HD_Reg[6]:                                         Transition(256,256)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga2+logb0+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga2+logb0+256,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb0+256)
HD_DecodePort[0]:                                  Transition(loga2+logb0+256,loga2+logb0+256)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,loga2+logb0+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,loga2+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(loga2+logb0+256)
HD_ALU_output:                                     Transition(loga2+logb0+256,loga2+logb0+256)
PrevMemData:                                       Full(logb0)
HD_MemData:                                        Transition(logb0,exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb0)
HD_MemRdBuf:                                       Transition(logb0,exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,loga2+logb0+256)
#End of Trace 0, Frame 154

#Trace 0, Frame 155
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(loga2+logb0+256)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(-a2)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,loga2+logb0+256)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0+256)
PrevReg[6]:                                        Linear(256)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(loga2+logb0+256,loga2+logb0+256)
HD_Reg[6]:                                         Transition(256,exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb0+256)
HD_DecodePort[0]:                                  Transition(loga2+logb0+256,&table)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,loga2+logb0+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(loga2+logb0+256)
HD_ALU_output:                                     Transition(loga2+logb0+256,-a2)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 155

#Trace 0, Frame 156
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(-a2)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(rnd1^(a0*b2))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(loga2+logb0+256)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,32)
HD_Reg[5]:                                         Transition(loga2+logb0+256,-a2)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a2)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd1^(a0*b2),-a2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd1^(a0*b2),&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(-a2)
HD_ALU_output:                                     Transition(-a2,32)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 156

#Trace 0, Frame 157
Reg[0]:                                            Full(b0)
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a2)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b0)
DecodePort[1]:                                     Linear(-a2>>32)
GlitchyDecodePort[0]:                              Linear(b0)
GlitchyDecodePort[1]:                              Linear(-a2>>32)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(-a2>>32)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0,rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,-a2)
HD_PipeReg2:                                       Transition(a2,32)
PrevDecodePort[0]:                                 Linear(-a2)
HD_DecodePort[0]:                                  Transition(-a2,b0)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a2>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0,b0)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0,-a2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a2>>32,-a2>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a2>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a2>>32)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a2,32,&table,a2)
#End of Trace 0, Frame 157

#Trace 0, Frame 158
Reg[0]:                                            Full(b0&(-a2>>32))
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(-a2>>32)
DecodePort[0]:                                     Linear(b0&(-a2>>32))
DecodePort[1]:                                     Linear(b0&(-a2>>32))
GlitchyDecodePort[0]:                              Linear(b0&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(b0&(-a2>>32))
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(b0&(-a2>>32))
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0&(-a2>>32),rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0)
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0,b0&(-a2>>32))
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a2)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a2,b0)
HD_PipeReg2:                                       Transition(32,-a2>>32)
PrevDecodePort[0]:                                 Linear(b0)
HD_DecodePort[0]:                                  Transition(b0,b0&(-a2>>32))
PrevDecodePort[1]:                                 Linear(-a2>>32)
HD_DecodePort[1]:                                  Transition(-a2>>32,b0&(-a2>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a2>>32),b0&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a2>>32),b0)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b0&(-a2>>32),b0&(-a2>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b0&(-a2>>32),-a2>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(-a2>>32)
HD_ALU_output:                                     Transition(-a2>>32,b0&(-a2>>32))
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,-a2>>32,-a2,32)
#End of Trace 0, Frame 158

#Trace 0, Frame 159
Reg[0]:                                            Full(b0&(-a2>>32))
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b0)
PipeReg2:                                          Full(b0&(-a2>>32))
DecodePort[0]:                                     Linear(b0&(-a2>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b0&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(-(b0&(-a2>>32)))
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(b0&(-a2>>32),rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0&(-a2>>32))
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0&(-a2>>32),b0&(-a2>>32))
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(-a2>>32)
HD_PipeReg1:                                       Transition(b0,b0)
HD_PipeReg2:                                       Transition(-a2>>32,b0&(-a2>>32))
PrevDecodePort[0]:                                 Linear(b0&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a2>>32),b0&(-a2>>32))
PrevDecodePort[1]:                                 Linear(b0&(-a2>>32))
HD_DecodePort[1]:                                  Transition(b0&(-a2>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b0&(-a2>>32),b0&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b0&(-a2>>32),b0&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b0&(-a2>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(b0&(-a2>>32))
HD_ALU_output:                                     Transition(b0&(-a2>>32),-(b0&(-a2>>32)))
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b0,b0&(-a2>>32),b0,-a2>>32)
#End of Trace 0, Frame 159

#Trace 0, Frame 160
Reg[0]:                                            Full(-(b0&(-a2>>32)))
Reg[1]:                                            Full(rnd1^(a0*b2))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a2>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b0&(-a2>>32)))
DecodePort[1]:                                     Linear(exp(loga2+logb0))
GlitchyDecodePort[0]:                              Linear(-(b0&(-a2>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga2+logb0))
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(-(b0&(-a2>>32))>>32)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(-(b0&(-a2>>32)),rnd1^(a0*b2))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(b0&(-a2>>32))
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(b0&(-a2>>32),-(b0&(-a2>>32)))
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),rnd1^(a0*b2))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b0)
PrevPipeReg2:                                      Linear(b0&(-a2>>32))
HD_PipeReg1:                                       Transition(b0,-(b0&(-a2>>32)))
HD_PipeReg2:                                       Transition(b0&(-a2>>32),32)
PrevDecodePort[0]:                                 Linear(b0&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b0&(-a2>>32),-(b0&(-a2>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga2+logb0))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b0&(-a2>>32)),b0&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga2+logb0),exp(loga2+logb0))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga2+logb0),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a2>>32)))
HD_ALU_output:                                     Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a2>>32)),32,b0,b0&(-a2>>32))
#End of Trace 0, Frame 160

#Trace 0, Frame 161
Reg[0]:                                            Full(-(b0&(-a2>>32))>>32)
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b0&(-a2>>32))>>32)
PipeReg2:                                          Full(exp(loga2+logb0))
DecodePort[0]:                                     Linear(-(b0&(-a2>>32))>>32)
DecodePort[1]:                                     Linear((rnd1^(a0*b2)))
GlitchyDecodePort[0]:                              Linear(-(b0&(-a2>>32))>>32)
GlitchyDecodePort[1]:                              Linear((rnd1^(a0*b2)))
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full((a2*b0))
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(-(b0&(-a2>>32))>>32,(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-(b0&(-a2>>32)))
PrevReg[1]:                                        Linear(rnd1^(a0*b2))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)
HD_Reg[1]:                                         Transition(rnd1^(a0*b2),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a2>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga2+logb0))
PrevDecodePort[0]:                                 Linear(-(b0&(-a2>>32)))
HD_DecodePort[0]:                                  Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)
PrevDecodePort[1]:                                 Linear(exp(loga2+logb0))
HD_DecodePort[1]:                                  Transition(exp(loga2+logb0),(rnd1^(a0*b2)))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b0&(-a2>>32))>>32,-(b0&(-a2>>32))>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b0&(-a2>>32))>>32,-(b0&(-a2>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((rnd1^(a0*b2)),exp(loga2+logb0))
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(-(b0&(-a2>>32))>>32)
HD_ALU_output:                                     Transition(-(b0&(-a2>>32))>>32,(a2*b0))
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b0&(-a2>>32))>>32,exp(loga2+logb0),-(b0&(-a2>>32)),32)
#End of Trace 0, Frame 161

#Trace 0, Frame 162
Reg[0]:                                            Full((a2*b0))
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a2*b0))
PipeReg2:                                          Full((rnd1^(a0*b2)))
DecodePort[0]:                                     Linear(-a2>>32)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(-a2>>32)
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(((rnd1^(a0*b2))^(a2*b0)))
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition((a2*b0),(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(-(b0&(-a2>>32))>>32)
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(-(b0&(-a2>>32))>>32,(a2*b0))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b0&(-a2>>32))>>32)
PrevPipeReg2:                                      Linear(exp(loga2+logb0))
HD_PipeReg1:                                       Transition(-(b0&(-a2>>32))>>32,(a2*b0))
HD_PipeReg2:                                       Transition(exp(loga2+logb0),(rnd1^(a0*b2)))
PrevDecodePort[0]:                                 Linear(-(b0&(-a2>>32))>>32)
HD_DecodePort[0]:                                  Transition(-(b0&(-a2>>32))>>32,-a2>>32)
PrevDecodePort[1]:                                 Linear((rnd1^(a0*b2)))
HD_DecodePort[1]:                                  Transition((rnd1^(a0*b2)),&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a2>>32,-a2>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a2>>32,-(b0&(-a2>>32))>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,(rnd1^(a0*b2)))
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear((a2*b0))
HD_ALU_output:                                     Transition((a2*b0),((rnd1^(a0*b2))^(a2*b0)))
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a2*b0),(rnd1^(a0*b2)),-(b0&(-a2>>32))>>32,exp(loga2+logb0))
#End of Trace 0, Frame 162

#Trace 0, Frame 163
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(-a2>>32)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a2*b0))
PipeReg2:                                          Full((rnd1^(a0*b2)))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,-a2>>32)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear((a2*b0))
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition((a2*b0),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a2*b0))
PrevPipeReg2:                                      Linear((rnd1^(a0*b2)))
HD_PipeReg1:                                       Transition((a2*b0),(a2*b0))
HD_PipeReg2:                                       Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
PrevDecodePort[0]:                                 Linear(-a2>>32)
HD_DecodePort[0]:                                  Transition(-a2>>32,32)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,-a2>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(((rnd1^(a0*b2))^(a2*b0)))
HD_ALU_output:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),&b)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a2*b0),(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))
#End of Trace 0, Frame 163

#Trace 0, Frame 164
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a2*b0))
PipeReg2:                                          Full((rnd1^(a0*b2)))
DecodePort[0]:                                     Linear(exp(loga2+logb0))
DecodePort[1]:                                     Linear(&rnd)
GlitchyDecodePort[0]:                              Linear(exp(loga2+logb0))
GlitchyDecodePort[1]:                              Linear(&rnd)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(32,&b)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(-a2>>32)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(-a2>>32,&b)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a2*b0))
PrevPipeReg2:                                      Linear((rnd1^(a0*b2)))
HD_PipeReg1:                                       Transition((a2*b0),(a2*b0))
HD_PipeReg2:                                       Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,exp(loga2+logb0))
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&rnd)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga2+logb0),exp(loga2+logb0))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga2+logb0),32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&rnd,&rnd)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&rnd,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&table)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a2*b0),(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))
#End of Trace 0, Frame 164

#Trace 0, Frame 165
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&rnd)
PipeReg2:                                          Full((rnd1^(a0*b2)))
DecodePort[0]:                                     Linear((rnd1^(a0*b2)))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear((rnd1^(a0*b2)))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga2+logb0))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb0))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&b)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,&table)
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a2*b0))
PrevPipeReg2:                                      Linear((rnd1^(a0*b2)))
HD_PipeReg1:                                       Transition((a2*b0),&rnd)
HD_PipeReg2:                                       Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
PrevDecodePort[0]:                                 Linear(exp(loga2+logb0))
HD_DecodePort[0]:                                  Transition(exp(loga2+logb0),(rnd1^(a0*b2)))
PrevDecodePort[1]:                                 Linear(&rnd)
HD_DecodePort[1]:                                  Transition(&rnd,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((rnd1^(a0*b2)),exp(loga2+logb0))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&rnd)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),exp(loga2+logb0))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),exp(loga2+logb0))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&rnd,(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))
#End of Trace 0, Frame 165

#Trace 0, Frame 166
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((rnd1^(a0*b2)))
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(exp(loga2+logb0))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full((rnd1^(a0*b2)))
DecodePort[0]:                                     Linear(&rnd)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(&rnd)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(rnd1^(a0*b2))
ALU_output:                                        Full(&table)
MemData:                                           Full(rnd2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(rnd2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&b)
Reg[6]^Reg[7]:                                     Transition(exp(loga2+logb0),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),exp(loga2+logb0))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&rnd)
PrevPipeReg2:                                      Linear((rnd1^(a0*b2)))
HD_PipeReg1:                                       Transition(&rnd,&b)
HD_PipeReg2:                                       Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))
PrevDecodePort[0]:                                 Linear((rnd1^(a0*b2)))
HD_DecodePort[0]:                                  Transition((rnd1^(a0*b2)),&rnd)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&rnd,&rnd)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&rnd,(rnd1^(a0*b2)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(rnd1^(a0*b2),a1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(rnd1^(a0*b2),NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(exp(loga2+logb0))
HD_MemData:                                        Transition(exp(loga2+logb0),rnd2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb0))
HD_MemRdBuf:                                       Transition(exp(loga2+logb0),rnd2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,(rnd1^(a0*b2)),&rnd,(rnd1^(a0*b2)))
#End of Trace 0, Frame 166

#Trace 0, Frame 167
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(&rnd)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(&b)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b2)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&table)
MemData:                                           Full(b2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(b2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(&rnd,a1)
Reg[4]^Reg[5]:                                     Transition(&table,&b)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((rnd1^(a0*b2)))
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(exp(loga2+logb0))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((rnd1^(a0*b2)),b2)
HD_Reg[2]:                                         Transition(&rnd,&rnd)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&b,&b)
HD_Reg[6]:                                         Transition(exp(loga2+logb0),rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear((rnd1^(a0*b2)))
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition((rnd1^(a0*b2)),a1)
PrevDecodePort[0]:                                 Linear(&rnd)
HD_DecodePort[0]:                                  Transition(&rnd,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a1)
HD_DecodePort[2]:                                  Transition(a1,b2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&rnd)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,b2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,a1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(rnd2)
HD_MemData:                                        Transition(rnd2,b2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(rnd2)
HD_MemRdBuf:                                       Transition(rnd2,b2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&b,(rnd1^(a0*b2)))
#End of Trace 0, Frame 167

#Trace 0, Frame 168
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(logb2)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b2)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(loga1)
GlitchyDecodePort[1]:                              Linear(loga1)
GlitchyDecodePort[2]:                              Linear(logb2)
ALU_output:                                        Full(&table)
MemData:                                           Full(loga1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(loga1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1,a1)
Reg[4]^Reg[5]:                                     Transition(&table,logb2)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(&rnd)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(&b)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(&rnd,loga1)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(&b,logb2)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,b2)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga1)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb2)
PrevDecodePort[2]:                                 Linear(b2)
HD_DecodePort[2]:                                  Transition(b2,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1,logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb2,loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb2,b2)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(b2)
HD_MemData:                                        Transition(b2,loga1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(b2)
HD_MemRdBuf:                                       Transition(b2,loga1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b2,&table,a1)
#End of Trace 0, Frame 168

#Trace 0, Frame 169
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(logb2)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga1)
DecodePort[1]:                                     Linear(logb2)
DecodePort[2]:                                     Linear(loga1)
GlitchyDecodePort[0]:                              Linear(loga1)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(&table)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1,a1)
Reg[4]^Reg[5]:                                     Transition(&table,logb2)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(logb2)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1,loga1)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(logb2,logb2)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b2)
HD_PipeReg1:                                       Transition(&table,loga1)
HD_PipeReg2:                                       Transition(b2,logb2)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,loga1)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,logb2)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,loga1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1,loga1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,logb2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&table)
PrevMemData:                                       Full(loga1)
HD_MemData:                                        Transition(loga1,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(loga1)
HD_MemRdBuf:                                       Transition(loga1,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb2,&table,b2)
#End of Trace 0, Frame 169

#Trace 0, Frame 170
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(logb2)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(loga1)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(loga1+logb2)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1,a1)
Reg[4]^Reg[5]:                                     Transition(&table,logb2)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(logb2)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1,loga1)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(logb2,logb2)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga1,loga1)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(loga1)
HD_DecodePort[0]:                                  Transition(loga1,logb2)
PrevDecodePort[1]:                                 Linear(logb2)
HD_DecodePort[1]:                                  Transition(logb2,NULL)
PrevDecodePort[2]:                                 Linear(loga1)
HD_DecodePort[2]:                                  Transition(loga1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1,loga1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,logb2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga1)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,loga1+logb2)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1,logb2,loga1,logb2)
#End of Trace 0, Frame 170

#Trace 0, Frame 171
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(logb2)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb2)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(logb2)
GlitchyDecodePort[0]:                              Linear(logb2)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(250)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2,a1)
Reg[4]^Reg[5]:                                     Transition(&table,logb2)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(logb2)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1,loga1+logb2)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(logb2,logb2)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(loga1,logb2)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb2,logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb2,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(loga1+logb2)
HD_ALU_output:                                     Transition(loga1+logb2,250)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb2,logb2,loga1,logb2)
#End of Trace 0, Frame 171

#Trace 0, Frame 172
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(250)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb2)
DecodePort[0]:                                     Linear(loga1+logb2)
DecodePort[1]:                                     Linear(250)
DecodePort[2]:                                     Linear(loga1+logb2)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2,a1)
Reg[4]^Reg[5]:                                     Transition(&table,250)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(logb2)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2,loga1+logb2)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(logb2,250)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb2)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(logb2,250)
HD_PipeReg2:                                       Transition(logb2,logb2)
PrevDecodePort[0]:                                 Linear(logb2)
HD_DecodePort[0]:                                  Transition(logb2,loga1+logb2)
HD_DecodePort[1]:                                  Transition(NULL,250)
HD_DecodePort[2]:                                  Transition(NULL,loga1+logb2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,loga1+logb2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,250)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga1+logb2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb2,logb2,logb2)
#End of Trace 0, Frame 172

#Trace 0, Frame 173
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2+256)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga1+logb2)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga1+logb2+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga1+logb2+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga1+logb2+256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2+256,a1)
Reg[4]^Reg[5]:                                     Transition(&table,256)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(250)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2,loga1+logb2+256)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(250,256)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb2)
HD_PipeReg1:                                       Transition(250,loga1+logb2)
HD_PipeReg2:                                       Transition(logb2,256)
PrevDecodePort[0]:                                 Linear(loga1+logb2)
HD_DecodePort[0]:                                  Transition(loga1+logb2,256)
PrevDecodePort[1]:                                 Linear(250)
HD_DecodePort[1]:                                  Transition(250,&table)
PrevDecodePort[2]:                                 Linear(loga1+logb2)
HD_DecodePort[2]:                                  Transition(loga1+logb2,loga1+logb2+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga1+logb2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga1+logb2+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga1+logb2+256,250)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga1+logb2+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga1+logb2)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga1+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga1+logb2,256,250,logb2)
#End of Trace 0, Frame 173

#Trace 0, Frame 174
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2+256)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga1+logb2+256)
DecodePort[0]:                                     Linear(loga1+logb2+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(loga1+logb2+256)
GlitchyDecodePort[1]:                              Linear(a1)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(loga1+logb2+256)
MemData:                                           Full(logb2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2+256,a1)
Reg[4]^Reg[5]:                                     Transition(&table,256)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2+256)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2+256,loga1+logb2+256)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(256,256)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga1+logb2)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga1+logb2,&table)
HD_PipeReg2:                                       Transition(256,loga1+logb2+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga1+logb2+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a1)
PrevDecodePort[2]:                                 Linear(loga1+logb2+256)
HD_DecodePort[2]:                                  Transition(loga1+logb2+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga1+logb2+256,loga1+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga1+logb2+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a1,a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a1,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,loga1+logb2+256)
Prev_ALU_output:                                   Linear(loga1+logb2+256)
HD_ALU_output:                                     Transition(loga1+logb2+256,loga1+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,logb2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,logb2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga1+logb2+256,loga1+logb2,256)
#End of Trace 0, Frame 174

#Trace 0, Frame 175
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2+256)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(256)
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(loga1+logb2+256)
DecodePort[1]:                                     Linear(a1)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(loga1+logb2+256)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2+256,a1)
Reg[4]^Reg[5]:                                     Transition(&table,256)
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2+256)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2+256,loga1+logb2+256)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(256,256)
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga1+logb2+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga1+logb2+256,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb2+256)
HD_DecodePort[0]:                                  Transition(loga1+logb2+256,loga1+logb2+256)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,a1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,a1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(loga1+logb2+256)
HD_ALU_output:                                     Transition(loga1+logb2+256,loga1+logb2+256)
PrevMemData:                                       Full(logb2)
HD_MemData:                                        Transition(logb2,exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb2)
HD_MemRdBuf:                                       Transition(logb2,exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,loga1+logb2+256)
#End of Trace 0, Frame 175

#Trace 0, Frame 176
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(loga1+logb2+256)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(-a1)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(loga1+logb2+256,a1)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2+256)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(256)
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2+256,loga1+logb2+256)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(256,exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(loga1+logb2+256)
HD_DecodePort[0]:                                  Transition(loga1+logb2+256,&table)
PrevDecodePort[1]:                                 Linear(a1)
HD_DecodePort[1]:                                  Transition(a1,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(loga1+logb2+256)
HD_ALU_output:                                     Transition(loga1+logb2+256,-a1)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 176

#Trace 0, Frame 177
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(-a1)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a1)
DecodePort[0]:                                     Linear(-a1)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(-a1,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(loga1+logb2+256)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(loga1+logb2+256,-a1)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(&table,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a1,a1)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a1)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,-a1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(-a1)
HD_ALU_output:                                     Transition(-a1,32)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a1,&table,a1)
#End of Trace 0, Frame 177

#Trace 0, Frame 178
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2)
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a1)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b2)
DecodePort[1]:                                     Linear(-a1>>32)
GlitchyDecodePort[0]:                              Linear(b2)
GlitchyDecodePort[1]:                              Linear(-a1>>32)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(-a1>>32)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2)
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(-a1)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2)
HD_Reg[2]:                                         Transition(-a1,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a1)
HD_PipeReg1:                                       Transition(&table,-a1)
HD_PipeReg2:                                       Transition(a1,32)
PrevDecodePort[0]:                                 Linear(-a1)
HD_DecodePort[0]:                                  Transition(-a1,b2)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a1>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2,b2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2,-a1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a1>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a1>>32)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a1,32,&table,a1)
#End of Trace 0, Frame 178

#Trace 0, Frame 179
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2&(-a1>>32))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(-a1>>32)
DecodePort[0]:                                     Linear(b2&(-a1>>32))
DecodePort[1]:                                     Linear(b2&(-a1>>32))
GlitchyDecodePort[0]:                              Linear(b2&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(b2&(-a1>>32))
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(b2&(-a1>>32))
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2&(-a1>>32))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2)
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2,b2&(-a1>>32))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a1)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a1,b2)
HD_PipeReg2:                                       Transition(32,-a1>>32)
PrevDecodePort[0]:                                 Linear(b2)
HD_DecodePort[0]:                                  Transition(b2,b2&(-a1>>32))
PrevDecodePort[1]:                                 Linear(-a1>>32)
HD_DecodePort[1]:                                  Transition(-a1>>32,b2&(-a1>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2&(-a1>>32),b2&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2&(-a1>>32),b2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b2&(-a1>>32),b2&(-a1>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b2&(-a1>>32),-a1>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(-a1>>32)
HD_ALU_output:                                     Transition(-a1>>32,b2&(-a1>>32))
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,-a1>>32,-a1,32)
#End of Trace 0, Frame 179

#Trace 0, Frame 180
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b2&(-a1>>32))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b2)
PipeReg2:                                          Full(b2&(-a1>>32))
DecodePort[0]:                                     Linear(b2&(-a1>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b2&(-a1>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(-(b2&(-a1>>32)))
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b2&(-a1>>32))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2&(-a1>>32))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2&(-a1>>32),b2&(-a1>>32))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(-a1>>32)
HD_PipeReg1:                                       Transition(b2,b2)
HD_PipeReg2:                                       Transition(-a1>>32,b2&(-a1>>32))
PrevDecodePort[0]:                                 Linear(b2&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b2&(-a1>>32),b2&(-a1>>32))
PrevDecodePort[1]:                                 Linear(b2&(-a1>>32))
HD_DecodePort[1]:                                  Transition(b2&(-a1>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b2&(-a1>>32),b2&(-a1>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b2&(-a1>>32),b2&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b2&(-a1>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(b2&(-a1>>32))
HD_ALU_output:                                     Transition(b2&(-a1>>32),-(b2&(-a1>>32)))
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b2,b2&(-a1>>32),b2,-a1>>32)
#End of Trace 0, Frame 180

#Trace 0, Frame 181
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(-(b2&(-a1>>32)))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b2&(-a1>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b2&(-a1>>32)))
DecodePort[1]:                                     Linear(exp(loga1+logb2))
GlitchyDecodePort[0]:                              Linear(-(b2&(-a1>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga1+logb2))
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full((-(b2&(-a1>>32)))>>32)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),-(b2&(-a1>>32)))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b2&(-a1>>32))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b2&(-a1>>32),-(b2&(-a1>>32)))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b2)
PrevPipeReg2:                                      Linear(b2&(-a1>>32))
HD_PipeReg1:                                       Transition(b2,-(b2&(-a1>>32)))
HD_PipeReg2:                                       Transition(b2&(-a1>>32),32)
PrevDecodePort[0]:                                 Linear(b2&(-a1>>32))
HD_DecodePort[0]:                                  Transition(b2&(-a1>>32),-(b2&(-a1>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga1+logb2))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b2&(-a1>>32)),-(b2&(-a1>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b2&(-a1>>32)),b2&(-a1>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga1+logb2),exp(loga1+logb2))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga1+logb2),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(-(b2&(-a1>>32)))
HD_ALU_output:                                     Transition(-(b2&(-a1>>32)),(-(b2&(-a1>>32)))>>32)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b2&(-a1>>32)),32,b2,b2&(-a1>>32))
#End of Trace 0, Frame 181

#Trace 0, Frame 182
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((-(b2&(-a1>>32)))>>32)
PipeReg2:                                          Full(exp(loga1+logb2))
DecodePort[0]:                                     Linear(rnd2)
DecodePort[1]:                                     Linear((a1*b2))
GlitchyDecodePort[0]:                              Linear(rnd2)
GlitchyDecodePort[1]:                              Linear((a1*b2))
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full((a1*b2))
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(-(b2&(-a1>>32)))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(-(b2&(-a1>>32)),(a1*b2))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b2&(-a1>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b2&(-a1>>32)),(-(b2&(-a1>>32)))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga1+logb2))
PrevDecodePort[0]:                                 Linear(-(b2&(-a1>>32)))
HD_DecodePort[0]:                                  Transition(-(b2&(-a1>>32)),rnd2)
PrevDecodePort[1]:                                 Linear(exp(loga1+logb2))
HD_DecodePort[1]:                                  Transition(exp(loga1+logb2),(a1*b2))
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd2,rnd2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd2,-(b2&(-a1>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition((a1*b2),(a1*b2))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition((a1*b2),exp(loga1+logb2))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear((-(b2&(-a1>>32)))>>32)
HD_ALU_output:                                     Transition((-(b2&(-a1>>32)))>>32,(a1*b2))
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((-(b2&(-a1>>32)))>>32,exp(loga1+logb2),-(b2&(-a1>>32)),32)
#End of Trace 0, Frame 182

#Trace 0, Frame 183
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2)
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear(-a1>>32)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(-a1>>32)
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(rnd2^(a1*b2))
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2,a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2)
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((-(b2&(-a1>>32)))>>32)
PrevPipeReg2:                                      Linear(exp(loga1+logb2))
HD_PipeReg1:                                       Transition((-(b2&(-a1>>32)))>>32,rnd2)
HD_PipeReg2:                                       Transition(exp(loga1+logb2),(a1*b2))
PrevDecodePort[0]:                                 Linear(rnd2)
HD_DecodePort[0]:                                  Transition(rnd2,-a1>>32)
PrevDecodePort[1]:                                 Linear((a1*b2))
HD_DecodePort[1]:                                  Transition((a1*b2),&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(-a1>>32,-a1>>32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-a1>>32,rnd2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0)),&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear((a1*b2))
HD_ALU_output:                                     Transition((a1*b2),rnd2^(a1*b2))
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,(a1*b2),(-(b2&(-a1>>32)))>>32,exp(loga1+logb2))
#End of Trace 0, Frame 183

#Trace 0, Frame 184
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(-a1>>32)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&c)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(-a1>>32,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2)
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(-a1>>32,-a1>>32)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2,rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(rnd2,rnd2)
HD_PipeReg2:                                       Transition((a1*b2),(a1*b2))
PrevDecodePort[0]:                                 Linear(-a1>>32)
HD_DecodePort[0]:                                  Transition(-a1>>32,32)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&table)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,-a1>>32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(rnd2^(a1*b2))
HD_ALU_output:                                     Transition(rnd2^(a1*b2),&c)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,(a1*b2),rnd2,(a1*b2))
#End of Trace 0, Frame 184

#Trace 0, Frame 185
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(&c)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(32)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear(a1)
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear(a1)
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&table)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(&c,a1)
Reg[4]^Reg[5]:                                     Transition(32,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(-a1>>32)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(-a1>>32,&c)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(rnd2,rnd2)
HD_PipeReg2:                                       Transition((a1*b2),(a1*b2))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,a1)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition(a1,a1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(a1,32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(&c)
HD_ALU_output:                                     Transition(&c,&table)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,(a1*b2),rnd2,(a1*b2))
#End of Trace 0, Frame 185

#Trace 0, Frame 186
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(&c)
Reg[3]:                                            Full(a1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear(exp(loga1+logb2))
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(exp(loga1+logb2))
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(&c,a1)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(&c)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(&c,&c)
HD_Reg[3]:                                         Transition(a1,a1)
HD_Reg[4]:                                         Transition(32,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(rnd2,rnd2)
HD_PipeReg2:                                       Transition((a1*b2),(a1*b2))
PrevDecodePort[0]:                                 Linear(a1)
HD_DecodePort[0]:                                  Transition(a1,exp(loga1+logb2))
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(exp(loga1+logb2),exp(loga1+logb2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(exp(loga1+logb2),a1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(&table)
HD_ALU_output:                                     Transition(&table,&b)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2,(a1*b2),rnd2,(a1*b2))
#End of Trace 0, Frame 186

#Trace 0, Frame 187
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(&c)
Reg[3]:                                            Full(&b)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear((a1*b2))
DecodePort[1]:                                     Linear(&b)
GlitchyDecodePort[0]:                              Linear((a1*b2))
GlitchyDecodePort[1]:                              Linear(&b)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&b)
MemData:                                           Full(exp(loga1+logb2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga1+logb2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(&c,&b)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(&c)
PrevReg[3]:                                        Linear(a1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(&c,&c)
HD_Reg[3]:                                         Transition(a1,&b)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(rnd2,&c)
HD_PipeReg2:                                       Transition((a1*b2),(a1*b2))
PrevDecodePort[0]:                                 Linear(exp(loga1+logb2))
HD_DecodePort[0]:                                  Transition(exp(loga1+logb2),(a1*b2))
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&b)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a1*b2),(a1*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a1*b2),exp(loga1+logb2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&b,&b)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&b,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&b)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),exp(loga1+logb2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),exp(loga1+logb2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,(a1*b2),rnd2,(a1*b2))
#End of Trace 0, Frame 187

#Trace 0, Frame 188
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a1*b2))
Reg[2]:                                            Full(&c)
Reg[3]:                                            Full(&b)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full(exp(loga1+logb2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&b)
PipeReg2:                                          Full((a1*b2))
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(&c)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b2)
ALU_output:                                        Full(&b)
MemData:                                           Full((a2*b2))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full((a2*b2))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))
Reg[2]^Reg[3]:                                     Transition(&c,&b)
Reg[4]^Reg[5]:                                     Transition(&table,exp(loga1+logb2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(&c)
PrevReg[3]:                                        Linear(&b)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),(a1*b2))
HD_Reg[2]:                                         Transition(&c,&c)
HD_Reg[3]:                                         Transition(&b,&b)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),exp(loga1+logb2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(&c,&b)
HD_PipeReg2:                                       Transition((a1*b2),(a1*b2))
PrevDecodePort[0]:                                 Linear((a1*b2))
HD_DecodePort[0]:                                  Transition((a1*b2),&c)
PrevDecodePort[1]:                                 Linear(&b)
HD_DecodePort[1]:                                  Transition(&b,&table)
HD_DecodePort[2]:                                  Transition(NULL,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&c,&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&c,(a1*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&b)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b2,a2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b2,NULL)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&b)
PrevMemData:                                       Full(exp(loga1+logb2))
HD_MemData:                                        Transition(exp(loga1+logb2),(a2*b2))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga1+logb2))
HD_MemRdBuf:                                       Transition(exp(loga1+logb2),(a2*b2))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&b,(a1*b2),&c,(a1*b2))
#End of Trace 0, Frame 188

#Trace 0, Frame 189
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(&c)
Reg[3]:                                            Full(&b)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&b)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(b1)
GlitchyDecodePort[0]:                              Linear(&b)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(&b)
MemData:                                           Full(b1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(b1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(&c,&b)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a1*b2))
PrevReg[2]:                                        Linear(&c)
PrevReg[3]:                                        Linear(&b)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear(exp(loga1+logb2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a1*b2),b1)
HD_Reg[2]:                                         Transition(&c,&c)
HD_Reg[3]:                                         Transition(&b,&b)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition(exp(loga1+logb2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&b)
PrevPipeReg2:                                      Linear((a1*b2))
HD_PipeReg1:                                       Transition(&b,&table)
HD_PipeReg2:                                       Transition((a1*b2),a2)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,&b)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,&table)
PrevDecodePort[2]:                                 Linear(a2)
HD_DecodePort[2]:                                  Transition(a2,b1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&b,&b)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&b,&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,b1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,a2)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&b)
PrevMemData:                                       Full((a2*b2))
HD_MemData:                                        Transition((a2*b2),b1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full((a2*b2))
HD_MemRdBuf:                                       Transition((a2*b2),b1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&b,(a1*b2))
#End of Trace 0, Frame 189

#Trace 0, Frame 190
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2)
Reg[3]:                                            Full(logb1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(b1)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(loga2)
GlitchyDecodePort[1]:                              Linear(loga2)
GlitchyDecodePort[2]:                              Linear(logb1)
ALU_output:                                        Full(&b)
MemData:                                           Full(loga2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(loga2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2,logb1)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(&c)
PrevReg[3]:                                        Linear(&b)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(&c,loga2)
HD_Reg[3]:                                         Transition(&b,logb1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,b1)
PrevDecodePort[0]:                                 Linear(&b)
HD_DecodePort[0]:                                  Transition(&b,loga2)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,logb1)
PrevDecodePort[2]:                                 Linear(b1)
HD_DecodePort[2]:                                  Transition(b1,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2,&b)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2,logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(logb1,loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(logb1,b1)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&b)
PrevMemData:                                       Full(b1)
HD_MemData:                                        Transition(b1,loga2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(b1)
HD_MemRdBuf:                                       Transition(b1,loga2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,b1,&table,a2)
#End of Trace 0, Frame 190

#Trace 0, Frame 191
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2)
Reg[3]:                                            Full(logb1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga2)
DecodePort[1]:                                     Linear(logb1)
DecodePort[2]:                                     Linear(loga2)
GlitchyDecodePort[0]:                              Linear(loga2)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(&b)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2,logb1)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2)
PrevReg[3]:                                        Linear(logb1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2,loga2)
HD_Reg[3]:                                         Transition(logb1,logb1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(b1)
HD_PipeReg1:                                       Transition(&table,loga2)
HD_PipeReg2:                                       Transition(b1,logb1)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,loga2)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,logb1)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,loga2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2,loga2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,logb1)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga2)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga2)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,&b)
PrevMemData:                                       Full(loga2)
HD_MemData:                                        Transition(loga2,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(loga2)
HD_MemRdBuf:                                       Transition(loga2,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb1,&table,b1)
#End of Trace 0, Frame 191

#Trace 0, Frame 192
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2)
Reg[3]:                                            Full(logb1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(loga2)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(loga2+logb1)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2,logb1)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2)
PrevReg[3]:                                        Linear(logb1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2,loga2)
HD_Reg[3]:                                         Transition(logb1,logb1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga2,loga2)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(loga2)
HD_DecodePort[0]:                                  Transition(loga2,logb1)
PrevDecodePort[1]:                                 Linear(logb1)
HD_DecodePort[1]:                                  Transition(logb1,NULL)
PrevDecodePort[2]:                                 Linear(loga2)
HD_DecodePort[2]:                                  Transition(loga2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2,loga2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,logb1)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,loga2)
Prev_ALU_output:                                   Linear(&b)
HD_ALU_output:                                     Transition(&b,loga2+logb1)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2,logb1,loga2,logb1)
#End of Trace 0, Frame 192

#Trace 0, Frame 193
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1)
Reg[3]:                                            Full(logb1)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(logb1)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(logb1)
GlitchyDecodePort[0]:                              Linear(logb1)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(250)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1,logb1)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2)
PrevReg[3]:                                        Linear(logb1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2,loga2+logb1)
HD_Reg[3]:                                         Transition(logb1,logb1)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(loga2,logb1)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(logb1,logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(logb1,logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(loga2+logb1)
HD_ALU_output:                                     Transition(loga2+logb1,250)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(logb1,logb1,loga2,logb1)
#End of Trace 0, Frame 193

#Trace 0, Frame 194
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1)
Reg[3]:                                            Full(250)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(250)
PipeReg2:                                          Full(logb1)
DecodePort[0]:                                     Linear(loga2+logb1)
DecodePort[1]:                                     Linear(250)
DecodePort[2]:                                     Linear(loga2+logb1)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(a2)
ALU_output:                                        Full(256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1,250)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1)
PrevReg[3]:                                        Linear(logb1)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1,loga2+logb1)
HD_Reg[3]:                                         Transition(logb1,250)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(logb1)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(logb1,250)
HD_PipeReg2:                                       Transition(logb1,logb1)
PrevDecodePort[0]:                                 Linear(logb1)
HD_DecodePort[0]:                                  Transition(logb1,loga2+logb1)
HD_DecodePort[1]:                                  Transition(NULL,250)
HD_DecodePort[2]:                                  Transition(NULL,loga2+logb1)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,250)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(a2,loga2+logb1)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(a2,NULL)
Prev_ALU_output:                                   Linear(250)
HD_ALU_output:                                     Transition(250,256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(250,logb1,logb1,logb1)
#End of Trace 0, Frame 194

#Trace 0, Frame 195
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1+256)
Reg[3]:                                            Full(256)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(loga2+logb1)
PipeReg2:                                          Full(256)
DecodePort[0]:                                     Linear(256)
DecodePort[1]:                                     Linear(&table)
DecodePort[2]:                                     Linear(loga2+logb1+256)
GlitchyDecodePort[0]:                              Linear(256)
GlitchyDecodePort[1]:                              Linear(loga2+logb1+256)
GlitchyDecodePort[2]:                              Linear(&table)
ALU_output:                                        Full(loga2+logb1+256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1+256,256)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1)
PrevReg[3]:                                        Linear(250)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1,loga2+logb1+256)
HD_Reg[3]:                                         Transition(250,256)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(250)
PrevPipeReg2:                                      Linear(logb1)
HD_PipeReg1:                                       Transition(250,loga2+logb1)
HD_PipeReg2:                                       Transition(logb1,256)
PrevDecodePort[0]:                                 Linear(loga2+logb1)
HD_DecodePort[0]:                                  Transition(loga2+logb1,256)
PrevDecodePort[1]:                                 Linear(250)
HD_DecodePort[1]:                                  Transition(250,&table)
PrevDecodePort[2]:                                 Linear(loga2+logb1)
HD_DecodePort[2]:                                  Transition(loga2+logb1,loga2+logb1+256)
GlitchyDecodePort[0]^DecodePort0:                  Transition(256,256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(256,loga2+logb1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(loga2+logb1+256,&table)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(loga2+logb1+256,250)
GlitchyDecodePort[2]^DecodePort2:                  Transition(&table,loga2+logb1+256)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(&table,loga2+logb1)
Prev_ALU_output:                                   Linear(256)
HD_ALU_output:                                     Transition(256,loga2+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(loga2+logb1,256,250,logb1)
#End of Trace 0, Frame 195

#Trace 0, Frame 196
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1+256)
Reg[3]:                                            Full(256)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(loga2+logb1+256)
DecodePort[0]:                                     Linear(loga2+logb1+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(loga2+logb1+256)
GlitchyDecodePort[1]:                              Linear(a2)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(loga2+logb1+256)
MemData:                                           Full(logb1)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(logb1)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1+256,256)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1+256)
PrevReg[3]:                                        Linear(256)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1+256,loga2+logb1+256)
HD_Reg[3]:                                         Transition(256,256)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(loga2+logb1)
PrevPipeReg2:                                      Linear(256)
HD_PipeReg1:                                       Transition(loga2+logb1,&table)
HD_PipeReg2:                                       Transition(256,loga2+logb1+256)
PrevDecodePort[0]:                                 Linear(256)
HD_DecodePort[0]:                                  Transition(256,loga2+logb1+256)
PrevDecodePort[1]:                                 Linear(&table)
HD_DecodePort[1]:                                  Transition(&table,a2)
PrevDecodePort[2]:                                 Linear(loga2+logb1+256)
HD_DecodePort[2]:                                  Transition(loga2+logb1+256,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(loga2+logb1+256,loga2+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(loga2+logb1+256,256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(a2,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(a2,&table)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,loga2+logb1+256)
Prev_ALU_output:                                   Linear(loga2+logb1+256)
HD_ALU_output:                                     Transition(loga2+logb1+256,loga2+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,logb1)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,logb1)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,loga2+logb1+256,loga2+logb1,256)
#End of Trace 0, Frame 196

#Trace 0, Frame 197
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1+256)
Reg[3]:                                            Full(256)
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(loga2+logb1+256)
DecodePort[1]:                                     Linear(a2)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(loga2+logb1+256)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1+256,256)
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1+256)
PrevReg[3]:                                        Linear(256)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1+256,loga2+logb1+256)
HD_Reg[3]:                                         Transition(256,256)
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(loga2+logb1+256)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(loga2+logb1+256,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb1+256)
HD_DecodePort[0]:                                  Transition(loga2+logb1+256,loga2+logb1+256)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,a2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,a2)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(loga2+logb1+256)
HD_ALU_output:                                     Transition(loga2+logb1+256,loga2+logb1+256)
PrevMemData:                                       Full(logb1)
HD_MemData:                                        Transition(logb1,exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(logb1)
HD_MemRdBuf:                                       Transition(logb1,exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,loga2+logb1+256)
#End of Trace 0, Frame 197

#Trace 0, Frame 198
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(loga2+logb1+256)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&table)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(&table)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(-a2)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(loga2+logb1+256,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&table,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1+256)
PrevReg[3]:                                        Linear(256)
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1+256,loga2+logb1+256)
HD_Reg[3]:                                         Transition(256,exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&table,&table)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(loga2+logb1+256)
HD_DecodePort[0]:                                  Transition(loga2+logb1+256,&table)
PrevDecodePort[1]:                                 Linear(a2)
HD_DecodePort[1]:                                  Transition(a2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),&table)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,a2)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(loga2+logb1+256)
HD_ALU_output:                                     Transition(loga2+logb1+256,-a2)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 198

#Trace 0, Frame 199
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(-a2)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&table)
PipeReg2:                                          Full(a2)
DecodePort[0]:                                     Linear(-a2)
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(&table)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(32)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(-a2,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(loga2+logb1+256)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&table)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(loga2+logb1+256,-a2)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&table,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,&table)
HD_PipeReg2:                                       Transition(a2,a2)
PrevDecodePort[0]:                                 Linear(&table)
HD_DecodePort[0]:                                  Transition(&table,-a2)
HD_DecodePort[1]:                                  Transition(NULL,32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,-a2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,&table)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&table,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&table,NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(-a2)
HD_ALU_output:                                     Transition(-a2,32)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&table,a2,&table,a2)
#End of Trace 0, Frame 199

#Trace 0, Frame 200
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1)
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-a2)
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(b1)
DecodePort[1]:                                     Linear(-a2>>32)
GlitchyDecodePort[0]:                              Linear(b1)
GlitchyDecodePort[1]:                              Linear(-a2>>32)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(-a2>>32)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1)
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(-a2)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1)
HD_Reg[2]:                                         Transition(-a2,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&table)
PrevPipeReg2:                                      Linear(a2)
HD_PipeReg1:                                       Transition(&table,-a2)
HD_PipeReg2:                                       Transition(a2,32)
PrevDecodePort[0]:                                 Linear(-a2)
HD_DecodePort[0]:                                  Transition(-a2,b1)
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,-a2>>32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1,b1)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1,-a2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(-a2>>32,-a2>>32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(-a2>>32,32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(32)
HD_ALU_output:                                     Transition(32,-a2>>32)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-a2,32,&table,a2)
#End of Trace 0, Frame 200

#Trace 0, Frame 201
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1&(-a2>>32))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(-a2>>32)
DecodePort[0]:                                     Linear(b1&(-a2>>32))
DecodePort[1]:                                     Linear(b1&(-a2>>32))
GlitchyDecodePort[0]:                              Linear(b1&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(b1&(-a2>>32))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(b1&(-a2>>32))
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1&(-a2>>32))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1)
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1,b1&(-a2>>32))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-a2)
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-a2,b1)
HD_PipeReg2:                                       Transition(32,-a2>>32)
PrevDecodePort[0]:                                 Linear(b1)
HD_DecodePort[0]:                                  Transition(b1,b1&(-a2>>32))
PrevDecodePort[1]:                                 Linear(-a2>>32)
HD_DecodePort[1]:                                  Transition(-a2>>32,b1&(-a2>>32))
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a2>>32),b1&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a2>>32),b1)
GlitchyDecodePort[1]^DecodePort1:                  Transition(b1&(-a2>>32),b1&(-a2>>32))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(b1&(-a2>>32),-a2>>32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(-a2>>32)
HD_ALU_output:                                     Transition(-a2>>32,b1&(-a2>>32))
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,-a2>>32,-a2,32)
#End of Trace 0, Frame 201

#Trace 0, Frame 202
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(b1&(-a2>>32))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(b1)
PipeReg2:                                          Full(b1&(-a2>>32))
DecodePort[0]:                                     Linear(b1&(-a2>>32))
DecodePort[1]:                                     Linear(32)
GlitchyDecodePort[0]:                              Linear(b1&(-a2>>32))
GlitchyDecodePort[1]:                              Linear(32)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(-(b1&(-a2>>32)))
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),b1&(-a2>>32))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1&(-a2>>32))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1&(-a2>>32),b1&(-a2>>32))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(-a2>>32)
HD_PipeReg1:                                       Transition(b1,b1)
HD_PipeReg2:                                       Transition(-a2>>32,b1&(-a2>>32))
PrevDecodePort[0]:                                 Linear(b1&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a2>>32),b1&(-a2>>32))
PrevDecodePort[1]:                                 Linear(b1&(-a2>>32))
HD_DecodePort[1]:                                  Transition(b1&(-a2>>32),32)
GlitchyDecodePort[0]^DecodePort0:                  Transition(b1&(-a2>>32),b1&(-a2>>32))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(b1&(-a2>>32),b1&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(32,32)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(32,b1&(-a2>>32))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(b1&(-a2>>32))
HD_ALU_output:                                     Transition(b1&(-a2>>32),-(b1&(-a2>>32)))
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(b1,b1&(-a2>>32),b1,-a2>>32)
#End of Trace 0, Frame 202

#Trace 0, Frame 203
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full(-(b1&(-a2>>32)))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(-(b1&(-a2>>32)))
PipeReg2:                                          Full(32)
DecodePort[0]:                                     Linear(-(b1&(-a2>>32)))
DecodePort[1]:                                     Linear(exp(loga2+logb1))
GlitchyDecodePort[0]:                              Linear(-(b1&(-a2>>32)))
GlitchyDecodePort[1]:                              Linear(exp(loga2+logb1))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full((-(b1&(-a2>>32)))>>32)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),-(b1&(-a2>>32)))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(b1&(-a2>>32))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(b1&(-a2>>32),-(b1&(-a2>>32)))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(b1)
PrevPipeReg2:                                      Linear(b1&(-a2>>32))
HD_PipeReg1:                                       Transition(b1,-(b1&(-a2>>32)))
HD_PipeReg2:                                       Transition(b1&(-a2>>32),32)
PrevDecodePort[0]:                                 Linear(b1&(-a2>>32))
HD_DecodePort[0]:                                  Transition(b1&(-a2>>32),-(b1&(-a2>>32)))
PrevDecodePort[1]:                                 Linear(32)
HD_DecodePort[1]:                                  Transition(32,exp(loga2+logb1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(-(b1&(-a2>>32)),-(b1&(-a2>>32)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(-(b1&(-a2>>32)),b1&(-a2>>32))
GlitchyDecodePort[1]^DecodePort1:                  Transition(exp(loga2+logb1),exp(loga2+logb1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(exp(loga2+logb1),32)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(-(b1&(-a2>>32)))
HD_ALU_output:                                     Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(-(b1&(-a2>>32)),32,b1,b1&(-a2>>32))
#End of Trace 0, Frame 203

#Trace 0, Frame 204
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((-(b1&(-a2>>32)))>>32)
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((-(b1&(-a2>>32)))>>32)
PipeReg2:                                          Full(exp(loga2+logb1))
DecodePort[0]:                                     Linear(32)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(32)
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full((a2*b1))
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(-(b1&(-a2>>32)))>>32)
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear(-(b1&(-a2>>32)))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(-(b1&(-a2>>32)))
PrevPipeReg2:                                      Linear(32)
HD_PipeReg1:                                       Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)
HD_PipeReg2:                                       Transition(32,exp(loga2+logb1))
PrevDecodePort[0]:                                 Linear(-(b1&(-a2>>32)))
HD_DecodePort[0]:                                  Transition(-(b1&(-a2>>32)),32)
PrevDecodePort[1]:                                 Linear(exp(loga2+logb1))
HD_DecodePort[1]:                                  Transition(exp(loga2+logb1),&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(32,32)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(32,-(b1&(-a2>>32)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0)),&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0)),exp(loga2+logb1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear((-(b1&(-a2>>32)))>>32)
HD_ALU_output:                                     Transition((-(b1&(-a2>>32)))>>32,(a2*b1))
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((-(b1&(-a2>>32)))>>32,exp(loga2+logb1),-(b1&(-a2>>32)),32)
#End of Trace 0, Frame 204

#Trace 0, Frame 205
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(32)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(rnd2^(a1*b2))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((-(b1&(-a2>>32)))>>32)
PipeReg2:                                          Full(exp(loga2+logb1))
DecodePort[0]:                                     Linear(rnd2^(a1*b2))
DecodePort[1]:                                     Linear((a2*b1))
GlitchyDecodePort[0]:                              Linear(rnd2^(a1*b2))
GlitchyDecodePort[1]:                              Linear(&a)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(&c)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(32,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(rnd2^(a1*b2),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((-(b1&(-a2>>32)))>>32)
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((-(b1&(-a2>>32)))>>32,(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,32)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),rnd2^(a1*b2))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((-(b1&(-a2>>32)))>>32)
PrevPipeReg2:                                      Linear(exp(loga2+logb1))
HD_PipeReg1:                                       Transition((-(b1&(-a2>>32)))>>32,(-(b1&(-a2>>32)))>>32)
HD_PipeReg2:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevDecodePort[0]:                                 Linear(32)
HD_DecodePort[0]:                                  Transition(32,rnd2^(a1*b2))
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,(a2*b1))
GlitchyDecodePort[0]^DecodePort0:                  Transition(rnd2^(a1*b2),rnd2^(a1*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(rnd2^(a1*b2),32)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&a,(a2*b1))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&a,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear((a2*b1))
HD_ALU_output:                                     Transition((a2*b1),&c)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((-(b1&(-a2>>32)))>>32,exp(loga2+logb1),(-(b1&(-a2>>32)))>>32,exp(loga2+logb1))
#End of Trace 0, Frame 205

#Trace 0, Frame 206
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(rnd2^(a1*b2))
PipeReg2:                                          Full((a2*b1))
DecodePort[0]:                                     Linear(((rnd1^(a0*b2))^(a2*b0)))
DecodePort[1]:                                     Linear(((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]:                              Linear(((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(((rnd2^(a1*b2))^(a2*b1)))
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(32)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(rnd2^(a1*b2))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(32,&c)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(rnd2^(a1*b2),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((-(b1&(-a2>>32)))>>32)
PrevPipeReg2:                                      Linear(exp(loga2+logb1))
HD_PipeReg1:                                       Transition((-(b1&(-a2>>32)))>>32,rnd2^(a1*b2))
HD_PipeReg2:                                       Transition(exp(loga2+logb1),(a2*b1))
PrevDecodePort[0]:                                 Linear(rnd2^(a1*b2))
HD_DecodePort[0]:                                  Transition(rnd2^(a1*b2),((rnd1^(a0*b2))^(a2*b0)))
PrevDecodePort[1]:                                 Linear((a2*b1))
HD_DecodePort[1]:                                  Transition((a2*b1),((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0)),rnd2^(a1*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(&c)
HD_ALU_output:                                     Transition(&c,((rnd2^(a1*b2))^(a2*b1)))
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(rnd2^(a1*b2),(a2*b1),(-(b1&(-a2>>32)))>>32,exp(loga2+logb1))
#End of Trace 0, Frame 206

#Trace 0, Frame 207
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(((rnd1^(a0*b2))^(a2*b0)))
PipeReg2:                                          Full(((rnd2^(a1*b2))^(a2*b1)))
DecodePort[0]:                                     Linear((a2*b2))
DecodePort[1]:                                     Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[0]:                              Linear((a2*b2))
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(rnd2^(a1*b2))
PrevPipeReg2:                                      Linear((a2*b1))
HD_PipeReg1:                                       Transition(rnd2^(a1*b2),((rnd1^(a0*b2))^(a2*b0)))
HD_PipeReg2:                                       Transition((a2*b1),((rnd2^(a1*b2))^(a2*b1)))
PrevDecodePort[0]:                                 Linear(((rnd1^(a0*b2))^(a2*b0)))
HD_DecodePort[0]:                                  Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b2))
PrevDecodePort[1]:                                 Linear(((rnd2^(a1*b2))^(a2*b1)))
HD_DecodePort[1]:                                  Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[0]^DecodePort0:                  Transition((a2*b2),(a2*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a2*b2),((rnd1^(a0*b2))^(a2*b0)))
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(((rnd2^(a1*b2))^(a2*b1)))
HD_ALU_output:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(((rnd1^(a0*b2))^(a2*b0)),((rnd2^(a1*b2))^(a2*b1)),rnd2^(a1*b2),(a2*b1))
#End of Trace 0, Frame 207

#Trace 0, Frame 208
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full((a2*b2))
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full((a2*b2))
PipeReg2:                                          Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
DecodePort[0]:                                     Linear((a2*b2))
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear((a2*b2))
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(c2)
MemData:                                           Full(exp(loga2+logb1))
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,(a2*b2))
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition((a2*b2),(a2*b2))
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(((rnd1^(a0*b2))^(a2*b0)))
PrevPipeReg2:                                      Linear(((rnd2^(a1*b2))^(a2*b1)))
HD_PipeReg1:                                       Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b2))
HD_PipeReg2:                                       Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevDecodePort[0]:                                 Linear((a2*b2))
HD_DecodePort[0]:                                  Transition((a2*b2),(a2*b2))
PrevDecodePort[1]:                                 Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_DecodePort[1]:                                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition((a2*b2),(a2*b2))
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition((a2*b2),(a2*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_ALU_output:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),exp(loga2+logb1))
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction((a2*b2),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0)),((rnd2^(a1*b2))^(a2*b1)))
#End of Trace 0, Frame 208

#Trace 0, Frame 209
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
ALU_output:                                        Full(c2)
MemData:                                           Full(c2)
MemWrBuf:                                          Full(c1)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear((a2*b2))
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition((a2*b2),c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear((a2*b2))
PrevPipeReg2:                                      Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_PipeReg1:                                       Transition((a2*b2),&c)
HD_PipeReg2:                                       Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
PrevDecodePort[0]:                                 Linear((a2*b2))
HD_DecodePort[0]:                                  Transition((a2*b2),&c)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b2))
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(c2)
HD_ALU_output:                                     Transition(c2,c2)
PrevMemData:                                       Full(exp(loga2+logb1))
HD_MemData:                                        Transition(exp(loga2+logb1),c2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c1)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c2,(a2*b2),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
#End of Trace 0, Frame 209

#Trace 0, Frame 210
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[8]:                                            Full(&c)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(&c)
DecodePort[1]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(&c)
GlitchyDecodePort[1]:                              Linear(&c)
GlitchyDecodePort[2]:                              Linear(b1)
MemData:                                           Full(c2)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c1)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(&c,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition(c2,c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,&c)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition(c2,c2)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,&c)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,&c)
GlitchyDecodePort[0]^DecodePort0:                  Transition(&c,&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(&c,&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(&c,&c)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(&c,&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
Prev_ALU_output:                                   Linear(c2)
HD_ALU_output:                                     Transition(c2,NULL)
PrevMemData:                                       Full(c2)
HD_MemData:                                        Transition(c2,c2)
PrevMemWrBuf:                                      Full(c1)
HD_MemWrBuf:                                       Transition(c1,c2)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c1)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c2,&c,c2)
#End of Trace 0, Frame 210

#Trace 0, Frame 211
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(&c)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(&c)
GlitchyDecodePort[0]:                              Linear(((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
MemData:                                           Full(c2)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c2)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[8]:                                        Linear(&c)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition(c2,c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[8]:                                         Transition(&c,NULL)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(&c,&c)
HD_PipeReg2:                                       Transition(c2,c2)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,&c)
PrevDecodePort[1]:                                 Linear(&c)
HD_DecodePort[1]:                                  Transition(&c,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
PrevMemData:                                       Full(c2)
HD_MemData:                                        Transition(c2,c2)
PrevMemWrBuf:                                      Full(c2)
HD_MemWrBuf:                                       Transition(c2,c2)
PrevMemWrBufDelayed:                               Full(c1)
HD_MemWrBufDelayed:                                Transition(c1,c2)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(&c,c2,&c,c2)
#End of Trace 0, Frame 211

#Trace 0, Frame 212
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(c2)
GlitchyDecodePort[0]:                              Linear(c2)
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
MemData:                                           Full(c2)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c2)
MemRdBuf:                                          Full(exp(loga2+logb1))
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition(c2,c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(&c)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(&c,NULL)
HD_PipeReg2:                                       Transition(c2,c2)
PrevDecodePort[0]:                                 Linear(&c)
HD_DecodePort[0]:                                  Transition(&c,c2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(c2,c2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(c2,&c)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
PrevMemData:                                       Full(c2)
HD_MemData:                                        Transition(c2,c2)
PrevMemWrBuf:                                      Full(c2)
HD_MemWrBuf:                                       Transition(c2,c2)
PrevMemWrBufDelayed:                               Full(c2)
HD_MemWrBufDelayed:                                Transition(c2,c2)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),exp(loga2+logb1))
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(NULL,c2,&c,c2)
#End of Trace 0, Frame 212

#Trace 0, Frame 213
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[4]:                                            Full(&c)
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(c2)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(c2)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(&c,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,&c)
HD_Reg[5]:                                         Transition(c2,c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(NULL,c2)
HD_PipeReg2:                                       Transition(c2,c2)
PrevDecodePort[0]:                                 Linear(c2)
HD_DecodePort[0]:                                  Transition(c2,c2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
PrevMemData:                                       Full(c2)
HD_MemData:                                        Transition(c2,NULL)
PrevMemWrBuf:                                      Full(c2)
HD_MemWrBuf:                                       Transition(c2,c2)
PrevMemWrBufDelayed:                               Full(c2)
HD_MemWrBufDelayed:                                Transition(c2,c2)
PrevMemRdBuf:                                      Full(exp(loga2+logb1))
HD_MemRdBuf:                                       Transition(exp(loga2+logb1),NULL)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(c2,c2,NULL,c2)
#End of Trace 0, Frame 213

#Trace 0, Frame 214
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[5]:                                            Full(c2)
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
PipeReg1:                                          Full(c2)
PipeReg2:                                          Full(c2)
DecodePort[0]:                                     Linear(c2)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[4]^Reg[5]:                                     Transition(NULL,c2)
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[4]:                                        Linear(&c)
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[4]:                                         Transition(&c,NULL)
HD_Reg[5]:                                         Transition(c2,c2)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(c2)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(c2,c2)
HD_PipeReg2:                                       Transition(c2,c2)
PrevDecodePort[0]:                                 Linear(c2)
HD_DecodePort[0]:                                  Transition(c2,c2)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
PrevMemWrBuf:                                      Full(c2)
HD_MemWrBuf:                                       Transition(c2,c2)
PrevMemWrBufDelayed:                               Full(c2)
HD_MemWrBufDelayed:                                Transition(c2,c2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(c2,c2,c2,c2)
#End of Trace 0, Frame 214

#Trace 0, Frame 215
Reg[0]:                                            Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
Reg[1]:                                            Full((a2*b1))
Reg[2]:                                            Full(-a2>>32)
Reg[3]:                                            Full(exp(loga2+logb1))
Reg[6]:                                            Full(((rnd2^(a1*b2))^(a2*b1)))
Reg[7]:                                            Full(a2)
Reg[9]:                                            Full(&a)
Reg[10]:                                           Full(&b)
Reg[11]:                                           Full(&table)
GlitchyDecodePort[0]:                              Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[1]:                              Linear(((rnd2^(a1*b2))^(a2*b1)))
GlitchyDecodePort[2]:                              Linear(b1)
MemWrBuf:                                          Full(c2)
MemWrBufDelayed:                                   Full(c2)
Reg[0]^Reg[1]:                                     Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))
Reg[2]^Reg[3]:                                     Transition(-a2>>32,exp(loga2+logb1))
Reg[6]^Reg[7]:                                     Transition(((rnd2^(a1*b2))^(a2*b1)),a2)
Reg[8]^Reg[9]:                                     Transition(NULL,&a)
Reg[10]^Reg[11]:                                   Transition(&b,&table)
PrevReg[0]:                                        Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
PrevReg[1]:                                        Linear((a2*b1))
PrevReg[2]:                                        Linear(-a2>>32)
PrevReg[3]:                                        Linear(exp(loga2+logb1))
PrevReg[5]:                                        Linear(c2)
PrevReg[6]:                                        Linear(((rnd2^(a1*b2))^(a2*b1)))
PrevReg[7]:                                        Linear(a2)
PrevReg[9]:                                        Linear(&a)
PrevReg[10]:                                       Linear(&b)
PrevReg[11]:                                       Linear(&table)
HD_Reg[0]:                                         Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[1]:                                         Transition((a2*b1),(a2*b1))
HD_Reg[2]:                                         Transition(-a2>>32,-a2>>32)
HD_Reg[3]:                                         Transition(exp(loga2+logb1),exp(loga2+logb1))
HD_Reg[5]:                                         Transition(c2,NULL)
HD_Reg[6]:                                         Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))
HD_Reg[7]:                                         Transition(a2,a2)
HD_Reg[9]:                                         Transition(&a,&a)
HD_Reg[10]:                                        Transition(&b,&b)
HD_Reg[11]:                                        Transition(&table,&table)
PrevPipeReg1:                                      Linear(c2)
PrevPipeReg2:                                      Linear(c2)
HD_PipeReg1:                                       Transition(c2,NULL)
HD_PipeReg2:                                       Transition(c2,NULL)
PrevDecodePort[0]:                                 Linear(c2)
HD_DecodePort[0]:                                  Transition(c2,NULL)
GlitchyDecodePort[0]^DecodePort0:                  Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[0]^PrevDecodePort[0]:            Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)
GlitchyDecodePort[1]^DecodePort1:                  Transition(((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[1]^PrevDecodePort[1]:            Transition(((rnd2^(a1*b2))^(a2*b1)),NULL)
GlitchyDecodePort[2]^DecodePort2:                  Transition(b1,NULL)
GlitchyDecodePort[2]^PrevDecodePort[2]:            Transition(b1,NULL)
PrevMemWrBuf:                                      Full(c2)
HD_MemWrBuf:                                       Transition(c2,c2)
PrevMemWrBufDelayed:                               Full(c2)
HD_MemWrBufDelayed:                                Transition(c2,c2)
PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2:       Interaction(NULL,NULL,c2,c2)
#End of Trace 0, Frame 215

