Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 20 16:21:44 2021
| Host         : 612-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_control_sets_placed.rpt
| Design       : calculator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            1 |
|      7 |            1 |
|     11 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           33 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------+------------------+------------------+----------------+
|       Clock Signal       |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 |                                         | rst_IBUF         |                1 |              1 |
|  u_clk_div/inst/clk_out1 | button_IBUF                             | rst_IBUF         |                1 |              1 |
|  u_clk_div/inst/clk_out1 |                                         |                  |                2 |              2 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/mem                | rst_IBUF         |                2 |              4 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/flag_reg_n_0       | rst_IBUF         |                1 |              7 |
|  u_clk_div/inst/clk_out1 |                                         | button_IBUF      |                3 |             11 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/led_en             | rst_IBUF         |                4 |             11 |
|  u_clk_div/inst/clk_out1 | button_IBUF                             | u_clear/clear    |                3 |             11 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/cnt_0              | rst_IBUF         |                6 |             25 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/cal_result[31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+


