// Seed: 3967682493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1  id_6 = 1;
  logic id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) id_7[1*-1'b0+:-1] = id_3;
  wire id_9 = id_8;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_8,
      id_9,
      id_6
  );
endmodule
