
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002d0  00800100  00008f8a  0000901e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008f8a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000043e  008003d0  008003d0  000092ee  2**0
                  ALLOC
  3 .stab         00019e3c  00000000  00000000  000092f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006e4d  00000000  00000000  0002312c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c9 04 	jmp	0x992	; 0x992 <__ctors_end>
       4:	0c 94 fa 28 	jmp	0x51f4	; 0x51f4 <__vector_1>
       8:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
       c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      10:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      14:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      18:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      1c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      20:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      24:	0c 94 9d 28 	jmp	0x513a	; 0x513a <__vector_9>
      28:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      2c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      30:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      34:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      38:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      3c:	0c 94 19 28 	jmp	0x5032	; 0x5032 <__vector_15>
      40:	0c 94 19 28 	jmp	0x5032	; 0x5032 <__vector_15>
      44:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      48:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      4c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      50:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      54:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      58:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      5c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      60:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      64:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      68:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      6c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      70:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      74:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      78:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      7c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      80:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      84:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      88:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      8c:	1c 17       	cp	r17, r28
      8e:	22 17       	cp	r18, r18
      90:	25 17       	cp	r18, r21
      92:	28 17       	cp	r18, r24
      94:	2b 17       	cp	r18, r27
      96:	2e 17       	cp	r18, r30
      98:	34 17       	cp	r19, r20
      9a:	31 17       	cp	r19, r17
      9c:	37 17       	cp	r19, r23
      9e:	3a 17       	cp	r19, r26
      a0:	3d 17       	cp	r19, r29
      a2:	46 17       	cp	r20, r22
      a4:	49 17       	cp	r20, r25
      a6:	4c 17       	cp	r20, r28
      a8:	4f 17       	cp	r20, r31
      aa:	43 17       	cp	r20, r19
      ac:	19 17       	cp	r17, r25
      ae:	1f 17       	cp	r17, r31
      b0:	52 17       	cp	r21, r18
      b2:	55 17       	cp	r21, r21
      b4:	40 17       	cp	r20, r16
      b6:	16 17       	cp	r17, r22
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x78>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2208>:
     13a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000141 <__c.2205>:
     141:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000150 <__c.2202>:
     150:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000161 <__c.2199>:
     161:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     171:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000017c <__c.2196>:
     17c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     18c:	20 53 69 67 6e 61 6c 00                              Signal.

00000194 <__c.2193>:
     194:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1a4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001b4 <__c.2190>:
     1b4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1c4:	72 6f 72 00                                         ror.

000001c8 <__c.2187>:
     1c8:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001d9 <__c.2184>:
     1d9:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1e9:	61 72 74 00                                         art.

000001ed <__c.2181>:
     1ed:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000001fc <__c.2178>:
     1fc:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     20c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000217 <__c.2175>:
     217:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000223 <__c.2172>:
     223:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     233:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     243:	20 6f 6b 3f 00                                       ok?.

00000248 <__c.2169>:
     248:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     258:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000266 <__c.2166>:
     266:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     276:	72 74 00                                            rt.

00000279 <__c.2163>:
     279:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     289:	49 44 00                                            ID.

0000028c <__c.2160>:
     28c:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     29c:	20 57 61 6b 65 75 70 00                              Wakeup.

000002a4 <__c.2157>:
     2a4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2b4:	6c 61 74 65 64 00                                   lated.

000002ba <__c.2154>:
     2ba:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2ca:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002d5 <__c.2151>:
     2d5:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2e5:	69 6e 74 65 72 00                                   inter.

000002eb <__c.2148>:
     2eb:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     2fb:	6c 6f 77 00                                         low.

000002ff <__c.2145>:
     2ff:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     30f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     31f:	6e 6f 75 67 68 21 00                                nough!.

00000326 <__c.2141>:
     326:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     336:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     346:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     356:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000362 <__c.2138>:
     362:	29 3a 20 00                                         ): .

00000366 <__c.2136>:
     366:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000372 <__c.2061>:
     372:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000381 <__c.2138>:
     381:	0a 0d 00                                            ...

00000384 <__c.2133>:
     384:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

00000390 <font5x7>:
     390:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3a0:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3b8:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3c8:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3e0:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     3f0:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     400:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     410:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     420:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     430:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     440:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     450:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     460:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     470:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     480:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     490:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4a0:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4b0:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4c0:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4d0:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4e0:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     4f0:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     500:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     510:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     520:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     530:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     540:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     550:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     560:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     570:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     580:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     590:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5a0:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5b0:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5c0:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5d0:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5e0:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     5f0:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     600:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     61c:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     62c:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     66c:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6b4:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6c4:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6d4:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6e4:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     6f4:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     71c:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     72c:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     73c:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     74c:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     75c:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     76c:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     77c:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7a4:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7b4:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7c4:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7dc:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     7ec:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     7fc:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     80c:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     81c:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     82c:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     83c:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     84c:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     85c:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     86c:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     87c:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     88c:	51 50 51 3c                                         QPQ<

00000890 <__c.1865>:
     890:	6e 61 6e 00                                         nan.

00000894 <__c.1863>:
     894:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8a4:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8b4:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8c4:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8d4:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8e4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     8f4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     904:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     914:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     924:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     934:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     944:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     954:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     964:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     974:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     984:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000992 <__ctors_end>:
     992:	11 24       	eor	r1, r1
     994:	1f be       	out	0x3f, r1	; 63
     996:	cf ef       	ldi	r28, 0xFF	; 255
     998:	d0 e1       	ldi	r29, 0x10	; 16
     99a:	de bf       	out	0x3e, r29	; 62
     99c:	cd bf       	out	0x3d, r28	; 61

0000099e <__do_copy_data>:
     99e:	13 e0       	ldi	r17, 0x03	; 3
     9a0:	a0 e0       	ldi	r26, 0x00	; 0
     9a2:	b1 e0       	ldi	r27, 0x01	; 1
     9a4:	ea e8       	ldi	r30, 0x8A	; 138
     9a6:	ff e8       	ldi	r31, 0x8F	; 143
     9a8:	00 e0       	ldi	r16, 0x00	; 0
     9aa:	0b bf       	out	0x3b, r16	; 59
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <__do_copy_data+0x14>
     9ae:	07 90       	elpm	r0, Z+
     9b0:	0d 92       	st	X+, r0
     9b2:	a0 3d       	cpi	r26, 0xD0	; 208
     9b4:	b1 07       	cpc	r27, r17
     9b6:	d9 f7       	brne	.-10     	; 0x9ae <__do_copy_data+0x10>

000009b8 <__do_clear_bss>:
     9b8:	18 e0       	ldi	r17, 0x08	; 8
     9ba:	a0 ed       	ldi	r26, 0xD0	; 208
     9bc:	b3 e0       	ldi	r27, 0x03	; 3
     9be:	01 c0       	rjmp	.+2      	; 0x9c2 <.do_clear_bss_start>

000009c0 <.do_clear_bss_loop>:
     9c0:	1d 92       	st	X+, r1

000009c2 <.do_clear_bss_start>:
     9c2:	ae 30       	cpi	r26, 0x0E	; 14
     9c4:	b1 07       	cpc	r27, r17
     9c6:	e1 f7       	brne	.-8      	; 0x9c0 <.do_clear_bss_loop>
     9c8:	0e 94 83 06 	call	0xd06	; 0xd06 <main>
     9cc:	0c 94 c3 47 	jmp	0x8f86	; 0x8f86 <_exit>

000009d0 <__bad_interrupt>:
     9d0:	0c 94 ef 27 	jmp	0x4fde	; 0x4fde <__vector_default>

000009d4 <task_3_func>:
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 8, 1);
TASK(2, 5, 4);
TASK(3, 9, 1);
     9d4:	2f 92       	push	r2
     9d6:	3f 92       	push	r3
     9d8:	4f 92       	push	r4
     9da:	5f 92       	push	r5
     9dc:	6f 92       	push	r6
     9de:	7f 92       	push	r7
     9e0:	8f 92       	push	r8
     9e2:	9f 92       	push	r9
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
     9f8:	e0 91 d5 07 	lds	r30, 0x07D5
     9fc:	f0 91 d6 07 	lds	r31, 0x07D6
     a00:	20 85       	ldd	r18, Z+8	; 0x08
     a02:	33 27       	eor	r19, r19
     a04:	27 fd       	sbrc	r18, 7
     a06:	30 95       	com	r19
     a08:	70 e0       	ldi	r23, 0x00	; 0
     a0a:	87 2e       	mov	r8, r23
     a0c:	71 e0       	ldi	r23, 0x01	; 1
     a0e:	97 2e       	mov	r9, r23
     a10:	63 e0       	ldi	r22, 0x03	; 3
     a12:	a6 2e       	mov	r10, r22
     a14:	b1 2c       	mov	r11, r1
     a16:	50 e2       	ldi	r21, 0x20	; 32
     a18:	25 2e       	mov	r2, r21
     a1a:	51 e0       	ldi	r21, 0x01	; 1
     a1c:	35 2e       	mov	r3, r21
     a1e:	40 e3       	ldi	r20, 0x30	; 48
     a20:	c4 2e       	mov	r12, r20
     a22:	45 e7       	ldi	r20, 0x75	; 117
     a24:	d4 2e       	mov	r13, r20
     a26:	e1 2c       	mov	r14, r1
     a28:	f1 2c       	mov	r15, r1
     a2a:	86 e2       	ldi	r24, 0x26	; 38
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	28 9f       	mul	r18, r24
     a30:	80 01       	movw	r16, r0
     a32:	29 9f       	mul	r18, r25
     a34:	10 0d       	add	r17, r0
     a36:	38 9f       	mul	r19, r24
     a38:	10 0d       	add	r17, r0
     a3a:	11 24       	eor	r1, r1
     a3c:	03 5f       	subi	r16, 0xF3	; 243
     a3e:	18 4f       	sbci	r17, 0xF8	; 248
     a40:	95 e4       	ldi	r25, 0x45	; 69
     a42:	69 2e       	mov	r6, r25
     a44:	91 e0       	ldi	r25, 0x01	; 1
     a46:	79 2e       	mov	r7, r25
     a48:	8b e6       	ldi	r24, 0x6B	; 107
     a4a:	48 2e       	mov	r4, r24
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	58 2e       	mov	r5, r24
     a50:	00 d0       	rcall	.+0      	; 0xa52 <task_3_func+0x7e>
     a52:	00 d0       	rcall	.+0      	; 0xa54 <task_3_func+0x80>
     a54:	ad b7       	in	r26, 0x3d	; 61
     a56:	be b7       	in	r27, 0x3e	; 62
     a58:	12 96       	adiw	r26, 0x02	; 2
     a5a:	9c 92       	st	X, r9
     a5c:	8e 92       	st	-X, r8
     a5e:	11 97       	sbiw	r26, 0x01	; 1
     a60:	14 96       	adiw	r26, 0x04	; 4
     a62:	bc 92       	st	X, r11
     a64:	ae 92       	st	-X, r10
     a66:	13 97       	sbiw	r26, 0x03	; 3
     a68:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     a6c:	00 d0       	rcall	.+0      	; 0xa6e <task_3_func+0x9a>
     a6e:	ed b7       	in	r30, 0x3d	; 61
     a70:	fe b7       	in	r31, 0x3e	; 62
     a72:	32 82       	std	Z+2, r3	; 0x02
     a74:	21 82       	std	Z+1, r2	; 0x01
     a76:	ad b7       	in	r26, 0x3d	; 61
     a78:	be b7       	in	r27, 0x3e	; 62
     a7a:	13 96       	adiw	r26, 0x03	; 3
     a7c:	cd 92       	st	X+, r12
     a7e:	dd 92       	st	X+, r13
     a80:	ed 92       	st	X+, r14
     a82:	fc 92       	st	X, r15
     a84:	16 97       	sbiw	r26, 0x06	; 6
     a86:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     a8a:	ed b7       	in	r30, 0x3d	; 61
     a8c:	fe b7       	in	r31, 0x3e	; 62
     a8e:	36 96       	adiw	r30, 0x06	; 6
     a90:	0f b6       	in	r0, 0x3f	; 63
     a92:	f8 94       	cli
     a94:	fe bf       	out	0x3e, r31	; 62
     a96:	0f be       	out	0x3f, r0	; 63
     a98:	ed bf       	out	0x3d, r30	; 61
     a9a:	c0 e0       	ldi	r28, 0x00	; 0
     a9c:	d0 e0       	ldi	r29, 0x00	; 0
     a9e:	ce 01       	movw	r24, r28
     aa0:	60 ed       	ldi	r22, 0xD0	; 208
     aa2:	77 e0       	ldi	r23, 0x07	; 7
     aa4:	0e 94 ec 42 	call	0x85d8	; 0x85d8 <__divmodhi4>
     aa8:	00 97       	sbiw	r24, 0x00	; 0
     aaa:	71 f5       	brne	.+92     	; 0xb08 <task_3_func+0x134>
     aac:	00 d0       	rcall	.+0      	; 0xaae <task_3_func+0xda>
     aae:	00 d0       	rcall	.+0      	; 0xab0 <task_3_func+0xdc>
     ab0:	e3 e3       	ldi	r30, 0x33	; 51
     ab2:	f1 e0       	ldi	r31, 0x01	; 1
     ab4:	ad b7       	in	r26, 0x3d	; 61
     ab6:	be b7       	in	r27, 0x3e	; 62
     ab8:	12 96       	adiw	r26, 0x02	; 2
     aba:	fc 93       	st	X, r31
     abc:	ee 93       	st	-X, r30
     abe:	11 97       	sbiw	r26, 0x01	; 1
     ac0:	d8 01       	movw	r26, r16
     ac2:	8d 91       	ld	r24, X+
     ac4:	9c 91       	ld	r25, X
     ac6:	ed b7       	in	r30, 0x3d	; 61
     ac8:	fe b7       	in	r31, 0x3e	; 62
     aca:	94 83       	std	Z+4, r25	; 0x04
     acc:	83 83       	std	Z+3, r24	; 0x03
     ace:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     ad2:	00 d0       	rcall	.+0      	; 0xad4 <task_3_func+0x100>
     ad4:	00 d0       	rcall	.+0      	; 0xad6 <task_3_func+0x102>
     ad6:	ed b7       	in	r30, 0x3d	; 61
     ad8:	fe b7       	in	r31, 0x3e	; 62
     ada:	31 96       	adiw	r30, 0x01	; 1
     adc:	ad b7       	in	r26, 0x3d	; 61
     ade:	be b7       	in	r27, 0x3e	; 62
     ae0:	12 96       	adiw	r26, 0x02	; 2
     ae2:	7c 92       	st	X, r7
     ae4:	6e 92       	st	-X, r6
     ae6:	11 97       	sbiw	r26, 0x01	; 1
     ae8:	d3 83       	std	Z+3, r29	; 0x03
     aea:	c2 83       	std	Z+2, r28	; 0x02
     aec:	c4 82       	std	Z+4, r12	; 0x04
     aee:	d5 82       	std	Z+5, r13	; 0x05
     af0:	e6 82       	std	Z+6, r14	; 0x06
     af2:	f7 82       	std	Z+7, r15	; 0x07
     af4:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     af8:	ed b7       	in	r30, 0x3d	; 61
     afa:	fe b7       	in	r31, 0x3e	; 62
     afc:	38 96       	adiw	r30, 0x08	; 8
     afe:	0f b6       	in	r0, 0x3f	; 63
     b00:	f8 94       	cli
     b02:	fe bf       	out	0x3e, r31	; 62
     b04:	0f be       	out	0x3f, r0	; 63
     b06:	ed bf       	out	0x3d, r30	; 61
     b08:	21 96       	adiw	r28, 0x01	; 1
     b0a:	f5 e7       	ldi	r31, 0x75	; 117
     b0c:	c1 33       	cpi	r28, 0x31	; 49
     b0e:	df 07       	cpc	r29, r31
     b10:	31 f6       	brne	.-116    	; 0xa9e <task_3_func+0xca>
     b12:	00 d0       	rcall	.+0      	; 0xb14 <task_3_func+0x140>
     b14:	00 d0       	rcall	.+0      	; 0xb16 <task_3_func+0x142>
     b16:	ad b7       	in	r26, 0x3d	; 61
     b18:	be b7       	in	r27, 0x3e	; 62
     b1a:	12 96       	adiw	r26, 0x02	; 2
     b1c:	5c 92       	st	X, r5
     b1e:	4e 92       	st	-X, r4
     b20:	11 97       	sbiw	r26, 0x01	; 1
     b22:	14 96       	adiw	r26, 0x04	; 4
     b24:	bc 92       	st	X, r11
     b26:	ae 92       	st	-X, r10
     b28:	13 97       	sbiw	r26, 0x03	; 3
     b2a:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     b2e:	0f 90       	pop	r0
     b30:	0f 90       	pop	r0
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
     b36:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <nrk_wait_until_next_period>
     b3a:	8a cf       	rjmp	.-236    	; 0xa50 <task_3_func+0x7c>

00000b3c <task_1_func>:
nrk_task_set_entry_function(&task_##n, task_##n##_func);            \
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 8, 1);
     b3c:	2f 92       	push	r2
     b3e:	3f 92       	push	r3
     b40:	4f 92       	push	r4
     b42:	5f 92       	push	r5
     b44:	6f 92       	push	r6
     b46:	7f 92       	push	r7
     b48:	8f 92       	push	r8
     b4a:	9f 92       	push	r9
     b4c:	af 92       	push	r10
     b4e:	bf 92       	push	r11
     b50:	cf 92       	push	r12
     b52:	df 92       	push	r13
     b54:	ef 92       	push	r14
     b56:	ff 92       	push	r15
     b58:	0f 93       	push	r16
     b5a:	1f 93       	push	r17
     b5c:	cf 93       	push	r28
     b5e:	df 93       	push	r29
     b60:	e0 91 d5 07 	lds	r30, 0x07D5
     b64:	f0 91 d6 07 	lds	r31, 0x07D6
     b68:	20 85       	ldd	r18, Z+8	; 0x08
     b6a:	33 27       	eor	r19, r19
     b6c:	27 fd       	sbrc	r18, 7
     b6e:	30 95       	com	r19
     b70:	00 e0       	ldi	r16, 0x00	; 0
     b72:	80 2e       	mov	r8, r16
     b74:	01 e0       	ldi	r16, 0x01	; 1
     b76:	90 2e       	mov	r9, r16
     b78:	11 e0       	ldi	r17, 0x01	; 1
     b7a:	a1 2e       	mov	r10, r17
     b7c:	b1 2c       	mov	r11, r1
     b7e:	b0 e2       	ldi	r27, 0x20	; 32
     b80:	2b 2e       	mov	r2, r27
     b82:	b1 e0       	ldi	r27, 0x01	; 1
     b84:	3b 2e       	mov	r3, r27
     b86:	a0 e3       	ldi	r26, 0x30	; 48
     b88:	ca 2e       	mov	r12, r26
     b8a:	a5 e7       	ldi	r26, 0x75	; 117
     b8c:	da 2e       	mov	r13, r26
     b8e:	e1 2c       	mov	r14, r1
     b90:	f1 2c       	mov	r15, r1
     b92:	86 e2       	ldi	r24, 0x26	; 38
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	28 9f       	mul	r18, r24
     b98:	80 01       	movw	r16, r0
     b9a:	29 9f       	mul	r18, r25
     b9c:	10 0d       	add	r17, r0
     b9e:	38 9f       	mul	r19, r24
     ba0:	10 0d       	add	r17, r0
     ba2:	11 24       	eor	r1, r1
     ba4:	03 5f       	subi	r16, 0xF3	; 243
     ba6:	18 4f       	sbci	r17, 0xF8	; 248
     ba8:	f5 e4       	ldi	r31, 0x45	; 69
     baa:	6f 2e       	mov	r6, r31
     bac:	f1 e0       	ldi	r31, 0x01	; 1
     bae:	7f 2e       	mov	r7, r31
     bb0:	eb e6       	ldi	r30, 0x6B	; 107
     bb2:	4e 2e       	mov	r4, r30
     bb4:	e1 e0       	ldi	r30, 0x01	; 1
     bb6:	5e 2e       	mov	r5, r30
     bb8:	00 d0       	rcall	.+0      	; 0xbba <task_1_func+0x7e>
     bba:	00 d0       	rcall	.+0      	; 0xbbc <task_1_func+0x80>
     bbc:	ad b7       	in	r26, 0x3d	; 61
     bbe:	be b7       	in	r27, 0x3e	; 62
     bc0:	12 96       	adiw	r26, 0x02	; 2
     bc2:	9c 92       	st	X, r9
     bc4:	8e 92       	st	-X, r8
     bc6:	11 97       	sbiw	r26, 0x01	; 1
     bc8:	14 96       	adiw	r26, 0x04	; 4
     bca:	bc 92       	st	X, r11
     bcc:	ae 92       	st	-X, r10
     bce:	13 97       	sbiw	r26, 0x03	; 3
     bd0:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     bd4:	00 d0       	rcall	.+0      	; 0xbd6 <task_1_func+0x9a>
     bd6:	ed b7       	in	r30, 0x3d	; 61
     bd8:	fe b7       	in	r31, 0x3e	; 62
     bda:	32 82       	std	Z+2, r3	; 0x02
     bdc:	21 82       	std	Z+1, r2	; 0x01
     bde:	ad b7       	in	r26, 0x3d	; 61
     be0:	be b7       	in	r27, 0x3e	; 62
     be2:	13 96       	adiw	r26, 0x03	; 3
     be4:	cd 92       	st	X+, r12
     be6:	dd 92       	st	X+, r13
     be8:	ed 92       	st	X+, r14
     bea:	fc 92       	st	X, r15
     bec:	16 97       	sbiw	r26, 0x06	; 6
     bee:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     bf2:	ed b7       	in	r30, 0x3d	; 61
     bf4:	fe b7       	in	r31, 0x3e	; 62
     bf6:	36 96       	adiw	r30, 0x06	; 6
     bf8:	0f b6       	in	r0, 0x3f	; 63
     bfa:	f8 94       	cli
     bfc:	fe bf       	out	0x3e, r31	; 62
     bfe:	0f be       	out	0x3f, r0	; 63
     c00:	ed bf       	out	0x3d, r30	; 61
     c02:	c0 e0       	ldi	r28, 0x00	; 0
     c04:	d0 e0       	ldi	r29, 0x00	; 0
     c06:	ce 01       	movw	r24, r28
     c08:	60 ed       	ldi	r22, 0xD0	; 208
     c0a:	77 e0       	ldi	r23, 0x07	; 7
     c0c:	0e 94 ec 42 	call	0x85d8	; 0x85d8 <__divmodhi4>
     c10:	00 97       	sbiw	r24, 0x00	; 0
     c12:	71 f5       	brne	.+92     	; 0xc70 <task_1_func+0x134>
     c14:	00 d0       	rcall	.+0      	; 0xc16 <task_1_func+0xda>
     c16:	00 d0       	rcall	.+0      	; 0xc18 <task_1_func+0xdc>
     c18:	e3 e3       	ldi	r30, 0x33	; 51
     c1a:	f1 e0       	ldi	r31, 0x01	; 1
     c1c:	ad b7       	in	r26, 0x3d	; 61
     c1e:	be b7       	in	r27, 0x3e	; 62
     c20:	12 96       	adiw	r26, 0x02	; 2
     c22:	fc 93       	st	X, r31
     c24:	ee 93       	st	-X, r30
     c26:	11 97       	sbiw	r26, 0x01	; 1
     c28:	d8 01       	movw	r26, r16
     c2a:	8d 91       	ld	r24, X+
     c2c:	9c 91       	ld	r25, X
     c2e:	ed b7       	in	r30, 0x3d	; 61
     c30:	fe b7       	in	r31, 0x3e	; 62
     c32:	94 83       	std	Z+4, r25	; 0x04
     c34:	83 83       	std	Z+3, r24	; 0x03
     c36:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     c3a:	00 d0       	rcall	.+0      	; 0xc3c <task_1_func+0x100>
     c3c:	00 d0       	rcall	.+0      	; 0xc3e <task_1_func+0x102>
     c3e:	ed b7       	in	r30, 0x3d	; 61
     c40:	fe b7       	in	r31, 0x3e	; 62
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	ad b7       	in	r26, 0x3d	; 61
     c46:	be b7       	in	r27, 0x3e	; 62
     c48:	12 96       	adiw	r26, 0x02	; 2
     c4a:	7c 92       	st	X, r7
     c4c:	6e 92       	st	-X, r6
     c4e:	11 97       	sbiw	r26, 0x01	; 1
     c50:	d3 83       	std	Z+3, r29	; 0x03
     c52:	c2 83       	std	Z+2, r28	; 0x02
     c54:	c4 82       	std	Z+4, r12	; 0x04
     c56:	d5 82       	std	Z+5, r13	; 0x05
     c58:	e6 82       	std	Z+6, r14	; 0x06
     c5a:	f7 82       	std	Z+7, r15	; 0x07
     c5c:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     c60:	ed b7       	in	r30, 0x3d	; 61
     c62:	fe b7       	in	r31, 0x3e	; 62
     c64:	38 96       	adiw	r30, 0x08	; 8
     c66:	0f b6       	in	r0, 0x3f	; 63
     c68:	f8 94       	cli
     c6a:	fe bf       	out	0x3e, r31	; 62
     c6c:	0f be       	out	0x3f, r0	; 63
     c6e:	ed bf       	out	0x3d, r30	; 61
     c70:	21 96       	adiw	r28, 0x01	; 1
     c72:	f5 e7       	ldi	r31, 0x75	; 117
     c74:	c1 33       	cpi	r28, 0x31	; 49
     c76:	df 07       	cpc	r29, r31
     c78:	31 f6       	brne	.-116    	; 0xc06 <task_1_func+0xca>
     c7a:	00 d0       	rcall	.+0      	; 0xc7c <task_1_func+0x140>
     c7c:	00 d0       	rcall	.+0      	; 0xc7e <task_1_func+0x142>
     c7e:	ad b7       	in	r26, 0x3d	; 61
     c80:	be b7       	in	r27, 0x3e	; 62
     c82:	12 96       	adiw	r26, 0x02	; 2
     c84:	5c 92       	st	X, r5
     c86:	4e 92       	st	-X, r4
     c88:	11 97       	sbiw	r26, 0x01	; 1
     c8a:	14 96       	adiw	r26, 0x04	; 4
     c8c:	bc 92       	st	X, r11
     c8e:	ae 92       	st	-X, r10
     c90:	13 97       	sbiw	r26, 0x03	; 3
     c92:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     c96:	0f 90       	pop	r0
     c98:	0f 90       	pop	r0
     c9a:	0f 90       	pop	r0
     c9c:	0f 90       	pop	r0
     c9e:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <nrk_wait_until_next_period>
     ca2:	8a cf       	rjmp	.-236    	; 0xbb8 <task_1_func+0x7c>

00000ca4 <task_2_func>:
TASK(2, 5, 4);
     ca4:	ef 92       	push	r14
     ca6:	ff 92       	push	r15
     ca8:	0f 93       	push	r16
     caa:	1f 93       	push	r17
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
     cb0:	80 e0       	ldi	r24, 0x00	; 0
     cb2:	e8 2e       	mov	r14, r24
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	f8 2e       	mov	r15, r24
     cb8:	c2 e0       	ldi	r28, 0x02	; 2
     cba:	d0 e0       	ldi	r29, 0x00	; 0
     cbc:	0b e6       	ldi	r16, 0x6B	; 107
     cbe:	11 e0       	ldi	r17, 0x01	; 1
     cc0:	00 d0       	rcall	.+0      	; 0xcc2 <task_2_func+0x1e>
     cc2:	00 d0       	rcall	.+0      	; 0xcc4 <task_2_func+0x20>
     cc4:	ed b7       	in	r30, 0x3d	; 61
     cc6:	fe b7       	in	r31, 0x3e	; 62
     cc8:	f2 82       	std	Z+2, r15	; 0x02
     cca:	e1 82       	std	Z+1, r14	; 0x01
     ccc:	d4 83       	std	Z+4, r29	; 0x04
     cce:	c3 83       	std	Z+3, r28	; 0x03
     cd0:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     cd4:	0f 90       	pop	r0
     cd6:	0f 90       	pop	r0
     cd8:	0f 90       	pop	r0
     cda:	0f 90       	pop	r0
     cdc:	8a e8       	ldi	r24, 0x8A	; 138
     cde:	91 e0       	ldi	r25, 0x01	; 1
     ce0:	0e 94 6f 45 	call	0x8ade	; 0x8ade <puts>
     ce4:	00 d0       	rcall	.+0      	; 0xce6 <task_2_func+0x42>
     ce6:	00 d0       	rcall	.+0      	; 0xce8 <task_2_func+0x44>
     ce8:	ed b7       	in	r30, 0x3d	; 61
     cea:	fe b7       	in	r31, 0x3e	; 62
     cec:	12 83       	std	Z+2, r17	; 0x02
     cee:	01 83       	std	Z+1, r16	; 0x01
     cf0:	d4 83       	std	Z+4, r29	; 0x04
     cf2:	c3 83       	std	Z+3, r28	; 0x03
     cf4:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <nrk_wait_until_next_period>
     d04:	dd cf       	rjmp	.-70     	; 0xcc0 <task_2_func+0x1c>

00000d06 <main>:
TASK(3, 9, 1);

nrk_time_t *seed;

int main ()
{
     d06:	0f 93       	push	r16
     d08:	1f 93       	push	r17
     d0a:	cf 93       	push	r28
     d0c:	df 93       	push	r29
    nrk_setup_ports();
     d0e:	0e 94 8c 12 	call	0x2518	; 0x2518 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     d12:	87 e0       	ldi	r24, 0x07	; 7
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	0e 94 db 12 	call	0x25b6	; 0x25b6 <nrk_setup_uart>

    nrk_init();
     d1a:	0e 94 ca 13 	call	0x2794	; 0x2794 <nrk_init>

    nrk_time_set(0,0);
     d1e:	60 e0       	ldi	r22, 0x00	; 0
     d20:	70 e0       	ldi	r23, 0x00	; 0
     d22:	cb 01       	movw	r24, r22
     d24:	20 e0       	ldi	r18, 0x00	; 0
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	a9 01       	movw	r20, r18
     d2a:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <nrk_time_set>

    nrk_time_get(seed);
     d2e:	80 91 8a 05 	lds	r24, 0x058A
     d32:	90 91 8b 05 	lds	r25, 0x058B
     d36:	0e 94 78 20 	call	0x40f0	; 0x40f0 <nrk_time_get>
    srand(seed->nano_secs);
     d3a:	e0 91 8a 05 	lds	r30, 0x058A
     d3e:	f0 91 8b 05 	lds	r31, 0x058B
     d42:	64 81       	ldd	r22, Z+4	; 0x04
     d44:	75 81       	ldd	r23, Z+5	; 0x05
     d46:	86 81       	ldd	r24, Z+6	; 0x06
     d48:	97 81       	ldd	r25, Z+7	; 0x07
     d4a:	0e 94 ab 43 	call	0x8756	; 0x8756 <srand>
    //Higher value higher priority`
    // INITIALIZE_TASK(1, BASIC_TASK);
    // INITIALIZE_TASK(2, CBS_TASK);
    // INITIALIZE_TASK(3, BASIC_TASK);

	INITIALIZE_TASK(1, CBS_TASK);
     d4e:	11 e0       	ldi	r17, 0x01	; 1
     d50:	10 93 3b 06 	sts	0x063B, r17
     d54:	10 93 3c 06 	sts	0x063C, r17
     d58:	03 e0       	ldi	r16, 0x03	; 3
     d5a:	00 93 3d 06 	sts	0x063D, r16
     d5e:	10 93 3e 06 	sts	0x063E, r17
     d62:	80 91 9a 01 	lds	r24, 0x019A
     d66:	90 91 9b 01 	lds	r25, 0x019B
     d6a:	a0 91 9c 01 	lds	r26, 0x019C
     d6e:	b0 91 9d 01 	lds	r27, 0x019D
     d72:	80 93 3f 06 	sts	0x063F, r24
     d76:	90 93 40 06 	sts	0x0640, r25
     d7a:	a0 93 41 06 	sts	0x0641, r26
     d7e:	b0 93 42 06 	sts	0x0642, r27
     d82:	10 92 43 06 	sts	0x0643, r1
     d86:	10 92 44 06 	sts	0x0644, r1
     d8a:	10 92 45 06 	sts	0x0645, r1
     d8e:	10 92 46 06 	sts	0x0646, r1
     d92:	80 91 9e 01 	lds	r24, 0x019E
     d96:	90 91 9f 01 	lds	r25, 0x019F
     d9a:	a0 91 a0 01 	lds	r26, 0x01A0
     d9e:	b0 91 a1 01 	lds	r27, 0x01A1
     da2:	80 93 47 06 	sts	0x0647, r24
     da6:	90 93 48 06 	sts	0x0648, r25
     daa:	a0 93 49 06 	sts	0x0649, r26
     dae:	b0 93 4a 06 	sts	0x064A, r27
     db2:	10 92 4b 06 	sts	0x064B, r1
     db6:	10 92 4c 06 	sts	0x064C, r1
     dba:	10 92 4d 06 	sts	0x064D, r1
     dbe:	10 92 4e 06 	sts	0x064E, r1
     dc2:	10 92 4f 06 	sts	0x064F, r1
     dc6:	10 92 50 06 	sts	0x0650, r1
     dca:	10 92 51 06 	sts	0x0651, r1
     dce:	10 92 52 06 	sts	0x0652, r1
     dd2:	10 92 53 06 	sts	0x0653, r1
     dd6:	10 92 54 06 	sts	0x0654, r1
     dda:	10 92 55 06 	sts	0x0655, r1
     dde:	10 92 56 06 	sts	0x0656, r1
     de2:	c4 e3       	ldi	r28, 0x34	; 52
     de4:	d6 e0       	ldi	r29, 0x06	; 6
     de6:	ce 01       	movw	r24, r28
     de8:	6e e9       	ldi	r22, 0x9E	; 158
     dea:	75 e0       	ldi	r23, 0x05	; 5
     dec:	0e 94 49 29 	call	0x5292	; 0x5292 <nrk_task_set_entry_function>
     df0:	ce 01       	movw	r24, r28
     df2:	61 ee       	ldi	r22, 0xE1	; 225
     df4:	73 e0       	ldi	r23, 0x03	; 3
     df6:	40 e8       	ldi	r20, 0x80	; 128
     df8:	50 e0       	ldi	r21, 0x00	; 0
     dfa:	0e 94 8f 29 	call	0x531e	; 0x531e <nrk_task_set_stk>
     dfe:	ce 01       	movw	r24, r28
     e00:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <nrk_activate_task>
    	INITIALIZE_TASK(2, BASIC_TASK);
     e04:	10 93 ea 04 	sts	0x04EA, r17
     e08:	82 e0       	ldi	r24, 0x02	; 2
     e0a:	80 93 eb 04 	sts	0x04EB, r24
     e0e:	10 93 ec 04 	sts	0x04EC, r17
     e12:	10 93 ed 04 	sts	0x04ED, r17
     e16:	80 91 a2 01 	lds	r24, 0x01A2
     e1a:	90 91 a3 01 	lds	r25, 0x01A3
     e1e:	a0 91 a4 01 	lds	r26, 0x01A4
     e22:	b0 91 a5 01 	lds	r27, 0x01A5
     e26:	80 93 ee 04 	sts	0x04EE, r24
     e2a:	90 93 ef 04 	sts	0x04EF, r25
     e2e:	a0 93 f0 04 	sts	0x04F0, r26
     e32:	b0 93 f1 04 	sts	0x04F1, r27
     e36:	10 92 f2 04 	sts	0x04F2, r1
     e3a:	10 92 f3 04 	sts	0x04F3, r1
     e3e:	10 92 f4 04 	sts	0x04F4, r1
     e42:	10 92 f5 04 	sts	0x04F5, r1
     e46:	80 91 a6 01 	lds	r24, 0x01A6
     e4a:	90 91 a7 01 	lds	r25, 0x01A7
     e4e:	a0 91 a8 01 	lds	r26, 0x01A8
     e52:	b0 91 a9 01 	lds	r27, 0x01A9
     e56:	80 93 f6 04 	sts	0x04F6, r24
     e5a:	90 93 f7 04 	sts	0x04F7, r25
     e5e:	a0 93 f8 04 	sts	0x04F8, r26
     e62:	b0 93 f9 04 	sts	0x04F9, r27
     e66:	10 92 fa 04 	sts	0x04FA, r1
     e6a:	10 92 fb 04 	sts	0x04FB, r1
     e6e:	10 92 fc 04 	sts	0x04FC, r1
     e72:	10 92 fd 04 	sts	0x04FD, r1
     e76:	10 92 fe 04 	sts	0x04FE, r1
     e7a:	10 92 ff 04 	sts	0x04FF, r1
     e7e:	10 92 00 05 	sts	0x0500, r1
     e82:	10 92 01 05 	sts	0x0501, r1
     e86:	10 92 02 05 	sts	0x0502, r1
     e8a:	10 92 03 05 	sts	0x0503, r1
     e8e:	10 92 04 05 	sts	0x0504, r1
     e92:	10 92 05 05 	sts	0x0505, r1
     e96:	c3 ee       	ldi	r28, 0xE3	; 227
     e98:	d4 e0       	ldi	r29, 0x04	; 4
     e9a:	ce 01       	movw	r24, r28
     e9c:	62 e5       	ldi	r22, 0x52	; 82
     e9e:	76 e0       	ldi	r23, 0x06	; 6
     ea0:	0e 94 49 29 	call	0x5292	; 0x5292 <nrk_task_set_entry_function>
     ea4:	ce 01       	movw	r24, r28
     ea6:	6c e8       	ldi	r22, 0x8C	; 140
     ea8:	75 e0       	ldi	r23, 0x05	; 5
     eaa:	40 e8       	ldi	r20, 0x80	; 128
     eac:	50 e0       	ldi	r21, 0x00	; 0
     eae:	0e 94 8f 29 	call	0x531e	; 0x531e <nrk_task_set_stk>
     eb2:	ce 01       	movw	r24, r28
     eb4:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <nrk_activate_task>
    	INITIALIZE_TASK(3, CBS_TASK);
     eb8:	10 93 15 06 	sts	0x0615, r17
     ebc:	00 93 16 06 	sts	0x0616, r16
     ec0:	00 93 17 06 	sts	0x0617, r16
     ec4:	10 93 18 06 	sts	0x0618, r17
     ec8:	80 91 aa 01 	lds	r24, 0x01AA
     ecc:	90 91 ab 01 	lds	r25, 0x01AB
     ed0:	a0 91 ac 01 	lds	r26, 0x01AC
     ed4:	b0 91 ad 01 	lds	r27, 0x01AD
     ed8:	80 93 19 06 	sts	0x0619, r24
     edc:	90 93 1a 06 	sts	0x061A, r25
     ee0:	a0 93 1b 06 	sts	0x061B, r26
     ee4:	b0 93 1c 06 	sts	0x061C, r27
     ee8:	10 92 1d 06 	sts	0x061D, r1
     eec:	10 92 1e 06 	sts	0x061E, r1
     ef0:	10 92 1f 06 	sts	0x061F, r1
     ef4:	10 92 20 06 	sts	0x0620, r1
     ef8:	80 91 ae 01 	lds	r24, 0x01AE
     efc:	90 91 af 01 	lds	r25, 0x01AF
     f00:	a0 91 b0 01 	lds	r26, 0x01B0
     f04:	b0 91 b1 01 	lds	r27, 0x01B1
     f08:	80 93 21 06 	sts	0x0621, r24
     f0c:	90 93 22 06 	sts	0x0622, r25
     f10:	a0 93 23 06 	sts	0x0623, r26
     f14:	b0 93 24 06 	sts	0x0624, r27
     f18:	10 92 25 06 	sts	0x0625, r1
     f1c:	10 92 26 06 	sts	0x0626, r1
     f20:	10 92 27 06 	sts	0x0627, r1
     f24:	10 92 28 06 	sts	0x0628, r1
     f28:	10 92 29 06 	sts	0x0629, r1
     f2c:	10 92 2a 06 	sts	0x062A, r1
     f30:	10 92 2b 06 	sts	0x062B, r1
     f34:	10 92 2c 06 	sts	0x062C, r1
     f38:	10 92 2d 06 	sts	0x062D, r1
     f3c:	10 92 2e 06 	sts	0x062E, r1
     f40:	10 92 2f 06 	sts	0x062F, r1
     f44:	10 92 30 06 	sts	0x0630, r1
     f48:	ce e0       	ldi	r28, 0x0E	; 14
     f4a:	d6 e0       	ldi	r29, 0x06	; 6
     f4c:	ce 01       	movw	r24, r28
     f4e:	6a ee       	ldi	r22, 0xEA	; 234
     f50:	74 e0       	ldi	r23, 0x04	; 4
     f52:	0e 94 49 29 	call	0x5292	; 0x5292 <nrk_task_set_entry_function>
     f56:	ce 01       	movw	r24, r28
     f58:	62 e6       	ldi	r22, 0x62	; 98
     f5a:	74 e0       	ldi	r23, 0x04	; 4
     f5c:	40 e8       	ldi	r20, 0x80	; 128
     f5e:	50 e0       	ldi	r21, 0x00	; 0
     f60:	0e 94 8f 29 	call	0x531e	; 0x531e <nrk_task_set_stk>
     f64:	ce 01       	movw	r24, r28
     f66:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <nrk_activate_task>

    nrk_start();
     f6a:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_start>

    return 0;
}
     f6e:	80 e0       	ldi	r24, 0x00	; 0
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	df 91       	pop	r29
     f74:	cf 91       	pop	r28
     f76:	1f 91       	pop	r17
     f78:	0f 91       	pop	r16
     f7a:	08 95       	ret

00000f7c <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	9c 01       	movw	r18, r24
     f80:	2b 50       	subi	r18, 0x0B	; 11
     f82:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     f84:	22 0f       	add	r18, r18
     f86:	33 1f       	adc	r19, r19
     f88:	22 0f       	add	r18, r18
     f8a:	33 1f       	adc	r19, r19
     f8c:	86 5a       	subi	r24, 0xA6	; 166
     f8e:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     f90:	82 0f       	add	r24, r18
     f92:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     f94:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     f96:	c0 98       	cbi	0x18, 0	; 24
     f98:	28 e1       	ldi	r18, 0x18	; 24
     f9a:	2f b9       	out	0x0f, r18	; 15
     f9c:	77 9b       	sbis	0x0e, 7	; 14
     f9e:	fe cf       	rjmp	.-4      	; 0xf9c <halRfSetChannel+0x20>
     fa0:	9f b9       	out	0x0f, r25	; 15
     fa2:	77 9b       	sbis	0x0e, 7	; 14
     fa4:	fe cf       	rjmp	.-4      	; 0xfa2 <halRfSetChannel+0x26>
     fa6:	8f b9       	out	0x0f, r24	; 15
     fa8:	77 9b       	sbis	0x0e, 7	; 14
     faa:	fe cf       	rjmp	.-4      	; 0xfa8 <halRfSetChannel+0x2c>
     fac:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     fae:	78 94       	sei

} // rfSetChannel
     fb0:	08 95       	ret

00000fb2 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     fb2:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     fb4:	c0 98       	cbi	0x18, 0	; 24
     fb6:	1f b8       	out	0x0f, r1	; 15
     fb8:	77 9b       	sbis	0x0e, 7	; 14
     fba:	fe cf       	rjmp	.-4      	; 0xfb8 <halRfWaitForCrystalOscillator+0x6>
     fbc:	8f b1       	in	r24, 0x0f	; 15
     fbe:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     fc0:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     fc2:	86 ff       	sbrs	r24, 6
     fc4:	f6 cf       	rjmp	.-20     	; 0xfb2 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     fc6:	08 95       	ret

00000fc8 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     fc8:	80 91 cc 01 	lds	r24, 0x01CC
     fcc:	0e 94 be 10 	call	0x217c	; 0x217c <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     fd0:	80 91 cb 01 	lds	r24, 0x01CB
     fd4:	0e 94 04 11 	call	0x2208	; 0x2208 <nrk_gpio_clr>
}
     fd8:	08 95       	ret

00000fda <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     fda:	80 91 cc 01 	lds	r24, 0x01CC
     fde:	0e 94 be 10 	call	0x217c	; 0x217c <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     fe2:	80 91 cb 01 	lds	r24, 0x01CB
     fe6:	0e 94 be 10 	call	0x217c	; 0x217c <nrk_gpio_set>
}
     fea:	08 95       	ret

00000fec <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     fec:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     fee:	c0 98       	cbi	0x18, 0	; 24
     ff0:	87 e0       	ldi	r24, 0x07	; 7
     ff2:	8f b9       	out	0x0f, r24	; 15
     ff4:	77 9b       	sbis	0x0e, 7	; 14
     ff6:	fe cf       	rjmp	.-4      	; 0xff4 <rf_power_down+0x8>
     ff8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     ffa:	c0 98       	cbi	0x18, 0	; 24
     ffc:	86 e0       	ldi	r24, 0x06	; 6
     ffe:	8f b9       	out	0x0f, r24	; 15
    1000:	77 9b       	sbis	0x0e, 7	; 14
    1002:	fe cf       	rjmp	.-4      	; 0x1000 <rf_power_down+0x14>
    1004:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1006:	78 94       	sei
}
    1008:	08 95       	ret

0000100a <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    100a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    100c:	c0 98       	cbi	0x18, 0	; 24
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	8f b9       	out	0x0f, r24	; 15
    1012:	77 9b       	sbis	0x0e, 7	; 14
    1014:	fe cf       	rjmp	.-4      	; 0x1012 <rf_power_up+0x8>
    1016:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    1018:	88 ee       	ldi	r24, 0xE8	; 232
    101a:	93 e0       	ldi	r25, 0x03	; 3
    101c:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    1020:	78 94       	sei

}
    1022:	08 95       	ret

00001024 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    1024:	80 91 ec 06 	lds	r24, 0x06EC
    1028:	08 95       	ret

0000102a <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    102a:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    102c:	c0 98       	cbi	0x18, 0	; 24
    102e:	89 ec       	ldi	r24, 0xC9	; 201
    1030:	8f b9       	out	0x0f, r24	; 15
    1032:	77 9b       	sbis	0x0e, 7	; 14
    1034:	fe cf       	rjmp	.-4      	; 0x1032 <rf_security_set_ctr_counter+0x8>
    1036:	80 e8       	ldi	r24, 0x80	; 128
    1038:	8f b9       	out	0x0f, r24	; 15
    103a:	77 9b       	sbis	0x0e, 7	; 14
    103c:	fe cf       	rjmp	.-4      	; 0x103a <rf_security_set_ctr_counter+0x10>
    103e:	82 e0       	ldi	r24, 0x02	; 2
    1040:	81 50       	subi	r24, 0x01	; 1
    1042:	df 01       	movw	r26, r30
    1044:	a8 0f       	add	r26, r24
    1046:	b1 1d       	adc	r27, r1
    1048:	9c 91       	ld	r25, X
    104a:	9f b9       	out	0x0f, r25	; 15
    104c:	77 9b       	sbis	0x0e, 7	; 14
    104e:	fe cf       	rjmp	.-4      	; 0x104c <rf_security_set_ctr_counter+0x22>
    1050:	88 23       	and	r24, r24
    1052:	b1 f7       	brne	.-20     	; 0x1040 <rf_security_set_ctr_counter+0x16>
    1054:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    1056:	c0 98       	cbi	0x18, 0	; 24
    1058:	8b ec       	ldi	r24, 0xCB	; 203
    105a:	8f b9       	out	0x0f, r24	; 15
    105c:	77 9b       	sbis	0x0e, 7	; 14
    105e:	fe cf       	rjmp	.-4      	; 0x105c <rf_security_set_ctr_counter+0x32>
    1060:	80 e8       	ldi	r24, 0x80	; 128
    1062:	8f b9       	out	0x0f, r24	; 15
    1064:	77 9b       	sbis	0x0e, 7	; 14
    1066:	fe cf       	rjmp	.-4      	; 0x1064 <rf_security_set_ctr_counter+0x3a>
    1068:	82 e0       	ldi	r24, 0x02	; 2
    106a:	81 50       	subi	r24, 0x01	; 1
    106c:	df 01       	movw	r26, r30
    106e:	a8 0f       	add	r26, r24
    1070:	b1 1d       	adc	r27, r1
    1072:	12 96       	adiw	r26, 0x02	; 2
    1074:	9c 91       	ld	r25, X
    1076:	12 97       	sbiw	r26, 0x02	; 2
    1078:	9f b9       	out	0x0f, r25	; 15
    107a:	77 9b       	sbis	0x0e, 7	; 14
    107c:	fe cf       	rjmp	.-4      	; 0x107a <rf_security_set_ctr_counter+0x50>
    107e:	88 23       	and	r24, r24
    1080:	a1 f7       	brne	.-24     	; 0x106a <rf_security_set_ctr_counter+0x40>
    1082:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    1084:	80 81       	ld	r24, Z
    1086:	80 93 ed 06 	sts	0x06ED, r24
    tx_ctr[1]=counter[1];
    108a:	81 81       	ldd	r24, Z+1	; 0x01
    108c:	80 93 ee 06 	sts	0x06EE, r24
    tx_ctr[2]=counter[2];
    1090:	82 81       	ldd	r24, Z+2	; 0x02
    1092:	80 93 ef 06 	sts	0x06EF, r24
    tx_ctr[3]=counter[3];
    1096:	83 81       	ldd	r24, Z+3	; 0x03
    1098:	80 93 f0 06 	sts	0x06F0, r24
}
    109c:	08 95       	ret

0000109e <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    109e:	8f 92       	push	r8
    10a0:	9f 92       	push	r9
    10a2:	af 92       	push	r10
    10a4:	bf 92       	push	r11
    10a6:	cf 92       	push	r12
    10a8:	df 92       	push	r13
    10aa:	ef 92       	push	r14
    10ac:	ff 92       	push	r15
    10ae:	0f 93       	push	r16
    10b0:	1f 93       	push	r17
    10b2:	df 93       	push	r29
    10b4:	cf 93       	push	r28
    10b6:	00 d0       	rcall	.+0      	; 0x10b8 <rf_security_set_key+0x1a>
    10b8:	00 d0       	rcall	.+0      	; 0x10ba <rf_security_set_key+0x1c>
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62
    10be:	e8 2e       	mov	r14, r24
    10c0:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    10c2:	84 e6       	ldi	r24, 0x64	; 100
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    10ca:	f0 2e       	mov	r15, r16
    10cc:	20 e0       	ldi	r18, 0x00	; 0
    10ce:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    10d0:	8e 01       	movw	r16, r28
    10d2:	0f 5f       	subi	r16, 0xFF	; 255
    10d4:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    10d6:	f3 e0       	ldi	r31, 0x03	; 3
    10d8:	cf 2e       	mov	r12, r31
    10da:	d1 2c       	mov	r13, r1
    10dc:	cc 0e       	add	r12, r28
    10de:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    10e0:	f7 01       	movw	r30, r14
    10e2:	91 90       	ld	r9, Z+
    10e4:	7f 01       	movw	r14, r30
    10e6:	88 24       	eor	r8, r8
    10e8:	80 81       	ld	r24, Z
    10ea:	90 e0       	ldi	r25, 0x00	; 0
    10ec:	88 29       	or	r24, r8
    10ee:	99 29       	or	r25, r9
    10f0:	9a 83       	std	Y+2, r25	; 0x02
    10f2:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    10f4:	84 e6       	ldi	r24, 0x64	; 100
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	2b 83       	std	Y+3, r18	; 0x03
    10fa:	3c 83       	std	Y+4, r19	; 0x04
    10fc:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1100:	c0 98       	cbi	0x18, 0	; 24
    1102:	2b 81       	ldd	r18, Y+3	; 0x03
    1104:	3c 81       	ldd	r19, Y+4	; 0x04
    1106:	82 2f       	mov	r24, r18
    1108:	80 68       	ori	r24, 0x80	; 128
    110a:	8f b9       	out	0x0f, r24	; 15
    110c:	77 9b       	sbis	0x0e, 7	; 14
    110e:	fe cf       	rjmp	.-4      	; 0x110c <__stack+0xd>
    1110:	c9 01       	movw	r24, r18
    1112:	95 95       	asr	r25
    1114:	87 95       	ror	r24
    1116:	80 7c       	andi	r24, 0xC0	; 192
    1118:	8f b9       	out	0x0f, r24	; 15
    111a:	77 9b       	sbis	0x0e, 7	; 14
    111c:	fe cf       	rjmp	.-4      	; 0x111a <__stack+0x1b>
    111e:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1120:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1122:	81 91       	ld	r24, Z+
    1124:	8f b9       	out	0x0f, r24	; 15
    1126:	77 9b       	sbis	0x0e, 7	; 14
    1128:	fe cf       	rjmp	.-4      	; 0x1126 <__stack+0x27>
    112a:	ec 15       	cp	r30, r12
    112c:	fd 05       	cpc	r31, r13
    112e:	c9 f7       	brne	.-14     	; 0x1122 <__stack+0x23>
    1130:	c0 9a       	sbi	0x18, 0	; 24
    1132:	2e 5f       	subi	r18, 0xFE	; 254
    1134:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1136:	f1 e0       	ldi	r31, 0x01	; 1
    1138:	20 31       	cpi	r18, 0x10	; 16
    113a:	3f 07       	cpc	r19, r31
    113c:	89 f6       	brne	.-94     	; 0x10e0 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    113e:	84 e6       	ldi	r24, 0x64	; 100
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    1146:	20 e4       	ldi	r18, 0x40	; 64
    1148:	31 e0       	ldi	r19, 0x01	; 1
    114a:	80 e1       	ldi	r24, 0x10	; 16
    114c:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    114e:	1a 82       	std	Y+2, r1	; 0x02
    1150:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    1152:	c0 98       	cbi	0x18, 0	; 24
    1154:	42 2f       	mov	r20, r18
    1156:	40 68       	ori	r20, 0x80	; 128
    1158:	4f b9       	out	0x0f, r20	; 15
    115a:	77 9b       	sbis	0x0e, 7	; 14
    115c:	fe cf       	rjmp	.-4      	; 0x115a <__stack+0x5b>
    115e:	a9 01       	movw	r20, r18
    1160:	55 95       	asr	r21
    1162:	47 95       	ror	r20
    1164:	40 7c       	andi	r20, 0xC0	; 192
    1166:	4f b9       	out	0x0f, r20	; 15
    1168:	77 9b       	sbis	0x0e, 7	; 14
    116a:	fe cf       	rjmp	.-4      	; 0x1168 <__stack+0x69>
    116c:	f8 01       	movw	r30, r16
    116e:	41 91       	ld	r20, Z+
    1170:	4f b9       	out	0x0f, r20	; 15
    1172:	77 9b       	sbis	0x0e, 7	; 14
    1174:	fe cf       	rjmp	.-4      	; 0x1172 <__stack+0x73>
    1176:	ec 15       	cp	r30, r12
    1178:	fd 05       	cpc	r31, r13
    117a:	c9 f7       	brne	.-14     	; 0x116e <__stack+0x6f>
    117c:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    117e:	c0 98       	cbi	0x18, 0	; 24
    1180:	48 2f       	mov	r20, r24
    1182:	40 68       	ori	r20, 0x80	; 128
    1184:	4f b9       	out	0x0f, r20	; 15
    1186:	77 9b       	sbis	0x0e, 7	; 14
    1188:	fe cf       	rjmp	.-4      	; 0x1186 <__stack+0x87>
    118a:	ac 01       	movw	r20, r24
    118c:	55 95       	asr	r21
    118e:	47 95       	ror	r20
    1190:	40 7c       	andi	r20, 0xC0	; 192
    1192:	4f b9       	out	0x0f, r20	; 15
    1194:	77 9b       	sbis	0x0e, 7	; 14
    1196:	fe cf       	rjmp	.-4      	; 0x1194 <__stack+0x95>
    1198:	f8 01       	movw	r30, r16
    119a:	41 91       	ld	r20, Z+
    119c:	4f b9       	out	0x0f, r20	; 15
    119e:	77 9b       	sbis	0x0e, 7	; 14
    11a0:	fe cf       	rjmp	.-4      	; 0x119e <__stack+0x9f>
    11a2:	ec 15       	cp	r30, r12
    11a4:	fd 05       	cpc	r31, r13
    11a6:	c9 f7       	brne	.-14     	; 0x119a <__stack+0x9b>
    11a8:	c0 9a       	sbi	0x18, 0	; 24
    11aa:	02 96       	adiw	r24, 0x02	; 2
    11ac:	2e 5f       	subi	r18, 0xFE	; 254
    11ae:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    11b0:	41 e0       	ldi	r20, 0x01	; 1
    11b2:	8e 31       	cpi	r24, 0x1E	; 30
    11b4:	94 07       	cpc	r25, r20
    11b6:	59 f6       	brne	.-106    	; 0x114e <__stack+0x4f>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	9a 83       	std	Y+2, r25	; 0x02
    11be:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    11c0:	c0 98       	cbi	0x18, 0	; 24
    11c2:	8e ec       	ldi	r24, 0xCE	; 206
    11c4:	8f b9       	out	0x0f, r24	; 15
    11c6:	77 9b       	sbis	0x0e, 7	; 14
    11c8:	fe cf       	rjmp	.-4      	; 0x11c6 <__stack+0xc7>
    11ca:	80 e8       	ldi	r24, 0x80	; 128
    11cc:	8f b9       	out	0x0f, r24	; 15
    11ce:	77 9b       	sbis	0x0e, 7	; 14
    11d0:	fe cf       	rjmp	.-4      	; 0x11ce <__stack+0xcf>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    11d2:	c8 01       	movw	r24, r16
    11d4:	02 96       	adiw	r24, 0x02	; 2
    11d6:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    11d8:	21 91       	ld	r18, Z+
    11da:	2f b9       	out	0x0f, r18	; 15
    11dc:	77 9b       	sbis	0x0e, 7	; 14
    11de:	fe cf       	rjmp	.-4      	; 0x11dc <__stack+0xdd>
    11e0:	e8 17       	cp	r30, r24
    11e2:	f9 07       	cpc	r31, r25
    11e4:	c9 f7       	brne	.-14     	; 0x11d8 <__stack+0xd9>
    11e6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    11e8:	c0 98       	cbi	0x18, 0	; 24
    11ea:	8e e9       	ldi	r24, 0x9E	; 158
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <__stack+0xef>
    11f2:	80 e8       	ldi	r24, 0x80	; 128
    11f4:	8f b9       	out	0x0f, r24	; 15
    11f6:	77 9b       	sbis	0x0e, 7	; 14
    11f8:	fe cf       	rjmp	.-4      	; 0x11f6 <__stack+0xf7>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    11fa:	0e 5f       	subi	r16, 0xFE	; 254
    11fc:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    11fe:	f5 01       	movw	r30, r10
    1200:	81 91       	ld	r24, Z+
    1202:	5f 01       	movw	r10, r30
    1204:	8f b9       	out	0x0f, r24	; 15
    1206:	77 9b       	sbis	0x0e, 7	; 14
    1208:	fe cf       	rjmp	.-4      	; 0x1206 <__stack+0x107>
    120a:	a0 16       	cp	r10, r16
    120c:	b1 06       	cpc	r11, r17
    120e:	b9 f7       	brne	.-18     	; 0x11fe <__stack+0xff>
    1210:	c0 9a       	sbi	0x18, 0	; 24
}
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	1f 91       	pop	r17
    1220:	0f 91       	pop	r16
    1222:	ff 90       	pop	r15
    1224:	ef 90       	pop	r14
    1226:	df 90       	pop	r13
    1228:	cf 90       	pop	r12
    122a:	bf 90       	pop	r11
    122c:	af 90       	pop	r10
    122e:	9f 90       	pop	r9
    1230:	8f 90       	pop	r8
    1232:	08 95       	ret

00001234 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1234:	c0 98       	cbi	0x18, 0	; 24
    1236:	89 e1       	ldi	r24, 0x19	; 25
    1238:	8f b9       	out	0x0f, r24	; 15
    123a:	77 9b       	sbis	0x0e, 7	; 14
    123c:	fe cf       	rjmp	.-4      	; 0x123a <rf_security_enable+0x6>
    123e:	83 e0       	ldi	r24, 0x03	; 3
    1240:	8f b9       	out	0x0f, r24	; 15
    1242:	77 9b       	sbis	0x0e, 7	; 14
    1244:	fe cf       	rjmp	.-4      	; 0x1242 <rf_security_enable+0xe>
    1246:	86 e0       	ldi	r24, 0x06	; 6
    1248:	8f b9       	out	0x0f, r24	; 15
    124a:	77 9b       	sbis	0x0e, 7	; 14
    124c:	fe cf       	rjmp	.-4      	; 0x124a <rf_security_enable+0x16>
    124e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    1250:	c0 98       	cbi	0x18, 0	; 24
    1252:	8a e1       	ldi	r24, 0x1A	; 26
    1254:	8f b9       	out	0x0f, r24	; 15
    1256:	77 9b       	sbis	0x0e, 7	; 14
    1258:	fe cf       	rjmp	.-4      	; 0x1256 <rf_security_enable+0x22>
    125a:	8e e0       	ldi	r24, 0x0E	; 14
    125c:	8f b9       	out	0x0f, r24	; 15
    125e:	77 9b       	sbis	0x0e, 7	; 14
    1260:	fe cf       	rjmp	.-4      	; 0x125e <rf_security_enable+0x2a>
    1262:	8e e0       	ldi	r24, 0x0E	; 14
    1264:	8f b9       	out	0x0f, r24	; 15
    1266:	77 9b       	sbis	0x0e, 7	; 14
    1268:	fe cf       	rjmp	.-4      	; 0x1266 <rf_security_enable+0x32>
    126a:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	80 93 dd 06 	sts	0x06DD, r24
}
    1272:	08 95       	ret

00001274 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    1274:	c0 98       	cbi	0x18, 0	; 24
    1276:	89 e1       	ldi	r24, 0x19	; 25
    1278:	8f b9       	out	0x0f, r24	; 15
    127a:	77 9b       	sbis	0x0e, 7	; 14
    127c:	fe cf       	rjmp	.-4      	; 0x127a <rf_security_disable+0x6>
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	8f b9       	out	0x0f, r24	; 15
    1282:	77 9b       	sbis	0x0e, 7	; 14
    1284:	fe cf       	rjmp	.-4      	; 0x1282 <rf_security_disable+0xe>
    1286:	84 ec       	ldi	r24, 0xC4	; 196
    1288:	8f b9       	out	0x0f, r24	; 15
    128a:	77 9b       	sbis	0x0e, 7	; 14
    128c:	fe cf       	rjmp	.-4      	; 0x128a <rf_security_disable+0x16>
    128e:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1290:	10 92 dd 06 	sts	0x06DD, r1
}
    1294:	08 95       	ret

00001296 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    1296:	80 91 db 06 	lds	r24, 0x06DB
    129a:	90 91 dc 06 	lds	r25, 0x06DC
    129e:	08 95       	ret

000012a0 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	8f 71       	andi	r24, 0x1F	; 31
    12a4:	90 70       	andi	r25, 0x00	; 0
    12a6:	80 6e       	ori	r24, 0xE0	; 224
    12a8:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    12aa:	c0 98       	cbi	0x18, 0	; 24
    12ac:	25 e1       	ldi	r18, 0x15	; 21
    12ae:	2f b9       	out	0x0f, r18	; 15
    12b0:	77 9b       	sbis	0x0e, 7	; 14
    12b2:	fe cf       	rjmp	.-4      	; 0x12b0 <rf_tx_power+0x10>
    12b4:	9f b9       	out	0x0f, r25	; 15
    12b6:	77 9b       	sbis	0x0e, 7	; 14
    12b8:	fe cf       	rjmp	.-4      	; 0x12b6 <rf_tx_power+0x16>
    12ba:	8f b9       	out	0x0f, r24	; 15
    12bc:	77 9b       	sbis	0x0e, 7	; 14
    12be:	fe cf       	rjmp	.-4      	; 0x12bc <rf_tx_power+0x1c>
    12c0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    12c2:	08 95       	ret

000012c4 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    12c4:	0e 94 be 07 	call	0xf7c	; 0xf7c <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    12c8:	08 95       	ret

000012ca <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    12ca:	80 91 de 06 	lds	r24, 0x06DE
    12ce:	90 91 df 06 	lds	r25, 0x06DF
    12d2:	98 60       	ori	r25, 0x08	; 8
    12d4:	90 93 df 06 	sts	0x06DF, r25
    12d8:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    12dc:	c0 98       	cbi	0x18, 0	; 24
    12de:	81 e1       	ldi	r24, 0x11	; 17
    12e0:	8f b9       	out	0x0f, r24	; 15
    12e2:	77 9b       	sbis	0x0e, 7	; 14
    12e4:	fe cf       	rjmp	.-4      	; 0x12e2 <rf_addr_decode_enable+0x18>
    12e6:	80 91 df 06 	lds	r24, 0x06DF
    12ea:	8f b9       	out	0x0f, r24	; 15
    12ec:	77 9b       	sbis	0x0e, 7	; 14
    12ee:	fe cf       	rjmp	.-4      	; 0x12ec <rf_addr_decode_enable+0x22>
    12f0:	80 91 de 06 	lds	r24, 0x06DE
    12f4:	8f b9       	out	0x0f, r24	; 15
    12f6:	77 9b       	sbis	0x0e, 7	; 14
    12f8:	fe cf       	rjmp	.-4      	; 0x12f6 <rf_addr_decode_enable+0x2c>
    12fa:	c0 9a       	sbi	0x18, 0	; 24
}
    12fc:	08 95       	ret

000012fe <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    12fe:	80 91 de 06 	lds	r24, 0x06DE
    1302:	90 91 df 06 	lds	r25, 0x06DF
    1306:	97 7f       	andi	r25, 0xF7	; 247
    1308:	90 93 df 06 	sts	0x06DF, r25
    130c:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1310:	c0 98       	cbi	0x18, 0	; 24
    1312:	81 e1       	ldi	r24, 0x11	; 17
    1314:	8f b9       	out	0x0f, r24	; 15
    1316:	77 9b       	sbis	0x0e, 7	; 14
    1318:	fe cf       	rjmp	.-4      	; 0x1316 <rf_addr_decode_disable+0x18>
    131a:	80 91 df 06 	lds	r24, 0x06DF
    131e:	8f b9       	out	0x0f, r24	; 15
    1320:	77 9b       	sbis	0x0e, 7	; 14
    1322:	fe cf       	rjmp	.-4      	; 0x1320 <rf_addr_decode_disable+0x22>
    1324:	80 91 de 06 	lds	r24, 0x06DE
    1328:	8f b9       	out	0x0f, r24	; 15
    132a:	77 9b       	sbis	0x0e, 7	; 14
    132c:	fe cf       	rjmp	.-4      	; 0x132a <rf_addr_decode_disable+0x2c>
    132e:	c0 9a       	sbi	0x18, 0	; 24
}
    1330:	08 95       	ret

00001332 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1332:	81 e0       	ldi	r24, 0x01	; 1
    1334:	80 93 eb 06 	sts	0x06EB, r24
    mdmctrl0 |= 0x0010;
    1338:	80 91 de 06 	lds	r24, 0x06DE
    133c:	90 91 df 06 	lds	r25, 0x06DF
    1340:	80 61       	ori	r24, 0x10	; 16
    1342:	90 93 df 06 	sts	0x06DF, r25
    1346:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    134a:	c0 98       	cbi	0x18, 0	; 24
    134c:	81 e1       	ldi	r24, 0x11	; 17
    134e:	8f b9       	out	0x0f, r24	; 15
    1350:	77 9b       	sbis	0x0e, 7	; 14
    1352:	fe cf       	rjmp	.-4      	; 0x1350 <rf_auto_ack_enable+0x1e>
    1354:	80 91 df 06 	lds	r24, 0x06DF
    1358:	8f b9       	out	0x0f, r24	; 15
    135a:	77 9b       	sbis	0x0e, 7	; 14
    135c:	fe cf       	rjmp	.-4      	; 0x135a <rf_auto_ack_enable+0x28>
    135e:	80 91 de 06 	lds	r24, 0x06DE
    1362:	8f b9       	out	0x0f, r24	; 15
    1364:	77 9b       	sbis	0x0e, 7	; 14
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <rf_auto_ack_enable+0x32>
    1368:	c0 9a       	sbi	0x18, 0	; 24
}
    136a:	08 95       	ret

0000136c <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    136c:	10 92 eb 06 	sts	0x06EB, r1
    mdmctrl0 &= (~0x0010);
    1370:	80 91 de 06 	lds	r24, 0x06DE
    1374:	90 91 df 06 	lds	r25, 0x06DF
    1378:	8f 7e       	andi	r24, 0xEF	; 239
    137a:	90 93 df 06 	sts	0x06DF, r25
    137e:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1382:	c0 98       	cbi	0x18, 0	; 24
    1384:	81 e1       	ldi	r24, 0x11	; 17
    1386:	8f b9       	out	0x0f, r24	; 15
    1388:	77 9b       	sbis	0x0e, 7	; 14
    138a:	fe cf       	rjmp	.-4      	; 0x1388 <rf_auto_ack_disable+0x1c>
    138c:	80 91 df 06 	lds	r24, 0x06DF
    1390:	8f b9       	out	0x0f, r24	; 15
    1392:	77 9b       	sbis	0x0e, 7	; 14
    1394:	fe cf       	rjmp	.-4      	; 0x1392 <rf_auto_ack_disable+0x26>
    1396:	80 91 de 06 	lds	r24, 0x06DE
    139a:	8f b9       	out	0x0f, r24	; 15
    139c:	77 9b       	sbis	0x0e, 7	; 14
    139e:	fe cf       	rjmp	.-4      	; 0x139c <rf_auto_ack_disable+0x30>
    13a0:	c0 9a       	sbi	0x18, 0	; 24
}
    13a2:	08 95       	ret

000013a4 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    13a4:	df 93       	push	r29
    13a6:	cf 93       	push	r28
    13a8:	00 d0       	rcall	.+0      	; 0x13aa <rf_addr_decode_set_my_mac+0x6>
    13aa:	cd b7       	in	r28, 0x3d	; 61
    13ac:	de b7       	in	r29, 0x3e	; 62
    13ae:	9a 83       	std	Y+2, r25	; 0x02
    13b0:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    13b2:	90 93 e7 06 	sts	0x06E7, r25
    13b6:	80 93 e6 06 	sts	0x06E6, r24
    nrk_spin_wait_us(500);
    13ba:	84 ef       	ldi	r24, 0xF4	; 244
    13bc:	91 e0       	ldi	r25, 0x01	; 1
    13be:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    13c2:	c0 98       	cbi	0x18, 0	; 24
    13c4:	8a ee       	ldi	r24, 0xEA	; 234
    13c6:	8f b9       	out	0x0f, r24	; 15
    13c8:	77 9b       	sbis	0x0e, 7	; 14
    13ca:	fe cf       	rjmp	.-4      	; 0x13c8 <rf_addr_decode_set_my_mac+0x24>
    13cc:	80 e8       	ldi	r24, 0x80	; 128
    13ce:	8f b9       	out	0x0f, r24	; 15
    13d0:	77 9b       	sbis	0x0e, 7	; 14
    13d2:	fe cf       	rjmp	.-4      	; 0x13d0 <rf_addr_decode_set_my_mac+0x2c>
    13d4:	fe 01       	movw	r30, r28
    13d6:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    13d8:	ce 01       	movw	r24, r28
    13da:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    13dc:	21 91       	ld	r18, Z+
    13de:	2f b9       	out	0x0f, r18	; 15
    13e0:	77 9b       	sbis	0x0e, 7	; 14
    13e2:	fe cf       	rjmp	.-4      	; 0x13e0 <rf_addr_decode_set_my_mac+0x3c>
    13e4:	e8 17       	cp	r30, r24
    13e6:	f9 07       	cpc	r31, r25
    13e8:	c9 f7       	brne	.-14     	; 0x13dc <rf_addr_decode_set_my_mac+0x38>
    13ea:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    13ec:	84 ef       	ldi	r24, 0xF4	; 244
    13ee:	91 e0       	ldi	r25, 0x01	; 1
    13f0:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
}
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	cf 91       	pop	r28
    13fa:	df 91       	pop	r29
    13fc:	08 95       	ret

000013fe <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	ec 01       	movw	r28, r24
    1404:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1406:	c0 98       	cbi	0x18, 0	; 24
    1408:	98 e0       	ldi	r25, 0x08	; 8
    140a:	9f b9       	out	0x0f, r25	; 15
    140c:	77 9b       	sbis	0x0e, 7	; 14
    140e:	fe cf       	rjmp	.-4      	; 0x140c <rf_set_rx+0xe>
    1410:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1412:	c0 98       	cbi	0x18, 0	; 24
    1414:	98 e0       	ldi	r25, 0x08	; 8
    1416:	9f b9       	out	0x0f, r25	; 15
    1418:	77 9b       	sbis	0x0e, 7	; 14
    141a:	fe cf       	rjmp	.-4      	; 0x1418 <rf_set_rx+0x1a>
    141c:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    141e:	0e 94 be 07 	call	0xf7c	; 0xf7c <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1422:	d0 93 e1 06 	sts	0x06E1, r29
    1426:	c0 93 e0 06 	sts	0x06E0, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    142a:	df 91       	pop	r29
    142c:	cf 91       	pop	r28
    142e:	08 95       	ret

00001430 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    1430:	df 92       	push	r13
    1432:	ef 92       	push	r14
    1434:	ff 92       	push	r15
    1436:	0f 93       	push	r16
    1438:	1f 93       	push	r17
    143a:	df 93       	push	r29
    143c:	cf 93       	push	r28
    143e:	00 d0       	rcall	.+0      	; 0x1440 <rf_init+0x10>
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
    1444:	8c 01       	movw	r16, r24
    1446:	d6 2e       	mov	r13, r22
    1448:	5a 83       	std	Y+2, r21	; 0x02
    144a:	49 83       	std	Y+1, r20	; 0x01
    144c:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    144e:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    1450:	88 ee       	ldi	r24, 0xE8	; 232
    1452:	93 e0       	ldi	r25, 0x03	; 3
    1454:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>
    SET_RESET_ACTIVE();
    1458:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>
    SET_RESET_INACTIVE();
    1462:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1464:	84 e6       	ldi	r24, 0x64	; 100
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    146c:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    146e:	c0 98       	cbi	0x18, 0	; 24
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	8f b9       	out	0x0f, r24	; 15
    1474:	77 9b       	sbis	0x0e, 7	; 14
    1476:	fe cf       	rjmp	.-4      	; 0x1474 <rf_init+0x44>
    1478:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    147a:	82 ee       	ldi	r24, 0xE2	; 226
    147c:	92 e0       	ldi	r25, 0x02	; 2
    147e:	90 93 df 06 	sts	0x06DF, r25
    1482:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1486:	c0 98       	cbi	0x18, 0	; 24
    1488:	81 e1       	ldi	r24, 0x11	; 17
    148a:	8f b9       	out	0x0f, r24	; 15
    148c:	77 9b       	sbis	0x0e, 7	; 14
    148e:	fe cf       	rjmp	.-4      	; 0x148c <rf_init+0x5c>
    1490:	80 91 df 06 	lds	r24, 0x06DF
    1494:	8f b9       	out	0x0f, r24	; 15
    1496:	77 9b       	sbis	0x0e, 7	; 14
    1498:	fe cf       	rjmp	.-4      	; 0x1496 <rf_init+0x66>
    149a:	80 91 de 06 	lds	r24, 0x06DE
    149e:	8f b9       	out	0x0f, r24	; 15
    14a0:	77 9b       	sbis	0x0e, 7	; 14
    14a2:	fe cf       	rjmp	.-4      	; 0x14a0 <rf_init+0x70>
    14a4:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    14a6:	c0 98       	cbi	0x18, 0	; 24
    14a8:	82 e1       	ldi	r24, 0x12	; 18
    14aa:	8f b9       	out	0x0f, r24	; 15
    14ac:	77 9b       	sbis	0x0e, 7	; 14
    14ae:	fe cf       	rjmp	.-4      	; 0x14ac <rf_init+0x7c>
    14b0:	85 e0       	ldi	r24, 0x05	; 5
    14b2:	8f b9       	out	0x0f, r24	; 15
    14b4:	77 9b       	sbis	0x0e, 7	; 14
    14b6:	fe cf       	rjmp	.-4      	; 0x14b4 <rf_init+0x84>
    14b8:	1f b8       	out	0x0f, r1	; 15
    14ba:	77 9b       	sbis	0x0e, 7	; 14
    14bc:	fe cf       	rjmp	.-4      	; 0x14ba <rf_init+0x8a>
    14be:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    14c0:	c0 98       	cbi	0x18, 0	; 24
    14c2:	8c e1       	ldi	r24, 0x1C	; 28
    14c4:	8f b9       	out	0x0f, r24	; 15
    14c6:	77 9b       	sbis	0x0e, 7	; 14
    14c8:	fe cf       	rjmp	.-4      	; 0x14c6 <rf_init+0x96>
    14ca:	1f b8       	out	0x0f, r1	; 15
    14cc:	77 9b       	sbis	0x0e, 7	; 14
    14ce:	fe cf       	rjmp	.-4      	; 0x14cc <rf_init+0x9c>
    14d0:	8f e7       	ldi	r24, 0x7F	; 127
    14d2:	8f b9       	out	0x0f, r24	; 15
    14d4:	77 9b       	sbis	0x0e, 7	; 14
    14d6:	fe cf       	rjmp	.-4      	; 0x14d4 <rf_init+0xa4>
    14d8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    14da:	c0 98       	cbi	0x18, 0	; 24
    14dc:	89 e1       	ldi	r24, 0x19	; 25
    14de:	8f b9       	out	0x0f, r24	; 15
    14e0:	77 9b       	sbis	0x0e, 7	; 14
    14e2:	fe cf       	rjmp	.-4      	; 0x14e0 <rf_init+0xb0>
    14e4:	81 e0       	ldi	r24, 0x01	; 1
    14e6:	8f b9       	out	0x0f, r24	; 15
    14e8:	77 9b       	sbis	0x0e, 7	; 14
    14ea:	fe cf       	rjmp	.-4      	; 0x14e8 <rf_init+0xb8>
    14ec:	84 ec       	ldi	r24, 0xC4	; 196
    14ee:	8f b9       	out	0x0f, r24	; 15
    14f0:	77 9b       	sbis	0x0e, 7	; 14
    14f2:	fe cf       	rjmp	.-4      	; 0x14f0 <rf_init+0xc0>
    14f4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    14f6:	c0 98       	cbi	0x18, 0	; 24
    14f8:	87 e1       	ldi	r24, 0x17	; 23
    14fa:	8f b9       	out	0x0f, r24	; 15
    14fc:	77 9b       	sbis	0x0e, 7	; 14
    14fe:	fe cf       	rjmp	.-4      	; 0x14fc <rf_init+0xcc>
    1500:	8a e1       	ldi	r24, 0x1A	; 26
    1502:	8f b9       	out	0x0f, r24	; 15
    1504:	77 9b       	sbis	0x0e, 7	; 14
    1506:	fe cf       	rjmp	.-4      	; 0x1504 <rf_init+0xd4>
    1508:	86 e5       	ldi	r24, 0x56	; 86
    150a:	8f b9       	out	0x0f, r24	; 15
    150c:	77 9b       	sbis	0x0e, 7	; 14
    150e:	fe cf       	rjmp	.-4      	; 0x150c <rf_init+0xdc>
    1510:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1512:	84 ef       	ldi	r24, 0xF4	; 244
    1514:	91 e0       	ldi	r25, 0x01	; 1
    1516:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    151a:	c0 98       	cbi	0x18, 0	; 24
    151c:	88 ee       	ldi	r24, 0xE8	; 232
    151e:	8f b9       	out	0x0f, r24	; 15
    1520:	77 9b       	sbis	0x0e, 7	; 14
    1522:	fe cf       	rjmp	.-4      	; 0x1520 <rf_init+0xf0>
    1524:	80 e8       	ldi	r24, 0x80	; 128
    1526:	8f b9       	out	0x0f, r24	; 15
    1528:	77 9b       	sbis	0x0e, 7	; 14
    152a:	fe cf       	rjmp	.-4      	; 0x1528 <rf_init+0xf8>
    152c:	fe 01       	movw	r30, r28
    152e:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    1530:	ce 01       	movw	r24, r28
    1532:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1534:	21 91       	ld	r18, Z+
    1536:	2f b9       	out	0x0f, r18	; 15
    1538:	77 9b       	sbis	0x0e, 7	; 14
    153a:	fe cf       	rjmp	.-4      	; 0x1538 <rf_init+0x108>
    153c:	e8 17       	cp	r30, r24
    153e:	f9 07       	cpc	r31, r25
    1540:	c9 f7       	brne	.-14     	; 0x1534 <rf_init+0x104>
    1542:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1544:	84 ef       	ldi	r24, 0xF4	; 244
    1546:	91 e0       	ldi	r25, 0x01	; 1
    1548:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    154c:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    154e:	8d 2d       	mov	r24, r13
    1550:	0e 94 be 07 	call	0xf7c	; 0xf7c <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1554:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1556:	10 93 e1 06 	sts	0x06E1, r17
    155a:	00 93 e0 06 	sts	0x06E0, r16
    rfSettings.panId = panId;
    155e:	89 81       	ldd	r24, Y+1	; 0x01
    1560:	9a 81       	ldd	r25, Y+2	; 0x02
    1562:	90 93 e5 06 	sts	0x06E5, r25
    1566:	80 93 e4 06 	sts	0x06E4, r24
    rfSettings.myAddr = myAddr;
    156a:	f0 92 e7 06 	sts	0x06E7, r15
    156e:	e0 92 e6 06 	sts	0x06E6, r14
    rfSettings.txSeqNumber = 0;
    1572:	10 92 e2 06 	sts	0x06E2, r1
    rfSettings.receiveOn = FALSE;
    1576:	10 92 e8 06 	sts	0x06E8, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    157a:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    157e:	10 92 eb 06 	sts	0x06EB, r1
    security_enable=0;
    1582:	10 92 dd 06 	sts	0x06DD, r1
    last_pkt_encrypted=0;
    1586:	10 92 ec 06 	sts	0x06EC, r1
} // rf_init()
    158a:	0f 90       	pop	r0
    158c:	0f 90       	pop	r0
    158e:	cf 91       	pop	r28
    1590:	df 91       	pop	r29
    1592:	1f 91       	pop	r17
    1594:	0f 91       	pop	r16
    1596:	ff 90       	pop	r15
    1598:	ef 90       	pop	r14
    159a:	df 90       	pop	r13
    159c:	08 95       	ret

0000159e <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	80 93 e8 06 	sts	0x06E8, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    15a4:	c0 98       	cbi	0x18, 0	; 24
    15a6:	83 e0       	ldi	r24, 0x03	; 3
    15a8:	8f b9       	out	0x0f, r24	; 15
    15aa:	77 9b       	sbis	0x0e, 7	; 14
    15ac:	fe cf       	rjmp	.-4      	; 0x15aa <rf_rx_on+0xc>
    15ae:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15b0:	c0 98       	cbi	0x18, 0	; 24
    15b2:	88 e0       	ldi	r24, 0x08	; 8
    15b4:	8f b9       	out	0x0f, r24	; 15
    15b6:	77 9b       	sbis	0x0e, 7	; 14
    15b8:	fe cf       	rjmp	.-4      	; 0x15b6 <rf_rx_on+0x18>
    15ba:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    15bc:	10 92 f1 06 	sts	0x06F1, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    15c0:	08 95       	ret

000015c2 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	80 93 e8 06 	sts	0x06E8, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    15c8:	c0 98       	cbi	0x18, 0	; 24
    15ca:	83 e0       	ldi	r24, 0x03	; 3
    15cc:	8f b9       	out	0x0f, r24	; 15
    15ce:	77 9b       	sbis	0x0e, 7	; 14
    15d0:	fe cf       	rjmp	.-4      	; 0x15ce <rf_polling_rx_on+0xc>
    15d2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15d4:	c0 98       	cbi	0x18, 0	; 24
    15d6:	88 e0       	ldi	r24, 0x08	; 8
    15d8:	8f b9       	out	0x0f, r24	; 15
    15da:	77 9b       	sbis	0x0e, 7	; 14
    15dc:	fe cf       	rjmp	.-4      	; 0x15da <rf_polling_rx_on+0x18>
    15de:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    15e0:	10 92 f1 06 	sts	0x06F1, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    15e4:	08 95       	ret

000015e6 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    15e6:	10 92 e8 06 	sts	0x06E8, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    15ea:	c0 98       	cbi	0x18, 0	; 24
    15ec:	86 e0       	ldi	r24, 0x06	; 6
    15ee:	8f b9       	out	0x0f, r24	; 15
    15f0:	77 9b       	sbis	0x0e, 7	; 14
    15f2:	fe cf       	rjmp	.-4      	; 0x15f0 <rf_rx_off+0xa>
    15f4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    15f6:	10 92 f1 06 	sts	0x06F1, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    15fa:	08 95       	ret

000015fc <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    15fc:	bf 92       	push	r11
    15fe:	cf 92       	push	r12
    1600:	df 92       	push	r13
    1602:	ef 92       	push	r14
    1604:	ff 92       	push	r15
    1606:	0f 93       	push	r16
    1608:	1f 93       	push	r17
    160a:	df 93       	push	r29
    160c:	cf 93       	push	r28
    160e:	00 d0       	rcall	.+0      	; 0x1610 <rf_tx_tdma_packet+0x14>
    1610:	0f 92       	push	r0
    1612:	cd b7       	in	r28, 0x3d	; 61
    1614:	de b7       	in	r29, 0x3e	; 62
    1616:	8c 01       	movw	r16, r24
    1618:	6b 01       	movw	r12, r22
    161a:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    161c:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1620:	c0 98       	cbi	0x18, 0	; 24
    1622:	88 e0       	ldi	r24, 0x08	; 8
    1624:	8f b9       	out	0x0f, r24	; 15
    1626:	77 9b       	sbis	0x0e, 7	; 14
    1628:	fe cf       	rjmp	.-4      	; 0x1626 <rf_tx_tdma_packet+0x2a>
    162a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    162c:	c0 98       	cbi	0x18, 0	; 24
    162e:	88 e0       	ldi	r24, 0x08	; 8
    1630:	8f b9       	out	0x0f, r24	; 15
    1632:	77 9b       	sbis	0x0e, 7	; 14
    1634:	fe cf       	rjmp	.-4      	; 0x1632 <rf_tx_tdma_packet+0x36>
    1636:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1638:	0e 99       	sbic	0x01, 6	; 1
    163a:	fe cf       	rjmp	.-4      	; 0x1638 <rf_tx_tdma_packet+0x3c>
    163c:	84 99       	sbic	0x10, 4	; 16
    163e:	fc cf       	rjmp	.-8      	; 0x1638 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1640:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1642:	c0 98       	cbi	0x18, 0	; 24
    1644:	89 e0       	ldi	r24, 0x09	; 9
    1646:	8f b9       	out	0x0f, r24	; 15
    1648:	77 9b       	sbis	0x0e, 7	; 14
    164a:	fe cf       	rjmp	.-4      	; 0x1648 <rf_tx_tdma_packet+0x4c>
    164c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    164e:	c0 98       	cbi	0x18, 0	; 24
    1650:	89 e0       	ldi	r24, 0x09	; 9
    1652:	8f b9       	out	0x0f, r24	; 15
    1654:	77 9b       	sbis	0x0e, 7	; 14
    1656:	fe cf       	rjmp	.-4      	; 0x1654 <rf_tx_tdma_packet+0x58>
    1658:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    165a:	d8 01       	movw	r26, r16
    165c:	12 96       	adiw	r26, 0x02	; 2
    165e:	5c 91       	ld	r21, X
    1660:	12 97       	sbiw	r26, 0x02	; 2
    1662:	25 2f       	mov	r18, r21
    1664:	33 27       	eor	r19, r19
    1666:	27 fd       	sbrc	r18, 7
    1668:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    166a:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    166c:	40 e0       	ldi	r20, 0x00	; 0
    166e:	0a c0       	rjmp	.+20     	; 0x1684 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1670:	d8 01       	movw	r26, r16
    1672:	13 96       	adiw	r26, 0x03	; 3
    1674:	ed 91       	ld	r30, X+
    1676:	fc 91       	ld	r31, X
    1678:	14 97       	sbiw	r26, 0x04	; 4
    167a:	e8 0f       	add	r30, r24
    167c:	f9 1f       	adc	r31, r25
    167e:	80 81       	ld	r24, Z
    1680:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1682:	4f 5f       	subi	r20, 0xFF	; 255
    1684:	84 2f       	mov	r24, r20
    1686:	90 e0       	ldi	r25, 0x00	; 0
    1688:	82 17       	cp	r24, r18
    168a:	93 07       	cpc	r25, r19
    168c:	8c f3       	brlt	.-30     	; 0x1670 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    168e:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1690:	c0 98       	cbi	0x18, 0	; 24
    1692:	8e e3       	ldi	r24, 0x3E	; 62
    1694:	8f b9       	out	0x0f, r24	; 15
    1696:	77 9b       	sbis	0x0e, 7	; 14
    1698:	fe cf       	rjmp	.-4      	; 0x1696 <rf_tx_tdma_packet+0x9a>
    169a:	5f b9       	out	0x0f, r21	; 15
    169c:	77 9b       	sbis	0x0e, 7	; 14
    169e:	fe cf       	rjmp	.-4      	; 0x169c <rf_tx_tdma_packet+0xa0>
    16a0:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    16a2:	f8 01       	movw	r30, r16
    16a4:	86 81       	ldd	r24, Z+6	; 0x06
    16a6:	88 23       	and	r24, r24
    16a8:	19 f0       	breq	.+6      	; 0x16b0 <rf_tx_tdma_packet+0xb4>
    16aa:	81 e6       	ldi	r24, 0x61	; 97
    16ac:	98 e8       	ldi	r25, 0x88	; 136
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <rf_tx_tdma_packet+0xb8>
    16b0:	81 e4       	ldi	r24, 0x41	; 65
    16b2:	98 e8       	ldi	r25, 0x88	; 136
    16b4:	9a 83       	std	Y+2, r25	; 0x02
    16b6:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    16b8:	c0 98       	cbi	0x18, 0	; 24
    16ba:	8e e3       	ldi	r24, 0x3E	; 62
    16bc:	8f b9       	out	0x0f, r24	; 15
    16be:	77 9b       	sbis	0x0e, 7	; 14
    16c0:	fe cf       	rjmp	.-4      	; 0x16be <rf_tx_tdma_packet+0xc2>
    16c2:	fe 01       	movw	r30, r28
    16c4:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    16c6:	ce 01       	movw	r24, r28
    16c8:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    16ca:	21 91       	ld	r18, Z+
    16cc:	2f b9       	out	0x0f, r18	; 15
    16ce:	77 9b       	sbis	0x0e, 7	; 14
    16d0:	fe cf       	rjmp	.-4      	; 0x16ce <rf_tx_tdma_packet+0xd2>
    16d2:	e8 17       	cp	r30, r24
    16d4:	f9 07       	cpc	r31, r25
    16d6:	c9 f7       	brne	.-14     	; 0x16ca <rf_tx_tdma_packet+0xce>
    16d8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    16da:	c0 98       	cbi	0x18, 0	; 24
    16dc:	8e e3       	ldi	r24, 0x3E	; 62
    16de:	8f b9       	out	0x0f, r24	; 15
    16e0:	77 9b       	sbis	0x0e, 7	; 14
    16e2:	fe cf       	rjmp	.-4      	; 0x16e0 <rf_tx_tdma_packet+0xe4>
    16e4:	80 91 e2 06 	lds	r24, 0x06E2
    16e8:	8f b9       	out	0x0f, r24	; 15
    16ea:	77 9b       	sbis	0x0e, 7	; 14
    16ec:	fe cf       	rjmp	.-4      	; 0x16ea <rf_tx_tdma_packet+0xee>
    16ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    16f0:	c0 98       	cbi	0x18, 0	; 24
    16f2:	8e e3       	ldi	r24, 0x3E	; 62
    16f4:	8f b9       	out	0x0f, r24	; 15
    16f6:	77 9b       	sbis	0x0e, 7	; 14
    16f8:	fe cf       	rjmp	.-4      	; 0x16f6 <rf_tx_tdma_packet+0xfa>
    16fa:	80 e0       	ldi	r24, 0x00	; 0
    16fc:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    16fe:	fc 01       	movw	r30, r24
    1700:	e0 52       	subi	r30, 0x20	; 32
    1702:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1704:	24 81       	ldd	r18, Z+4	; 0x04
    1706:	2f b9       	out	0x0f, r18	; 15
    1708:	77 9b       	sbis	0x0e, 7	; 14
    170a:	fe cf       	rjmp	.-4      	; 0x1708 <rf_tx_tdma_packet+0x10c>
    170c:	01 96       	adiw	r24, 0x01	; 1
    170e:	82 30       	cpi	r24, 0x02	; 2
    1710:	91 05       	cpc	r25, r1
    1712:	a9 f7       	brne	.-22     	; 0x16fe <rf_tx_tdma_packet+0x102>
    1714:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1716:	c0 98       	cbi	0x18, 0	; 24
    1718:	8e e3       	ldi	r24, 0x3E	; 62
    171a:	8f b9       	out	0x0f, r24	; 15
    171c:	77 9b       	sbis	0x0e, 7	; 14
    171e:	fe cf       	rjmp	.-4      	; 0x171c <rf_tx_tdma_packet+0x120>
    1720:	80 e0       	ldi	r24, 0x00	; 0
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	f8 01       	movw	r30, r16
    1726:	e8 0f       	add	r30, r24
    1728:	f9 1f       	adc	r31, r25
    172a:	20 81       	ld	r18, Z
    172c:	2f b9       	out	0x0f, r18	; 15
    172e:	77 9b       	sbis	0x0e, 7	; 14
    1730:	fe cf       	rjmp	.-4      	; 0x172e <rf_tx_tdma_packet+0x132>
    1732:	01 96       	adiw	r24, 0x01	; 1
    1734:	82 30       	cpi	r24, 0x02	; 2
    1736:	91 05       	cpc	r25, r1
    1738:	a9 f7       	brne	.-22     	; 0x1724 <rf_tx_tdma_packet+0x128>
    173a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    173c:	c0 98       	cbi	0x18, 0	; 24
    173e:	8e e3       	ldi	r24, 0x3E	; 62
    1740:	8f b9       	out	0x0f, r24	; 15
    1742:	77 9b       	sbis	0x0e, 7	; 14
    1744:	fe cf       	rjmp	.-4      	; 0x1742 <rf_tx_tdma_packet+0x146>
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    174a:	fc 01       	movw	r30, r24
    174c:	e0 52       	subi	r30, 0x20	; 32
    174e:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1750:	26 81       	ldd	r18, Z+6	; 0x06
    1752:	2f b9       	out	0x0f, r18	; 15
    1754:	77 9b       	sbis	0x0e, 7	; 14
    1756:	fe cf       	rjmp	.-4      	; 0x1754 <rf_tx_tdma_packet+0x158>
    1758:	01 96       	adiw	r24, 0x01	; 1
    175a:	82 30       	cpi	r24, 0x02	; 2
    175c:	91 05       	cpc	r25, r1
    175e:	a9 f7       	brne	.-22     	; 0x174a <rf_tx_tdma_packet+0x14e>
    1760:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1762:	c6 01       	movw	r24, r12
    1764:	b7 01       	movw	r22, r14
    1766:	0e 94 79 27 	call	0x4ef2	; 0x4ef2 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    176a:	d8 01       	movw	r26, r16
    176c:	15 96       	adiw	r26, 0x05	; 5
    176e:	8c 91       	ld	r24, X
    1770:	15 97       	sbiw	r26, 0x05	; 5
    1772:	88 23       	and	r24, r24
    1774:	a9 f1       	breq	.+106    	; 0x17e0 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1776:	80 91 e8 06 	lds	r24, 0x06E8
    177a:	88 23       	and	r24, r24
    177c:	31 f4       	brne	.+12     	; 0x178a <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    177e:	c0 98       	cbi	0x18, 0	; 24
    1780:	83 e0       	ldi	r24, 0x03	; 3
    1782:	8f b9       	out	0x0f, r24	; 15
    1784:	77 9b       	sbis	0x0e, 7	; 14
    1786:	fe cf       	rjmp	.-4      	; 0x1784 <rf_tx_tdma_packet+0x188>
    1788:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    178a:	c0 98       	cbi	0x18, 0	; 24
    178c:	1f b8       	out	0x0f, r1	; 15
    178e:	77 9b       	sbis	0x0e, 7	; 14
    1790:	fe cf       	rjmp	.-4      	; 0x178e <rf_tx_tdma_packet+0x192>
    1792:	8f b1       	in	r24, 0x0f	; 15
    1794:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1796:	81 ff       	sbrs	r24, 1
    1798:	f8 cf       	rjmp	.-16     	; 0x178a <rf_tx_tdma_packet+0x18e>
    179a:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    179c:	a5 e0       	ldi	r26, 0x05	; 5
    179e:	ea 2e       	mov	r14, r26
    17a0:	c0 98       	cbi	0x18, 0	; 24
    17a2:	ef b8       	out	0x0f, r14	; 15
    17a4:	77 9b       	sbis	0x0e, 7	; 14
    17a6:	fe cf       	rjmp	.-4      	; 0x17a4 <rf_tx_tdma_packet+0x1a8>
    17a8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    17aa:	c0 98       	cbi	0x18, 0	; 24
    17ac:	1f b8       	out	0x0f, r1	; 15
    17ae:	77 9b       	sbis	0x0e, 7	; 14
    17b0:	fe cf       	rjmp	.-4      	; 0x17ae <rf_tx_tdma_packet+0x1b2>
    17b2:	cf b0       	in	r12, 0x0f	; 15
    17b4:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    17b6:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    17b8:	25 36       	cpi	r18, 0x65	; 101
    17ba:	49 f4       	brne	.+18     	; 0x17ce <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    17bc:	78 94       	sei
                nrk_sem_post(radio_sem);
    17be:	80 91 db 06 	lds	r24, 0x06DB
    17c2:	90 91 dc 06 	lds	r25, 0x06DC
    17c6:	0e 94 6f 1b 	call	0x36de	; 0x36de <nrk_sem_post>
                return FALSE;
    17ca:	80 e0       	ldi	r24, 0x00	; 0
    17cc:	60 c0       	rjmp	.+192    	; 0x188e <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    17ce:	84 e6       	ldi	r24, 0x64	; 100
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	2b 83       	std	Y+3, r18	; 0x03
    17d4:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    17d8:	2b 81       	ldd	r18, Y+3	; 0x03
    17da:	c3 fe       	sbrs	r12, 3
    17dc:	e1 cf       	rjmp	.-62     	; 0x17a0 <rf_tx_tdma_packet+0x1a4>
    17de:	06 c0       	rjmp	.+12     	; 0x17ec <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    17e0:	c0 98       	cbi	0x18, 0	; 24
    17e2:	84 e0       	ldi	r24, 0x04	; 4
    17e4:	8f b9       	out	0x0f, r24	; 15
    17e6:	77 9b       	sbis	0x0e, 7	; 14
    17e8:	fe cf       	rjmp	.-4      	; 0x17e6 <rf_tx_tdma_packet+0x1ea>
    17ea:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    17ec:	c0 98       	cbi	0x18, 0	; 24
    17ee:	8e e3       	ldi	r24, 0x3E	; 62
    17f0:	8f b9       	out	0x0f, r24	; 15
    17f2:	77 9b       	sbis	0x0e, 7	; 14
    17f4:	fe cf       	rjmp	.-4      	; 0x17f2 <rf_tx_tdma_packet+0x1f6>
    17f6:	40 e0       	ldi	r20, 0x00	; 0
    17f8:	0c c0       	rjmp	.+24     	; 0x1812 <rf_tx_tdma_packet+0x216>
    17fa:	d8 01       	movw	r26, r16
    17fc:	13 96       	adiw	r26, 0x03	; 3
    17fe:	ed 91       	ld	r30, X+
    1800:	fc 91       	ld	r31, X
    1802:	14 97       	sbiw	r26, 0x04	; 4
    1804:	e8 0f       	add	r30, r24
    1806:	f9 1f       	adc	r31, r25
    1808:	80 81       	ld	r24, Z
    180a:	8f b9       	out	0x0f, r24	; 15
    180c:	77 9b       	sbis	0x0e, 7	; 14
    180e:	fe cf       	rjmp	.-4      	; 0x180c <rf_tx_tdma_packet+0x210>
    1810:	4f 5f       	subi	r20, 0xFF	; 255
    1812:	84 2f       	mov	r24, r20
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	f8 01       	movw	r30, r16
    1818:	22 81       	ldd	r18, Z+2	; 0x02
    181a:	33 27       	eor	r19, r19
    181c:	27 fd       	sbrc	r18, 7
    181e:	30 95       	com	r19
    1820:	82 17       	cp	r24, r18
    1822:	93 07       	cpc	r25, r19
    1824:	54 f3       	brlt	.-44     	; 0x17fa <rf_tx_tdma_packet+0x1fe>
    1826:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1828:	c0 98       	cbi	0x18, 0	; 24
    182a:	8e e3       	ldi	r24, 0x3E	; 62
    182c:	8f b9       	out	0x0f, r24	; 15
    182e:	77 9b       	sbis	0x0e, 7	; 14
    1830:	fe cf       	rjmp	.-4      	; 0x182e <rf_tx_tdma_packet+0x232>
    1832:	bf b8       	out	0x0f, r11	; 15
    1834:	77 9b       	sbis	0x0e, 7	; 14
    1836:	fe cf       	rjmp	.-4      	; 0x1834 <rf_tx_tdma_packet+0x238>
    1838:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    183a:	84 9b       	sbis	0x10, 4	; 16
    183c:	fe cf       	rjmp	.-4      	; 0x183a <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    183e:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1840:	84 99       	sbic	0x10, 4	; 16
    1842:	fe cf       	rjmp	.-4      	; 0x1840 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1844:	c0 98       	cbi	0x18, 0	; 24
    1846:	88 e0       	ldi	r24, 0x08	; 8
    1848:	8f b9       	out	0x0f, r24	; 15
    184a:	77 9b       	sbis	0x0e, 7	; 14
    184c:	fe cf       	rjmp	.-4      	; 0x184a <rf_tx_tdma_packet+0x24e>
    184e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1850:	c0 98       	cbi	0x18, 0	; 24
    1852:	88 e0       	ldi	r24, 0x08	; 8
    1854:	8f b9       	out	0x0f, r24	; 15
    1856:	77 9b       	sbis	0x0e, 7	; 14
    1858:	fe cf       	rjmp	.-4      	; 0x1856 <rf_tx_tdma_packet+0x25a>
    185a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    185c:	c0 98       	cbi	0x18, 0	; 24
    185e:	89 e0       	ldi	r24, 0x09	; 9
    1860:	8f b9       	out	0x0f, r24	; 15
    1862:	77 9b       	sbis	0x0e, 7	; 14
    1864:	fe cf       	rjmp	.-4      	; 0x1862 <rf_tx_tdma_packet+0x266>
    1866:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1868:	c0 98       	cbi	0x18, 0	; 24
    186a:	89 e0       	ldi	r24, 0x09	; 9
    186c:	8f b9       	out	0x0f, r24	; 15
    186e:	77 9b       	sbis	0x0e, 7	; 14
    1870:	fe cf       	rjmp	.-4      	; 0x186e <rf_tx_tdma_packet+0x272>
    1872:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1874:	c0 98       	cbi	0x18, 0	; 24
    1876:	86 e0       	ldi	r24, 0x06	; 6
    1878:	8f b9       	out	0x0f, r24	; 15
    187a:	77 9b       	sbis	0x0e, 7	; 14
    187c:	fe cf       	rjmp	.-4      	; 0x187a <rf_tx_tdma_packet+0x27e>
    187e:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1880:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1882:	80 91 e2 06 	lds	r24, 0x06E2
    1886:	8f 5f       	subi	r24, 0xFF	; 255
    1888:	80 93 e2 06 	sts	0x06E2, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    188c:	81 e0       	ldi	r24, 0x01	; 1

}
    188e:	0f 90       	pop	r0
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	cf 91       	pop	r28
    1896:	df 91       	pop	r29
    1898:	1f 91       	pop	r17
    189a:	0f 91       	pop	r16
    189c:	ff 90       	pop	r15
    189e:	ef 90       	pop	r14
    18a0:	df 90       	pop	r13
    18a2:	cf 90       	pop	r12
    18a4:	bf 90       	pop	r11
    18a6:	08 95       	ret

000018a8 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    18a8:	ff 92       	push	r15
    18aa:	0f 93       	push	r16
    18ac:	1f 93       	push	r17
    18ae:	df 93       	push	r29
    18b0:	cf 93       	push	r28
    18b2:	00 d0       	rcall	.+0      	; 0x18b4 <rf_tx_packet+0xc>
    18b4:	cd b7       	in	r28, 0x3d	; 61
    18b6:	de b7       	in	r29, 0x3e	; 62
    18b8:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    18ba:	80 91 dd 06 	lds	r24, 0x06DD
    18be:	88 23       	and	r24, r24
    18c0:	31 f0       	breq	.+12     	; 0x18ce <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    18c2:	c0 98       	cbi	0x18, 0	; 24
    18c4:	8d e0       	ldi	r24, 0x0D	; 13
    18c6:	8f b9       	out	0x0f, r24	; 15
    18c8:	77 9b       	sbis	0x0e, 7	; 14
    18ca:	fe cf       	rjmp	.-4      	; 0x18c8 <rf_tx_packet+0x20>
    18cc:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    18ce:	32 81       	ldd	r19, Z+2	; 0x02
    18d0:	43 2f       	mov	r20, r19
    18d2:	55 27       	eor	r21, r21
    18d4:	47 fd       	sbrc	r20, 7
    18d6:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    18d8:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    18da:	60 e0       	ldi	r22, 0x00	; 0
    18dc:	07 c0       	rjmp	.+14     	; 0x18ec <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    18de:	a3 81       	ldd	r26, Z+3	; 0x03
    18e0:	b4 81       	ldd	r27, Z+4	; 0x04
    18e2:	a8 0f       	add	r26, r24
    18e4:	b9 1f       	adc	r27, r25
    18e6:	8c 91       	ld	r24, X
    18e8:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    18ea:	6f 5f       	subi	r22, 0xFF	; 255
    18ec:	86 2f       	mov	r24, r22
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	84 17       	cp	r24, r20
    18f2:	95 07       	cpc	r25, r21
    18f4:	a4 f3       	brlt	.-24     	; 0x18de <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    18f6:	83 2f       	mov	r24, r19
    18f8:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    18fa:	90 91 dd 06 	lds	r25, 0x06DD
    18fe:	91 11       	cpse	r25, r1
    1900:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1902:	c0 98       	cbi	0x18, 0	; 24
    1904:	98 e0       	ldi	r25, 0x08	; 8
    1906:	9f b9       	out	0x0f, r25	; 15
    1908:	77 9b       	sbis	0x0e, 7	; 14
    190a:	fe cf       	rjmp	.-4      	; 0x1908 <rf_tx_packet+0x60>
    190c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    190e:	c0 98       	cbi	0x18, 0	; 24
    1910:	98 e0       	ldi	r25, 0x08	; 8
    1912:	9f b9       	out	0x0f, r25	; 15
    1914:	77 9b       	sbis	0x0e, 7	; 14
    1916:	fe cf       	rjmp	.-4      	; 0x1914 <rf_tx_packet+0x6c>
    1918:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    191a:	0e 99       	sbic	0x01, 6	; 1
    191c:	fe cf       	rjmp	.-4      	; 0x191a <rf_tx_packet+0x72>
    191e:	84 99       	sbic	0x10, 4	; 16
    1920:	fc cf       	rjmp	.-8      	; 0x191a <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1922:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1924:	c0 98       	cbi	0x18, 0	; 24
    1926:	99 e0       	ldi	r25, 0x09	; 9
    1928:	9f b9       	out	0x0f, r25	; 15
    192a:	77 9b       	sbis	0x0e, 7	; 14
    192c:	fe cf       	rjmp	.-4      	; 0x192a <rf_tx_packet+0x82>
    192e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1930:	c0 98       	cbi	0x18, 0	; 24
    1932:	99 e0       	ldi	r25, 0x09	; 9
    1934:	9f b9       	out	0x0f, r25	; 15
    1936:	77 9b       	sbis	0x0e, 7	; 14
    1938:	fe cf       	rjmp	.-4      	; 0x1936 <rf_tx_packet+0x8e>
    193a:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    193c:	c0 98       	cbi	0x18, 0	; 24
    193e:	9e e3       	ldi	r25, 0x3E	; 62
    1940:	9f b9       	out	0x0f, r25	; 15
    1942:	77 9b       	sbis	0x0e, 7	; 14
    1944:	fe cf       	rjmp	.-4      	; 0x1942 <rf_tx_packet+0x9a>
    1946:	8f b9       	out	0x0f, r24	; 15
    1948:	77 9b       	sbis	0x0e, 7	; 14
    194a:	fe cf       	rjmp	.-4      	; 0x1948 <rf_tx_packet+0xa0>
    194c:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    194e:	81 e4       	ldi	r24, 0x41	; 65
    1950:	98 e8       	ldi	r25, 0x88	; 136
    1952:	9a 83       	std	Y+2, r25	; 0x02
    1954:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1956:	80 91 eb 06 	lds	r24, 0x06EB
    195a:	88 23       	and	r24, r24
    195c:	21 f0       	breq	.+8      	; 0x1966 <rf_tx_packet+0xbe>
    195e:	81 e6       	ldi	r24, 0x61	; 97
    1960:	98 e8       	ldi	r25, 0x88	; 136
    1962:	9a 83       	std	Y+2, r25	; 0x02
    1964:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1966:	80 91 dd 06 	lds	r24, 0x06DD
    196a:	88 23       	and	r24, r24
    196c:	29 f0       	breq	.+10     	; 0x1978 <rf_tx_packet+0xd0>
    196e:	89 81       	ldd	r24, Y+1	; 0x01
    1970:	9a 81       	ldd	r25, Y+2	; 0x02
    1972:	88 60       	ori	r24, 0x08	; 8
    1974:	9a 83       	std	Y+2, r25	; 0x02
    1976:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1978:	c0 98       	cbi	0x18, 0	; 24
    197a:	8e e3       	ldi	r24, 0x3E	; 62
    197c:	8f b9       	out	0x0f, r24	; 15
    197e:	77 9b       	sbis	0x0e, 7	; 14
    1980:	fe cf       	rjmp	.-4      	; 0x197e <rf_tx_packet+0xd6>
    1982:	de 01       	movw	r26, r28
    1984:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1986:	ce 01       	movw	r24, r28
    1988:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    198a:	3d 91       	ld	r19, X+
    198c:	3f b9       	out	0x0f, r19	; 15
    198e:	77 9b       	sbis	0x0e, 7	; 14
    1990:	fe cf       	rjmp	.-4      	; 0x198e <rf_tx_packet+0xe6>
    1992:	a8 17       	cp	r26, r24
    1994:	b9 07       	cpc	r27, r25
    1996:	c9 f7       	brne	.-14     	; 0x198a <rf_tx_packet+0xe2>
    1998:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    199a:	c0 98       	cbi	0x18, 0	; 24
    199c:	8e e3       	ldi	r24, 0x3E	; 62
    199e:	8f b9       	out	0x0f, r24	; 15
    19a0:	77 9b       	sbis	0x0e, 7	; 14
    19a2:	fe cf       	rjmp	.-4      	; 0x19a0 <rf_tx_packet+0xf8>
    19a4:	80 91 e2 06 	lds	r24, 0x06E2
    19a8:	8f b9       	out	0x0f, r24	; 15
    19aa:	77 9b       	sbis	0x0e, 7	; 14
    19ac:	fe cf       	rjmp	.-4      	; 0x19aa <rf_tx_packet+0x102>
    19ae:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    19b0:	c0 98       	cbi	0x18, 0	; 24
    19b2:	8e e3       	ldi	r24, 0x3E	; 62
    19b4:	8f b9       	out	0x0f, r24	; 15
    19b6:	77 9b       	sbis	0x0e, 7	; 14
    19b8:	fe cf       	rjmp	.-4      	; 0x19b6 <rf_tx_packet+0x10e>
    19ba:	80 e0       	ldi	r24, 0x00	; 0
    19bc:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    19be:	dc 01       	movw	r26, r24
    19c0:	a0 52       	subi	r26, 0x20	; 32
    19c2:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    19c4:	14 96       	adiw	r26, 0x04	; 4
    19c6:	3c 91       	ld	r19, X
    19c8:	14 97       	sbiw	r26, 0x04	; 4
    19ca:	3f b9       	out	0x0f, r19	; 15
    19cc:	77 9b       	sbis	0x0e, 7	; 14
    19ce:	fe cf       	rjmp	.-4      	; 0x19cc <rf_tx_packet+0x124>
    19d0:	01 96       	adiw	r24, 0x01	; 1
    19d2:	82 30       	cpi	r24, 0x02	; 2
    19d4:	91 05       	cpc	r25, r1
    19d6:	99 f7       	brne	.-26     	; 0x19be <rf_tx_packet+0x116>
    19d8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    19da:	c0 98       	cbi	0x18, 0	; 24
    19dc:	8e e3       	ldi	r24, 0x3E	; 62
    19de:	8f b9       	out	0x0f, r24	; 15
    19e0:	77 9b       	sbis	0x0e, 7	; 14
    19e2:	fe cf       	rjmp	.-4      	; 0x19e0 <rf_tx_packet+0x138>
    19e4:	80 e0       	ldi	r24, 0x00	; 0
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	df 01       	movw	r26, r30
    19ea:	a8 0f       	add	r26, r24
    19ec:	b9 1f       	adc	r27, r25
    19ee:	3c 91       	ld	r19, X
    19f0:	3f b9       	out	0x0f, r19	; 15
    19f2:	77 9b       	sbis	0x0e, 7	; 14
    19f4:	fe cf       	rjmp	.-4      	; 0x19f2 <rf_tx_packet+0x14a>
    19f6:	01 96       	adiw	r24, 0x01	; 1
    19f8:	82 30       	cpi	r24, 0x02	; 2
    19fa:	91 05       	cpc	r25, r1
    19fc:	a9 f7       	brne	.-22     	; 0x19e8 <rf_tx_packet+0x140>
    19fe:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a00:	c0 98       	cbi	0x18, 0	; 24
    1a02:	8e e3       	ldi	r24, 0x3E	; 62
    1a04:	8f b9       	out	0x0f, r24	; 15
    1a06:	77 9b       	sbis	0x0e, 7	; 14
    1a08:	fe cf       	rjmp	.-4      	; 0x1a06 <rf_tx_packet+0x15e>
    1a0a:	80 e0       	ldi	r24, 0x00	; 0
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1a0e:	dc 01       	movw	r26, r24
    1a10:	a0 52       	subi	r26, 0x20	; 32
    1a12:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a14:	16 96       	adiw	r26, 0x06	; 6
    1a16:	3c 91       	ld	r19, X
    1a18:	16 97       	sbiw	r26, 0x06	; 6
    1a1a:	3f b9       	out	0x0f, r19	; 15
    1a1c:	77 9b       	sbis	0x0e, 7	; 14
    1a1e:	fe cf       	rjmp	.-4      	; 0x1a1c <rf_tx_packet+0x174>
    1a20:	01 96       	adiw	r24, 0x01	; 1
    1a22:	82 30       	cpi	r24, 0x02	; 2
    1a24:	91 05       	cpc	r25, r1
    1a26:	99 f7       	brne	.-26     	; 0x1a0e <rf_tx_packet+0x166>
    1a28:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1a2a:	80 91 dd 06 	lds	r24, 0x06DD
    1a2e:	88 23       	and	r24, r24
    1a30:	81 f0       	breq	.+32     	; 0x1a52 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1a32:	c0 98       	cbi	0x18, 0	; 24
    1a34:	8e e3       	ldi	r24, 0x3E	; 62
    1a36:	8f b9       	out	0x0f, r24	; 15
    1a38:	77 9b       	sbis	0x0e, 7	; 14
    1a3a:	fe cf       	rjmp	.-4      	; 0x1a38 <rf_tx_packet+0x190>
    1a3c:	ad ee       	ldi	r26, 0xED	; 237
    1a3e:	b6 e0       	ldi	r27, 0x06	; 6
    1a40:	8d 91       	ld	r24, X+
    1a42:	8f b9       	out	0x0f, r24	; 15
    1a44:	77 9b       	sbis	0x0e, 7	; 14
    1a46:	fe cf       	rjmp	.-4      	; 0x1a44 <rf_tx_packet+0x19c>
    1a48:	86 e0       	ldi	r24, 0x06	; 6
    1a4a:	a1 3f       	cpi	r26, 0xF1	; 241
    1a4c:	b8 07       	cpc	r27, r24
    1a4e:	c1 f7       	brne	.-16     	; 0x1a40 <rf_tx_packet+0x198>
    1a50:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1a52:	c0 98       	cbi	0x18, 0	; 24
    1a54:	8e e3       	ldi	r24, 0x3E	; 62
    1a56:	8f b9       	out	0x0f, r24	; 15
    1a58:	77 9b       	sbis	0x0e, 7	; 14
    1a5a:	fe cf       	rjmp	.-4      	; 0x1a58 <rf_tx_packet+0x1b0>
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	09 c0       	rjmp	.+18     	; 0x1a72 <rf_tx_packet+0x1ca>
    1a60:	a3 81       	ldd	r26, Z+3	; 0x03
    1a62:	b4 81       	ldd	r27, Z+4	; 0x04
    1a64:	a8 0f       	add	r26, r24
    1a66:	b9 1f       	adc	r27, r25
    1a68:	8c 91       	ld	r24, X
    1a6a:	8f b9       	out	0x0f, r24	; 15
    1a6c:	77 9b       	sbis	0x0e, 7	; 14
    1a6e:	fe cf       	rjmp	.-4      	; 0x1a6c <rf_tx_packet+0x1c4>
    1a70:	3f 5f       	subi	r19, 0xFF	; 255
    1a72:	83 2f       	mov	r24, r19
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	42 81       	ldd	r20, Z+2	; 0x02
    1a78:	55 27       	eor	r21, r21
    1a7a:	47 fd       	sbrc	r20, 7
    1a7c:	50 95       	com	r21
    1a7e:	84 17       	cp	r24, r20
    1a80:	95 07       	cpc	r25, r21
    1a82:	74 f3       	brlt	.-36     	; 0x1a60 <rf_tx_packet+0x1b8>
    1a84:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1a86:	c0 98       	cbi	0x18, 0	; 24
    1a88:	8e e3       	ldi	r24, 0x3E	; 62
    1a8a:	8f b9       	out	0x0f, r24	; 15
    1a8c:	77 9b       	sbis	0x0e, 7	; 14
    1a8e:	fe cf       	rjmp	.-4      	; 0x1a8c <rf_tx_packet+0x1e4>
    1a90:	2f b9       	out	0x0f, r18	; 15
    1a92:	77 9b       	sbis	0x0e, 7	; 14
    1a94:	fe cf       	rjmp	.-4      	; 0x1a92 <rf_tx_packet+0x1ea>
    1a96:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1a98:	85 81       	ldd	r24, Z+5	; 0x05
    1a9a:	88 23       	and	r24, r24
    1a9c:	91 f1       	breq	.+100    	; 0x1b02 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1a9e:	80 91 e8 06 	lds	r24, 0x06E8
    1aa2:	88 23       	and	r24, r24
    1aa4:	31 f4       	brne	.+12     	; 0x1ab2 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1aa6:	c0 98       	cbi	0x18, 0	; 24
    1aa8:	83 e0       	ldi	r24, 0x03	; 3
    1aaa:	8f b9       	out	0x0f, r24	; 15
    1aac:	77 9b       	sbis	0x0e, 7	; 14
    1aae:	fe cf       	rjmp	.-4      	; 0x1aac <rf_tx_packet+0x204>
    1ab0:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1ab2:	c0 98       	cbi	0x18, 0	; 24
    1ab4:	1f b8       	out	0x0f, r1	; 15
    1ab6:	77 9b       	sbis	0x0e, 7	; 14
    1ab8:	fe cf       	rjmp	.-4      	; 0x1ab6 <rf_tx_packet+0x20e>
    1aba:	8f b1       	in	r24, 0x0f	; 15
    1abc:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1abe:	81 ff       	sbrs	r24, 1
    1ac0:	f8 cf       	rjmp	.-16     	; 0x1ab2 <rf_tx_packet+0x20a>
    1ac2:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1ac4:	05 e0       	ldi	r16, 0x05	; 5
    1ac6:	c0 98       	cbi	0x18, 0	; 24
    1ac8:	0f b9       	out	0x0f, r16	; 15
    1aca:	77 9b       	sbis	0x0e, 7	; 14
    1acc:	fe cf       	rjmp	.-4      	; 0x1aca <rf_tx_packet+0x222>
    1ace:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1ad0:	c0 98       	cbi	0x18, 0	; 24
    1ad2:	1f b8       	out	0x0f, r1	; 15
    1ad4:	77 9b       	sbis	0x0e, 7	; 14
    1ad6:	fe cf       	rjmp	.-4      	; 0x1ad4 <rf_tx_packet+0x22c>
    1ad8:	ff b0       	in	r15, 0x0f	; 15
    1ada:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1adc:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1ade:	15 36       	cpi	r17, 0x65	; 101
    1ae0:	49 f4       	brne	.+18     	; 0x1af4 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1ae2:	78 94       	sei
                nrk_sem_post(radio_sem);
    1ae4:	80 91 db 06 	lds	r24, 0x06DB
    1ae8:	90 91 dc 06 	lds	r25, 0x06DC
    1aec:	0e 94 6f 1b 	call	0x36de	; 0x36de <nrk_sem_post>
                return FALSE;
    1af0:	80 e0       	ldi	r24, 0x00	; 0
    1af2:	43 c0       	rjmp	.+134    	; 0x1b7a <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1af4:	84 e6       	ldi	r24, 0x64	; 100
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1afc:	f3 fe       	sbrs	r15, 3
    1afe:	e3 cf       	rjmp	.-58     	; 0x1ac6 <rf_tx_packet+0x21e>
    1b00:	06 c0       	rjmp	.+12     	; 0x1b0e <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1b02:	c0 98       	cbi	0x18, 0	; 24
    1b04:	84 e0       	ldi	r24, 0x04	; 4
    1b06:	8f b9       	out	0x0f, r24	; 15
    1b08:	77 9b       	sbis	0x0e, 7	; 14
    1b0a:	fe cf       	rjmp	.-4      	; 0x1b08 <rf_tx_packet+0x260>
    1b0c:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1b0e:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1b10:	84 9b       	sbis	0x10, 4	; 16
    1b12:	fe cf       	rjmp	.-4      	; 0x1b10 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1b14:	84 99       	sbic	0x10, 4	; 16
    1b16:	fe cf       	rjmp	.-4      	; 0x1b14 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1b18:	80 91 eb 06 	lds	r24, 0x06EB
    1b1c:	88 23       	and	r24, r24
    1b1e:	f9 f0       	breq	.+62     	; 0x1b5e <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1b20:	84 ea       	ldi	r24, 0xA4	; 164
    1b22:	92 e0       	ldi	r25, 0x02	; 2
    1b24:	0e 94 1b 13 	call	0x2636	; 0x2636 <halWait>

        if(FIFO_IS_1)
    1b28:	b7 9b       	sbis	0x16, 7	; 22
    1b2a:	0b c0       	rjmp	.+22     	; 0x1b42 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1b2c:	c0 98       	cbi	0x18, 0	; 24
    1b2e:	8f e7       	ldi	r24, 0x7F	; 127
    1b30:	8f b9       	out	0x0f, r24	; 15
    1b32:	77 9b       	sbis	0x0e, 7	; 14
    1b34:	fe cf       	rjmp	.-4      	; 0x1b32 <rf_tx_packet+0x28a>
    1b36:	1f b8       	out	0x0f, r1	; 15
    1b38:	77 9b       	sbis	0x0e, 7	; 14
    1b3a:	fe cf       	rjmp	.-4      	; 0x1b38 <rf_tx_packet+0x290>
    1b3c:	8f b1       	in	r24, 0x0f	; 15
    1b3e:	c0 9a       	sbi	0x18, 0	; 24
    1b40:	0e c0       	rjmp	.+28     	; 0x1b5e <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b42:	c0 98       	cbi	0x18, 0	; 24
    1b44:	88 e0       	ldi	r24, 0x08	; 8
    1b46:	8f b9       	out	0x0f, r24	; 15
    1b48:	77 9b       	sbis	0x0e, 7	; 14
    1b4a:	fe cf       	rjmp	.-4      	; 0x1b48 <rf_tx_packet+0x2a0>
    1b4c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b4e:	c0 98       	cbi	0x18, 0	; 24
    1b50:	88 e0       	ldi	r24, 0x08	; 8
    1b52:	8f b9       	out	0x0f, r24	; 15
    1b54:	77 9b       	sbis	0x0e, 7	; 14
    1b56:	fe cf       	rjmp	.-4      	; 0x1b54 <rf_tx_packet+0x2ac>
    1b58:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	01 c0       	rjmp	.+2      	; 0x1b60 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1b60:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1b62:	c0 98       	cbi	0x18, 0	; 24
    1b64:	96 e0       	ldi	r25, 0x06	; 6
    1b66:	9f b9       	out	0x0f, r25	; 15
    1b68:	77 9b       	sbis	0x0e, 7	; 14
    1b6a:	fe cf       	rjmp	.-4      	; 0x1b68 <rf_tx_packet+0x2c0>
    1b6c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1b6e:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1b70:	90 91 e2 06 	lds	r25, 0x06E2
    1b74:	9f 5f       	subi	r25, 0xFF	; 255
    1b76:	90 93 e2 06 	sts	0x06E2, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1b7a:	0f 90       	pop	r0
    1b7c:	0f 90       	pop	r0
    1b7e:	cf 91       	pop	r28
    1b80:	df 91       	pop	r29
    1b82:	1f 91       	pop	r17
    1b84:	0f 91       	pop	r16
    1b86:	ff 90       	pop	r15
    1b88:	08 95       	ret

00001b8a <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1b8a:	81 e0       	ldi	r24, 0x01	; 1
    1b8c:	84 9b       	sbis	0x10, 4	; 16
    1b8e:	80 e0       	ldi	r24, 0x00	; 0
}
    1b90:	08 95       	ret

00001b92 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1b92:	81 e0       	ldi	r24, 0x01	; 1
    1b94:	0e 9b       	sbis	0x01, 6	; 1
    1b96:	80 e0       	ldi	r24, 0x00	; 0
}
    1b98:	08 95       	ret

00001b9a <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1b9a:	81 e0       	ldi	r24, 0x01	; 1
    1b9c:	84 9b       	sbis	0x10, 4	; 16
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
}
    1ba0:	08 95       	ret

00001ba2 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1ba2:	df 93       	push	r29
    1ba4:	cf 93       	push	r28
    1ba6:	00 d0       	rcall	.+0      	; 0x1ba8 <rf_polling_rx_packet+0x6>
    1ba8:	00 d0       	rcall	.+0      	; 0x1baa <rf_polling_rx_packet+0x8>
    1baa:	cd b7       	in	r28, 0x3d	; 61
    1bac:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1bae:	0e 9b       	sbis	0x01, 6	; 1
    1bb0:	c7 c1       	rjmp	.+910    	; 0x1f40 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1bb2:	10 92 ec 06 	sts	0x06EC, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1bb6:	0e 9b       	sbis	0x01, 6	; 1
    1bb8:	1a c0       	rjmp	.+52     	; 0x1bee <rf_polling_rx_packet+0x4c>
    1bba:	b7 99       	sbic	0x16, 7	; 22
    1bbc:	18 c0       	rjmp	.+48     	; 0x1bee <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1bbe:	c0 98       	cbi	0x18, 0	; 24
    1bc0:	8f e7       	ldi	r24, 0x7F	; 127
    1bc2:	8f b9       	out	0x0f, r24	; 15
    1bc4:	77 9b       	sbis	0x0e, 7	; 14
    1bc6:	fe cf       	rjmp	.-4      	; 0x1bc4 <rf_polling_rx_packet+0x22>
    1bc8:	1f b8       	out	0x0f, r1	; 15
    1bca:	77 9b       	sbis	0x0e, 7	; 14
    1bcc:	fe cf       	rjmp	.-4      	; 0x1bca <rf_polling_rx_packet+0x28>
    1bce:	8f b1       	in	r24, 0x0f	; 15
    1bd0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bd2:	c0 98       	cbi	0x18, 0	; 24
    1bd4:	88 e0       	ldi	r24, 0x08	; 8
    1bd6:	8f b9       	out	0x0f, r24	; 15
    1bd8:	77 9b       	sbis	0x0e, 7	; 14
    1bda:	fe cf       	rjmp	.-4      	; 0x1bd8 <rf_polling_rx_packet+0x36>
    1bdc:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bde:	c0 98       	cbi	0x18, 0	; 24
    1be0:	88 e0       	ldi	r24, 0x08	; 8
    1be2:	8f b9       	out	0x0f, r24	; 15
    1be4:	77 9b       	sbis	0x0e, 7	; 14
    1be6:	fe cf       	rjmp	.-4      	; 0x1be4 <rf_polling_rx_packet+0x42>
    1be8:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1bea:	8f ef       	ldi	r24, 0xFF	; 255
    1bec:	aa c1       	rjmp	.+852    	; 0x1f42 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1bee:	c0 98       	cbi	0x18, 0	; 24
    1bf0:	8f e7       	ldi	r24, 0x7F	; 127
    1bf2:	8f b9       	out	0x0f, r24	; 15
    1bf4:	77 9b       	sbis	0x0e, 7	; 14
    1bf6:	fe cf       	rjmp	.-4      	; 0x1bf4 <rf_polling_rx_packet+0x52>
    1bf8:	1f b8       	out	0x0f, r1	; 15
    1bfa:	77 9b       	sbis	0x0e, 7	; 14
    1bfc:	fe cf       	rjmp	.-4      	; 0x1bfa <rf_polling_rx_packet+0x58>
    1bfe:	4f b1       	in	r20, 0x0f	; 15
    1c00:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1c02:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1c04:	c1 f4       	brne	.+48     	; 0x1c36 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1c06:	c0 98       	cbi	0x18, 0	; 24
    1c08:	8f e7       	ldi	r24, 0x7F	; 127
    1c0a:	8f b9       	out	0x0f, r24	; 15
    1c0c:	77 9b       	sbis	0x0e, 7	; 14
    1c0e:	fe cf       	rjmp	.-4      	; 0x1c0c <rf_polling_rx_packet+0x6a>
    1c10:	1f b8       	out	0x0f, r1	; 15
    1c12:	77 9b       	sbis	0x0e, 7	; 14
    1c14:	fe cf       	rjmp	.-4      	; 0x1c12 <rf_polling_rx_packet+0x70>
    1c16:	8f b1       	in	r24, 0x0f	; 15
    1c18:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c1a:	c0 98       	cbi	0x18, 0	; 24
    1c1c:	88 e0       	ldi	r24, 0x08	; 8
    1c1e:	8f b9       	out	0x0f, r24	; 15
    1c20:	77 9b       	sbis	0x0e, 7	; 14
    1c22:	fe cf       	rjmp	.-4      	; 0x1c20 <rf_polling_rx_packet+0x7e>
    1c24:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c26:	c0 98       	cbi	0x18, 0	; 24
    1c28:	88 e0       	ldi	r24, 0x08	; 8
    1c2a:	8f b9       	out	0x0f, r24	; 15
    1c2c:	77 9b       	sbis	0x0e, 7	; 14
    1c2e:	fe cf       	rjmp	.-4      	; 0x1c2c <rf_polling_rx_packet+0x8a>
    1c30:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1c32:	8e ef       	ldi	r24, 0xFE	; 254
    1c34:	86 c1       	rjmp	.+780    	; 0x1f42 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1c36:	4c 30       	cpi	r20, 0x0C	; 12
    1c38:	84 f0       	brlt	.+32     	; 0x1c5a <rf_polling_rx_packet+0xb8>
    1c3a:	e0 91 e0 06 	lds	r30, 0x06E0
    1c3e:	f0 91 e1 06 	lds	r31, 0x06E1
    1c42:	84 2f       	mov	r24, r20
    1c44:	99 27       	eor	r25, r25
    1c46:	87 fd       	sbrc	r24, 7
    1c48:	90 95       	com	r25
    1c4a:	0b 97       	sbiw	r24, 0x0b	; 11
    1c4c:	24 81       	ldd	r18, Z+4	; 0x04
    1c4e:	33 27       	eor	r19, r19
    1c50:	27 fd       	sbrc	r18, 7
    1c52:	30 95       	com	r19
    1c54:	28 17       	cp	r18, r24
    1c56:	39 07       	cpc	r19, r25
    1c58:	7c f5       	brge	.+94     	; 0x1cb8 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1c5a:	c0 98       	cbi	0x18, 0	; 24
    1c5c:	8f e7       	ldi	r24, 0x7F	; 127
    1c5e:	8f b9       	out	0x0f, r24	; 15
    1c60:	77 9b       	sbis	0x0e, 7	; 14
    1c62:	fe cf       	rjmp	.-4      	; 0x1c60 <rf_polling_rx_packet+0xbe>
    1c64:	50 e0       	ldi	r21, 0x00	; 0
    1c66:	84 2f       	mov	r24, r20
    1c68:	99 27       	eor	r25, r25
    1c6a:	87 fd       	sbrc	r24, 7
    1c6c:	90 95       	com	r25
    1c6e:	04 c0       	rjmp	.+8      	; 0x1c78 <rf_polling_rx_packet+0xd6>
    1c70:	1f b8       	out	0x0f, r1	; 15
    1c72:	77 9b       	sbis	0x0e, 7	; 14
    1c74:	fe cf       	rjmp	.-4      	; 0x1c72 <rf_polling_rx_packet+0xd0>
    1c76:	5f 5f       	subi	r21, 0xFF	; 255
    1c78:	25 2f       	mov	r18, r21
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
    1c7c:	28 17       	cp	r18, r24
    1c7e:	39 07       	cpc	r19, r25
    1c80:	14 f4       	brge	.+4      	; 0x1c86 <rf_polling_rx_packet+0xe4>
    1c82:	b7 99       	sbic	0x16, 7	; 22
    1c84:	f5 cf       	rjmp	.-22     	; 0x1c70 <rf_polling_rx_packet+0xce>
    1c86:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1c88:	c0 98       	cbi	0x18, 0	; 24
    1c8a:	8f e7       	ldi	r24, 0x7F	; 127
    1c8c:	8f b9       	out	0x0f, r24	; 15
    1c8e:	77 9b       	sbis	0x0e, 7	; 14
    1c90:	fe cf       	rjmp	.-4      	; 0x1c8e <rf_polling_rx_packet+0xec>
    1c92:	1f b8       	out	0x0f, r1	; 15
    1c94:	77 9b       	sbis	0x0e, 7	; 14
    1c96:	fe cf       	rjmp	.-4      	; 0x1c94 <rf_polling_rx_packet+0xf2>
    1c98:	8f b1       	in	r24, 0x0f	; 15
    1c9a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c9c:	c0 98       	cbi	0x18, 0	; 24
    1c9e:	88 e0       	ldi	r24, 0x08	; 8
    1ca0:	8f b9       	out	0x0f, r24	; 15
    1ca2:	77 9b       	sbis	0x0e, 7	; 14
    1ca4:	fe cf       	rjmp	.-4      	; 0x1ca2 <rf_polling_rx_packet+0x100>
    1ca6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ca8:	c0 98       	cbi	0x18, 0	; 24
    1caa:	88 e0       	ldi	r24, 0x08	; 8
    1cac:	8f b9       	out	0x0f, r24	; 15
    1cae:	77 9b       	sbis	0x0e, 7	; 14
    1cb0:	fe cf       	rjmp	.-4      	; 0x1cae <rf_polling_rx_packet+0x10c>
    1cb2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1cb4:	8d ef       	ldi	r24, 0xFD	; 253
    1cb6:	45 c1       	rjmp	.+650    	; 0x1f42 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1cb8:	e0 91 e0 06 	lds	r30, 0x06E0
    1cbc:	f0 91 e1 06 	lds	r31, 0x06E1
    1cc0:	4c 50       	subi	r20, 0x0C	; 12
    1cc2:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1cc4:	c0 98       	cbi	0x18, 0	; 24
    1cc6:	8f e7       	ldi	r24, 0x7F	; 127
    1cc8:	8f b9       	out	0x0f, r24	; 15
    1cca:	77 9b       	sbis	0x0e, 7	; 14
    1ccc:	fe cf       	rjmp	.-4      	; 0x1cca <rf_polling_rx_packet+0x128>
    1cce:	fe 01       	movw	r30, r28
    1cd0:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1cd2:	ce 01       	movw	r24, r28
    1cd4:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1cd6:	1f b8       	out	0x0f, r1	; 15
    1cd8:	77 9b       	sbis	0x0e, 7	; 14
    1cda:	fe cf       	rjmp	.-4      	; 0x1cd8 <rf_polling_rx_packet+0x136>
    1cdc:	2f b1       	in	r18, 0x0f	; 15
    1cde:	21 93       	st	Z+, r18
    1ce0:	e8 17       	cp	r30, r24
    1ce2:	f9 07       	cpc	r31, r25
    1ce4:	c1 f7       	brne	.-16     	; 0x1cd6 <rf_polling_rx_packet+0x134>
    1ce6:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1ce8:	e0 91 e0 06 	lds	r30, 0x06E0
    1cec:	f0 91 e1 06 	lds	r31, 0x06E1
    1cf0:	99 81       	ldd	r25, Y+1	; 0x01
    1cf2:	81 e0       	ldi	r24, 0x01	; 1
    1cf4:	95 ff       	sbrs	r25, 5
    1cf6:	80 e0       	ldi	r24, 0x00	; 0
    1cf8:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1cfa:	c0 98       	cbi	0x18, 0	; 24
    1cfc:	8f e7       	ldi	r24, 0x7F	; 127
    1cfe:	8f b9       	out	0x0f, r24	; 15
    1d00:	77 9b       	sbis	0x0e, 7	; 14
    1d02:	fe cf       	rjmp	.-4      	; 0x1d00 <rf_polling_rx_packet+0x15e>
    1d04:	1f b8       	out	0x0f, r1	; 15
    1d06:	77 9b       	sbis	0x0e, 7	; 14
    1d08:	fe cf       	rjmp	.-4      	; 0x1d06 <rf_polling_rx_packet+0x164>
    1d0a:	e0 91 e0 06 	lds	r30, 0x06E0
    1d0e:	f0 91 e1 06 	lds	r31, 0x06E1
    1d12:	8f b1       	in	r24, 0x0f	; 15
    1d14:	80 83       	st	Z, r24
    1d16:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1d18:	c0 98       	cbi	0x18, 0	; 24
    1d1a:	8f e7       	ldi	r24, 0x7F	; 127
    1d1c:	8f b9       	out	0x0f, r24	; 15
    1d1e:	77 9b       	sbis	0x0e, 7	; 14
    1d20:	fe cf       	rjmp	.-4      	; 0x1d1e <rf_polling_rx_packet+0x17c>
    1d22:	84 e0       	ldi	r24, 0x04	; 4
    1d24:	05 c0       	rjmp	.+10     	; 0x1d30 <rf_polling_rx_packet+0x18e>
    1d26:	1f b8       	out	0x0f, r1	; 15
    1d28:	77 9b       	sbis	0x0e, 7	; 14
    1d2a:	fe cf       	rjmp	.-4      	; 0x1d28 <rf_polling_rx_packet+0x186>
    1d2c:	81 50       	subi	r24, 0x01	; 1
    1d2e:	11 f0       	breq	.+4      	; 0x1d34 <rf_polling_rx_packet+0x192>
    1d30:	b7 99       	sbic	0x16, 7	; 22
    1d32:	f9 cf       	rjmp	.-14     	; 0x1d26 <rf_polling_rx_packet+0x184>
    1d34:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1d36:	c0 98       	cbi	0x18, 0	; 24
    1d38:	8f e7       	ldi	r24, 0x7F	; 127
    1d3a:	8f b9       	out	0x0f, r24	; 15
    1d3c:	77 9b       	sbis	0x0e, 7	; 14
    1d3e:	fe cf       	rjmp	.-4      	; 0x1d3c <rf_polling_rx_packet+0x19a>
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	1f b8       	out	0x0f, r1	; 15
    1d46:	77 9b       	sbis	0x0e, 7	; 14
    1d48:	fe cf       	rjmp	.-4      	; 0x1d46 <rf_polling_rx_packet+0x1a4>
    1d4a:	e0 91 e0 06 	lds	r30, 0x06E0
    1d4e:	f0 91 e1 06 	lds	r31, 0x06E1
    1d52:	2f b1       	in	r18, 0x0f	; 15
    1d54:	e8 0f       	add	r30, r24
    1d56:	f9 1f       	adc	r31, r25
    1d58:	21 83       	std	Z+1, r18	; 0x01
    1d5a:	01 96       	adiw	r24, 0x01	; 1
    1d5c:	82 30       	cpi	r24, 0x02	; 2
    1d5e:	91 05       	cpc	r25, r1
    1d60:	89 f7       	brne	.-30     	; 0x1d44 <rf_polling_rx_packet+0x1a2>
    1d62:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1d64:	89 81       	ldd	r24, Y+1	; 0x01
    1d66:	83 ff       	sbrs	r24, 3
    1d68:	4d c0       	rjmp	.+154    	; 0x1e04 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1d6a:	c0 98       	cbi	0x18, 0	; 24
    1d6c:	8f e7       	ldi	r24, 0x7F	; 127
    1d6e:	8f b9       	out	0x0f, r24	; 15
    1d70:	77 9b       	sbis	0x0e, 7	; 14
    1d72:	fe cf       	rjmp	.-4      	; 0x1d70 <rf_polling_rx_packet+0x1ce>
    1d74:	e7 ed       	ldi	r30, 0xD7	; 215
    1d76:	f6 e0       	ldi	r31, 0x06	; 6
    1d78:	1f b8       	out	0x0f, r1	; 15
    1d7a:	77 9b       	sbis	0x0e, 7	; 14
    1d7c:	fe cf       	rjmp	.-4      	; 0x1d7a <rf_polling_rx_packet+0x1d8>
    1d7e:	8f b1       	in	r24, 0x0f	; 15
    1d80:	81 93       	st	Z+, r24
    1d82:	86 e0       	ldi	r24, 0x06	; 6
    1d84:	eb 3d       	cpi	r30, 0xDB	; 219
    1d86:	f8 07       	cpc	r31, r24
    1d88:	b9 f7       	brne	.-18     	; 0x1d78 <rf_polling_rx_packet+0x1d6>
    1d8a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1d8c:	c0 98       	cbi	0x18, 0	; 24
    1d8e:	89 e9       	ldi	r24, 0x99	; 153
    1d90:	8f b9       	out	0x0f, r24	; 15
    1d92:	77 9b       	sbis	0x0e, 7	; 14
    1d94:	fe cf       	rjmp	.-4      	; 0x1d92 <rf_polling_rx_packet+0x1f0>
    1d96:	80 e8       	ldi	r24, 0x80	; 128
    1d98:	8f b9       	out	0x0f, r24	; 15
    1d9a:	77 9b       	sbis	0x0e, 7	; 14
    1d9c:	fe cf       	rjmp	.-4      	; 0x1d9a <rf_polling_rx_packet+0x1f8>
    1d9e:	82 e0       	ldi	r24, 0x02	; 2
    1da0:	81 50       	subi	r24, 0x01	; 1
    1da2:	e8 2f       	mov	r30, r24
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	e9 52       	subi	r30, 0x29	; 41
    1da8:	f9 4f       	sbci	r31, 0xF9	; 249
    1daa:	90 81       	ld	r25, Z
    1dac:	9f b9       	out	0x0f, r25	; 15
    1dae:	77 9b       	sbis	0x0e, 7	; 14
    1db0:	fe cf       	rjmp	.-4      	; 0x1dae <rf_polling_rx_packet+0x20c>
    1db2:	88 23       	and	r24, r24
    1db4:	a9 f7       	brne	.-22     	; 0x1da0 <rf_polling_rx_packet+0x1fe>
    1db6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1db8:	c0 98       	cbi	0x18, 0	; 24
    1dba:	8b e9       	ldi	r24, 0x9B	; 155
    1dbc:	8f b9       	out	0x0f, r24	; 15
    1dbe:	77 9b       	sbis	0x0e, 7	; 14
    1dc0:	fe cf       	rjmp	.-4      	; 0x1dbe <rf_polling_rx_packet+0x21c>
    1dc2:	80 e8       	ldi	r24, 0x80	; 128
    1dc4:	8f b9       	out	0x0f, r24	; 15
    1dc6:	77 9b       	sbis	0x0e, 7	; 14
    1dc8:	fe cf       	rjmp	.-4      	; 0x1dc6 <rf_polling_rx_packet+0x224>
    1dca:	82 e0       	ldi	r24, 0x02	; 2
    1dcc:	81 50       	subi	r24, 0x01	; 1
    1dce:	e8 2f       	mov	r30, r24
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	e7 52       	subi	r30, 0x27	; 39
    1dd4:	f9 4f       	sbci	r31, 0xF9	; 249
    1dd6:	90 81       	ld	r25, Z
    1dd8:	9f b9       	out	0x0f, r25	; 15
    1dda:	77 9b       	sbis	0x0e, 7	; 14
    1ddc:	fe cf       	rjmp	.-4      	; 0x1dda <rf_polling_rx_packet+0x238>
    1dde:	88 23       	and	r24, r24
    1de0:	a9 f7       	brne	.-22     	; 0x1dcc <rf_polling_rx_packet+0x22a>
    1de2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1de4:	c0 98       	cbi	0x18, 0	; 24
    1de6:	8c e0       	ldi	r24, 0x0C	; 12
    1de8:	8f b9       	out	0x0f, r24	; 15
    1dea:	77 9b       	sbis	0x0e, 7	; 14
    1dec:	fe cf       	rjmp	.-4      	; 0x1dea <rf_polling_rx_packet+0x248>
    1dee:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	80 93 ec 06 	sts	0x06EC, r24
                rfSettings.pRxInfo->length -= 4;
    1df6:	e0 91 e0 06 	lds	r30, 0x06E0
    1dfa:	f0 91 e1 06 	lds	r31, 0x06E1
    1dfe:	83 81       	ldd	r24, Z+3	; 0x03
    1e00:	84 50       	subi	r24, 0x04	; 4
    1e02:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1e04:	c0 98       	cbi	0x18, 0	; 24
    1e06:	8f e7       	ldi	r24, 0x7F	; 127
    1e08:	8f b9       	out	0x0f, r24	; 15
    1e0a:	77 9b       	sbis	0x0e, 7	; 14
    1e0c:	fe cf       	rjmp	.-4      	; 0x1e0a <rf_polling_rx_packet+0x268>
    1e0e:	40 e0       	ldi	r20, 0x00	; 0
    1e10:	0f c0       	rjmp	.+30     	; 0x1e30 <rf_polling_rx_packet+0x28e>
    1e12:	1f b8       	out	0x0f, r1	; 15
    1e14:	77 9b       	sbis	0x0e, 7	; 14
    1e16:	fe cf       	rjmp	.-4      	; 0x1e14 <rf_polling_rx_packet+0x272>
    1e18:	e0 91 e0 06 	lds	r30, 0x06E0
    1e1c:	f0 91 e1 06 	lds	r31, 0x06E1
    1e20:	8f b1       	in	r24, 0x0f	; 15
    1e22:	05 80       	ldd	r0, Z+5	; 0x05
    1e24:	f6 81       	ldd	r31, Z+6	; 0x06
    1e26:	e0 2d       	mov	r30, r0
    1e28:	e4 0f       	add	r30, r20
    1e2a:	f1 1d       	adc	r31, r1
    1e2c:	80 83       	st	Z, r24
    1e2e:	4f 5f       	subi	r20, 0xFF	; 255
    1e30:	e0 91 e0 06 	lds	r30, 0x06E0
    1e34:	f0 91 e1 06 	lds	r31, 0x06E1
    1e38:	24 2f       	mov	r18, r20
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	83 81       	ldd	r24, Z+3	; 0x03
    1e3e:	99 27       	eor	r25, r25
    1e40:	87 fd       	sbrc	r24, 7
    1e42:	90 95       	com	r25
    1e44:	28 17       	cp	r18, r24
    1e46:	39 07       	cpc	r19, r25
    1e48:	24 f3       	brlt	.-56     	; 0x1e12 <rf_polling_rx_packet+0x270>
    1e4a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1e4c:	c0 98       	cbi	0x18, 0	; 24
    1e4e:	8f e7       	ldi	r24, 0x7F	; 127
    1e50:	8f b9       	out	0x0f, r24	; 15
    1e52:	77 9b       	sbis	0x0e, 7	; 14
    1e54:	fe cf       	rjmp	.-4      	; 0x1e52 <rf_polling_rx_packet+0x2b0>
    1e56:	1f b8       	out	0x0f, r1	; 15
    1e58:	77 9b       	sbis	0x0e, 7	; 14
    1e5a:	fe cf       	rjmp	.-4      	; 0x1e58 <rf_polling_rx_packet+0x2b6>
    1e5c:	6f b1       	in	r22, 0x0f	; 15
    1e5e:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1e60:	c0 98       	cbi	0x18, 0	; 24
    1e62:	8f e7       	ldi	r24, 0x7F	; 127
    1e64:	8f b9       	out	0x0f, r24	; 15
    1e66:	77 9b       	sbis	0x0e, 7	; 14
    1e68:	fe cf       	rjmp	.-4      	; 0x1e66 <rf_polling_rx_packet+0x2c4>
    1e6a:	fe 01       	movw	r30, r28
    1e6c:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1e6e:	ce 01       	movw	r24, r28
    1e70:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1e72:	1f b8       	out	0x0f, r1	; 15
    1e74:	77 9b       	sbis	0x0e, 7	; 14
    1e76:	fe cf       	rjmp	.-4      	; 0x1e74 <rf_polling_rx_packet+0x2d2>
    1e78:	2f b1       	in	r18, 0x0f	; 15
    1e7a:	21 93       	st	Z+, r18
    1e7c:	e8 17       	cp	r30, r24
    1e7e:	f9 07       	cpc	r31, r25
    1e80:	c1 f7       	brne	.-16     	; 0x1e72 <rf_polling_rx_packet+0x2d0>
    1e82:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1e84:	e0 91 e0 06 	lds	r30, 0x06E0
    1e88:	f0 91 e1 06 	lds	r31, 0x06E1
    1e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8e:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1e90:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1e92:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1e94:	0c c0       	rjmp	.+24     	; 0x1eae <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1e96:	e0 91 e0 06 	lds	r30, 0x06E0
    1e9a:	f0 91 e1 06 	lds	r31, 0x06E1
    1e9e:	05 80       	ldd	r0, Z+5	; 0x05
    1ea0:	f6 81       	ldd	r31, Z+6	; 0x06
    1ea2:	e0 2d       	mov	r30, r0
    1ea4:	e8 0f       	add	r30, r24
    1ea6:	f9 1f       	adc	r31, r25
    1ea8:	80 81       	ld	r24, Z
    1eaa:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1eac:	5f 5f       	subi	r21, 0xFF	; 255
    1eae:	e0 91 e0 06 	lds	r30, 0x06E0
    1eb2:	f0 91 e1 06 	lds	r31, 0x06E1
    1eb6:	85 2f       	mov	r24, r21
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	23 81       	ldd	r18, Z+3	; 0x03
    1ebc:	33 27       	eor	r19, r19
    1ebe:	27 fd       	sbrc	r18, 7
    1ec0:	30 95       	com	r19
    1ec2:	82 17       	cp	r24, r18
    1ec4:	93 07       	cpc	r25, r19
    1ec6:	3c f3       	brlt	.-50     	; 0x1e96 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1ec8:	46 17       	cp	r20, r22
    1eca:	c1 f0       	breq	.+48     	; 0x1efc <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1ecc:	c0 98       	cbi	0x18, 0	; 24
    1ece:	8f e7       	ldi	r24, 0x7F	; 127
    1ed0:	8f b9       	out	0x0f, r24	; 15
    1ed2:	77 9b       	sbis	0x0e, 7	; 14
    1ed4:	fe cf       	rjmp	.-4      	; 0x1ed2 <rf_polling_rx_packet+0x330>
    1ed6:	1f b8       	out	0x0f, r1	; 15
    1ed8:	77 9b       	sbis	0x0e, 7	; 14
    1eda:	fe cf       	rjmp	.-4      	; 0x1ed8 <rf_polling_rx_packet+0x336>
    1edc:	8f b1       	in	r24, 0x0f	; 15
    1ede:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ee0:	c0 98       	cbi	0x18, 0	; 24
    1ee2:	88 e0       	ldi	r24, 0x08	; 8
    1ee4:	8f b9       	out	0x0f, r24	; 15
    1ee6:	77 9b       	sbis	0x0e, 7	; 14
    1ee8:	fe cf       	rjmp	.-4      	; 0x1ee6 <rf_polling_rx_packet+0x344>
    1eea:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1eec:	c0 98       	cbi	0x18, 0	; 24
    1eee:	88 e0       	ldi	r24, 0x08	; 8
    1ef0:	8f b9       	out	0x0f, r24	; 15
    1ef2:	77 9b       	sbis	0x0e, 7	; 14
    1ef4:	fe cf       	rjmp	.-4      	; 0x1ef2 <rf_polling_rx_packet+0x350>
    1ef6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1ef8:	8c ef       	ldi	r24, 0xFC	; 252
    1efa:	23 c0       	rjmp	.+70     	; 0x1f42 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1efc:	8c 81       	ldd	r24, Y+4	; 0x04
    1efe:	87 ff       	sbrs	r24, 7
    1f00:	07 c0       	rjmp	.+14     	; 0x1f10 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1f02:	80 91 f1 06 	lds	r24, 0x06F1
    1f06:	8f 5f       	subi	r24, 0xFF	; 255
    1f08:	80 93 f1 06 	sts	0x06F1, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1f0c:	81 e0       	ldi	r24, 0x01	; 1
    1f0e:	19 c0       	rjmp	.+50     	; 0x1f42 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1f10:	c0 98       	cbi	0x18, 0	; 24
    1f12:	8f e7       	ldi	r24, 0x7F	; 127
    1f14:	8f b9       	out	0x0f, r24	; 15
    1f16:	77 9b       	sbis	0x0e, 7	; 14
    1f18:	fe cf       	rjmp	.-4      	; 0x1f16 <rf_polling_rx_packet+0x374>
    1f1a:	1f b8       	out	0x0f, r1	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_polling_rx_packet+0x37a>
    1f20:	8f b1       	in	r24, 0x0f	; 15
    1f22:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f24:	c0 98       	cbi	0x18, 0	; 24
    1f26:	88 e0       	ldi	r24, 0x08	; 8
    1f28:	8f b9       	out	0x0f, r24	; 15
    1f2a:	77 9b       	sbis	0x0e, 7	; 14
    1f2c:	fe cf       	rjmp	.-4      	; 0x1f2a <rf_polling_rx_packet+0x388>
    1f2e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f30:	c0 98       	cbi	0x18, 0	; 24
    1f32:	88 e0       	ldi	r24, 0x08	; 8
    1f34:	8f b9       	out	0x0f, r24	; 15
    1f36:	77 9b       	sbis	0x0e, 7	; 14
    1f38:	fe cf       	rjmp	.-4      	; 0x1f36 <rf_polling_rx_packet+0x394>
    1f3a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1f3c:	8b ef       	ldi	r24, 0xFB	; 251
    1f3e:	01 c0       	rjmp	.+2      	; 0x1f42 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1f40:	80 e0       	ldi	r24, 0x00	; 0
}
    1f42:	0f 90       	pop	r0
    1f44:	0f 90       	pop	r0
    1f46:	0f 90       	pop	r0
    1f48:	0f 90       	pop	r0
    1f4a:	cf 91       	pop	r28
    1f4c:	df 91       	pop	r29
    1f4e:	08 95       	ret

00001f50 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1f50:	80 91 f1 06 	lds	r24, 0x06F1
    1f54:	88 23       	and	r24, r24
    1f56:	29 f0       	breq	.+10     	; 0x1f62 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1f58:	80 91 f1 06 	lds	r24, 0x06F1
        rx_ready=0;
    1f5c:	10 92 f1 06 	sts	0x06F1, r1
        return tmp;
    1f60:	08 95       	ret
    }
    return 0;
    1f62:	80 e0       	ldi	r24, 0x00	; 0
}
    1f64:	08 95       	ret

00001f66 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f66:	c0 98       	cbi	0x18, 0	; 24
    1f68:	88 e0       	ldi	r24, 0x08	; 8
    1f6a:	8f b9       	out	0x0f, r24	; 15
    1f6c:	77 9b       	sbis	0x0e, 7	; 14
    1f6e:	fe cf       	rjmp	.-4      	; 0x1f6c <rf_flush_rx_fifo+0x6>
    1f70:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f72:	c0 98       	cbi	0x18, 0	; 24
    1f74:	88 e0       	ldi	r24, 0x08	; 8
    1f76:	8f b9       	out	0x0f, r24	; 15
    1f78:	77 9b       	sbis	0x0e, 7	; 14
    1f7a:	fe cf       	rjmp	.-4      	; 0x1f78 <rf_flush_rx_fifo+0x12>
    1f7c:	c0 9a       	sbi	0x18, 0	; 24
}
    1f7e:	08 95       	ret

00001f80 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1f80:	99 27       	eor	r25, r25
    1f82:	87 fd       	sbrc	r24, 7
    1f84:	90 95       	com	r25
    1f86:	98 2f       	mov	r25, r24
    1f88:	88 27       	eor	r24, r24
    1f8a:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1f8c:	c0 98       	cbi	0x18, 0	; 24
    1f8e:	23 e1       	ldi	r18, 0x13	; 19
    1f90:	2f b9       	out	0x0f, r18	; 15
    1f92:	77 9b       	sbis	0x0e, 7	; 14
    1f94:	fe cf       	rjmp	.-4      	; 0x1f92 <rf_set_cca_thresh+0x12>
    1f96:	9f b9       	out	0x0f, r25	; 15
    1f98:	77 9b       	sbis	0x0e, 7	; 14
    1f9a:	fe cf       	rjmp	.-4      	; 0x1f98 <rf_set_cca_thresh+0x18>
    1f9c:	8f b9       	out	0x0f, r24	; 15
    1f9e:	77 9b       	sbis	0x0e, 7	; 14
    1fa0:	fe cf       	rjmp	.-4      	; 0x1f9e <rf_set_cca_thresh+0x1e>
    1fa2:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1fa4:	08 95       	ret

00001fa6 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1fa6:	c0 98       	cbi	0x18, 0	; 24
    1fa8:	86 e0       	ldi	r24, 0x06	; 6
    1faa:	8f b9       	out	0x0f, r24	; 15
    1fac:	77 9b       	sbis	0x0e, 7	; 14
    1fae:	fe cf       	rjmp	.-4      	; 0x1fac <rf_test_mode+0x6>
    1fb0:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1fb2:	c0 98       	cbi	0x18, 0	; 24
    1fb4:	82 e1       	ldi	r24, 0x12	; 18
    1fb6:	8f b9       	out	0x0f, r24	; 15
    1fb8:	77 9b       	sbis	0x0e, 7	; 14
    1fba:	fe cf       	rjmp	.-4      	; 0x1fb8 <rf_test_mode+0x12>
    1fbc:	85 e0       	ldi	r24, 0x05	; 5
    1fbe:	8f b9       	out	0x0f, r24	; 15
    1fc0:	77 9b       	sbis	0x0e, 7	; 14
    1fc2:	fe cf       	rjmp	.-4      	; 0x1fc0 <rf_test_mode+0x1a>
    1fc4:	88 e0       	ldi	r24, 0x08	; 8
    1fc6:	8f b9       	out	0x0f, r24	; 15
    1fc8:	77 9b       	sbis	0x0e, 7	; 14
    1fca:	fe cf       	rjmp	.-4      	; 0x1fc8 <rf_test_mode+0x22>
    1fcc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1fce:	c0 98       	cbi	0x18, 0	; 24
    1fd0:	8e e2       	ldi	r24, 0x2E	; 46
    1fd2:	8f b9       	out	0x0f, r24	; 15
    1fd4:	77 9b       	sbis	0x0e, 7	; 14
    1fd6:	fe cf       	rjmp	.-4      	; 0x1fd4 <rf_test_mode+0x2e>
    1fd8:	88 e1       	ldi	r24, 0x18	; 24
    1fda:	8f b9       	out	0x0f, r24	; 15
    1fdc:	77 9b       	sbis	0x0e, 7	; 14
    1fde:	fe cf       	rjmp	.-4      	; 0x1fdc <rf_test_mode+0x36>
    1fe0:	1f b8       	out	0x0f, r1	; 15
    1fe2:	77 9b       	sbis	0x0e, 7	; 14
    1fe4:	fe cf       	rjmp	.-4      	; 0x1fe2 <rf_test_mode+0x3c>
    1fe6:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1fe8:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1fec:	08 95       	ret

00001fee <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1fee:	c0 98       	cbi	0x18, 0	; 24
    1ff0:	86 e0       	ldi	r24, 0x06	; 6
    1ff2:	8f b9       	out	0x0f, r24	; 15
    1ff4:	77 9b       	sbis	0x0e, 7	; 14
    1ff6:	fe cf       	rjmp	.-4      	; 0x1ff4 <rf_data_mode+0x6>
    1ff8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1ffa:	c0 98       	cbi	0x18, 0	; 24
    1ffc:	82 e1       	ldi	r24, 0x12	; 18
    1ffe:	8f b9       	out	0x0f, r24	; 15
    2000:	77 9b       	sbis	0x0e, 7	; 14
    2002:	fe cf       	rjmp	.-4      	; 0x2000 <rf_data_mode+0x12>
    2004:	85 e0       	ldi	r24, 0x05	; 5
    2006:	8f b9       	out	0x0f, r24	; 15
    2008:	77 9b       	sbis	0x0e, 7	; 14
    200a:	fe cf       	rjmp	.-4      	; 0x2008 <rf_data_mode+0x1a>
    200c:	1f b8       	out	0x0f, r1	; 15
    200e:	77 9b       	sbis	0x0e, 7	; 14
    2010:	fe cf       	rjmp	.-4      	; 0x200e <rf_data_mode+0x20>
    2012:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    2014:	c0 98       	cbi	0x18, 0	; 24
    2016:	8e e2       	ldi	r24, 0x2E	; 46
    2018:	8f b9       	out	0x0f, r24	; 15
    201a:	77 9b       	sbis	0x0e, 7	; 14
    201c:	fe cf       	rjmp	.-4      	; 0x201a <rf_data_mode+0x2c>
    201e:	1f b8       	out	0x0f, r1	; 15
    2020:	77 9b       	sbis	0x0e, 7	; 14
    2022:	fe cf       	rjmp	.-4      	; 0x2020 <rf_data_mode+0x32>
    2024:	1f b8       	out	0x0f, r1	; 15
    2026:	77 9b       	sbis	0x0e, 7	; 14
    2028:	fe cf       	rjmp	.-4      	; 0x2026 <rf_data_mode+0x38>
    202a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    202c:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2030:	08 95       	ret

00002032 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    2032:	c0 98       	cbi	0x18, 0	; 24
    2034:	86 e0       	ldi	r24, 0x06	; 6
    2036:	8f b9       	out	0x0f, r24	; 15
    2038:	77 9b       	sbis	0x0e, 7	; 14
    203a:	fe cf       	rjmp	.-4      	; 0x2038 <rf_rx_set_serial+0x6>
    203c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    203e:	c0 98       	cbi	0x18, 0	; 24
    2040:	82 e1       	ldi	r24, 0x12	; 18
    2042:	8f b9       	out	0x0f, r24	; 15
    2044:	77 9b       	sbis	0x0e, 7	; 14
    2046:	fe cf       	rjmp	.-4      	; 0x2044 <rf_rx_set_serial+0x12>
    2048:	85 e0       	ldi	r24, 0x05	; 5
    204a:	8f b9       	out	0x0f, r24	; 15
    204c:	77 9b       	sbis	0x0e, 7	; 14
    204e:	fe cf       	rjmp	.-4      	; 0x204c <rf_rx_set_serial+0x1a>
    2050:	81 e0       	ldi	r24, 0x01	; 1
    2052:	8f b9       	out	0x0f, r24	; 15
    2054:	77 9b       	sbis	0x0e, 7	; 14
    2056:	fe cf       	rjmp	.-4      	; 0x2054 <rf_rx_set_serial+0x22>
    2058:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    205a:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <rf_flush_rx_fifo>
}
    205e:	08 95       	ret

00002060 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    2060:	c0 98       	cbi	0x18, 0	; 24
    2062:	82 e1       	ldi	r24, 0x12	; 18
    2064:	8f b9       	out	0x0f, r24	; 15
    2066:	77 9b       	sbis	0x0e, 7	; 14
    2068:	fe cf       	rjmp	.-4      	; 0x2066 <rf_tx_set_serial+0x6>
    206a:	85 e0       	ldi	r24, 0x05	; 5
    206c:	8f b9       	out	0x0f, r24	; 15
    206e:	77 9b       	sbis	0x0e, 7	; 14
    2070:	fe cf       	rjmp	.-4      	; 0x206e <rf_tx_set_serial+0xe>
    2072:	84 e0       	ldi	r24, 0x04	; 4
    2074:	8f b9       	out	0x0f, r24	; 15
    2076:	77 9b       	sbis	0x0e, 7	; 14
    2078:	fe cf       	rjmp	.-4      	; 0x2076 <rf_tx_set_serial+0x16>
    207a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    207c:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <rf_flush_rx_fifo>
}
    2080:	08 95       	ret

00002082 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    2082:	90 e0       	ldi	r25, 0x00	; 0
    2084:	8f 70       	andi	r24, 0x0F	; 15
    2086:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    2088:	20 91 de 06 	lds	r18, 0x06DE
    208c:	30 91 df 06 	lds	r19, 0x06DF
    2090:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    2092:	82 2b       	or	r24, r18
    2094:	93 2b       	or	r25, r19
    2096:	90 93 df 06 	sts	0x06DF, r25
    209a:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    209e:	c0 98       	cbi	0x18, 0	; 24
    20a0:	81 e1       	ldi	r24, 0x11	; 17
    20a2:	8f b9       	out	0x0f, r24	; 15
    20a4:	77 9b       	sbis	0x0e, 7	; 14
    20a6:	fe cf       	rjmp	.-4      	; 0x20a4 <rf_set_preamble_length+0x22>
    20a8:	80 91 df 06 	lds	r24, 0x06DF
    20ac:	8f b9       	out	0x0f, r24	; 15
    20ae:	77 9b       	sbis	0x0e, 7	; 14
    20b0:	fe cf       	rjmp	.-4      	; 0x20ae <rf_set_preamble_length+0x2c>
    20b2:	80 91 de 06 	lds	r24, 0x06DE
    20b6:	8f b9       	out	0x0f, r24	; 15
    20b8:	77 9b       	sbis	0x0e, 7	; 14
    20ba:	fe cf       	rjmp	.-4      	; 0x20b8 <rf_set_preamble_length+0x36>
    20bc:	c0 9a       	sbi	0x18, 0	; 24
}
    20be:	08 95       	ret

000020c0 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	26 e0       	ldi	r18, 0x06	; 6
    20c4:	88 0f       	add	r24, r24
    20c6:	99 1f       	adc	r25, r25
    20c8:	2a 95       	dec	r18
    20ca:	e1 f7       	brne	.-8      	; 0x20c4 <rf_set_cca_mode+0x4>
    20cc:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    20ce:	20 91 de 06 	lds	r18, 0x06DE
    20d2:	30 91 df 06 	lds	r19, 0x06DF
    20d6:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    20d8:	82 2b       	or	r24, r18
    20da:	93 2b       	or	r25, r19
    20dc:	90 93 df 06 	sts	0x06DF, r25
    20e0:	80 93 de 06 	sts	0x06DE, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    20e4:	c0 98       	cbi	0x18, 0	; 24
    20e6:	81 e1       	ldi	r24, 0x11	; 17
    20e8:	8f b9       	out	0x0f, r24	; 15
    20ea:	77 9b       	sbis	0x0e, 7	; 14
    20ec:	fe cf       	rjmp	.-4      	; 0x20ea <rf_set_cca_mode+0x2a>
    20ee:	80 91 df 06 	lds	r24, 0x06DF
    20f2:	8f b9       	out	0x0f, r24	; 15
    20f4:	77 9b       	sbis	0x0e, 7	; 14
    20f6:	fe cf       	rjmp	.-4      	; 0x20f4 <rf_set_cca_mode+0x34>
    20f8:	80 91 de 06 	lds	r24, 0x06DE
    20fc:	8f b9       	out	0x0f, r24	; 15
    20fe:	77 9b       	sbis	0x0e, 7	; 14
    2100:	fe cf       	rjmp	.-4      	; 0x20fe <rf_set_cca_mode+0x3e>
    2102:	c0 9a       	sbi	0x18, 0	; 24
}
    2104:	08 95       	ret

00002106 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    2106:	c0 98       	cbi	0x18, 0	; 24
    2108:	84 e0       	ldi	r24, 0x04	; 4
    210a:	8f b9       	out	0x0f, r24	; 15
    210c:	77 9b       	sbis	0x0e, 7	; 14
    210e:	fe cf       	rjmp	.-4      	; 0x210c <rf_carrier_on+0x6>
    2110:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2112:	08 95       	ret

00002114 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    2114:	c0 98       	cbi	0x18, 0	; 24
    2116:	86 e0       	ldi	r24, 0x06	; 6
    2118:	8f b9       	out	0x0f, r24	; 15
    211a:	77 9b       	sbis	0x0e, 7	; 14
    211c:	fe cf       	rjmp	.-4      	; 0x211a <rf_carrier_off+0x6>
    211e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2120:	08 95       	ret

00002122 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    2122:	5f 9b       	sbis	0x0b, 7	; 11
    2124:	fe cf       	rjmp	.-4      	; 0x2122 <getc0>
    2126:	5f 98       	cbi	0x0b, 7	; 11
    2128:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    212a:	08 95       	ret

0000212c <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    212c:	5d 9b       	sbis	0x0b, 5	; 11
    212e:	fe cf       	rjmp	.-4      	; 0x212c <putc0>
    2130:	5d 98       	cbi	0x0b, 5	; 11
    2132:	8c b9       	out	0x0c, r24	; 12
}
    2134:	08 95       	ret

00002136 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    2136:	8f ef       	ldi	r24, 0xFF	; 255
    2138:	08 95       	ret

0000213a <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    213a:	88 23       	and	r24, r24
    213c:	11 f4       	brne	.+4      	; 0x2142 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    213e:	8b b1       	in	r24, 0x0b	; 11
    2140:	04 c0       	rjmp	.+8      	; 0x214a <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    2142:	81 30       	cpi	r24, 0x01	; 1
    2144:	31 f4       	brne	.+12     	; 0x2152 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    2146:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    214a:	88 1f       	adc	r24, r24
    214c:	88 27       	eor	r24, r24
    214e:	88 1f       	adc	r24, r24
    2150:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    2152:	80 e0       	ldi	r24, 0x00	; 0
}
    2154:	08 95       	ret

00002156 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2156:	cf 93       	push	r28
    2158:	df 93       	push	r29
    215a:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    215c:	07 c0       	rjmp	.+14     	; 0x216c <nrk_kprintf+0x16>
        putchar(c);
    215e:	60 91 06 08 	lds	r22, 0x0806
    2162:	70 91 07 08 	lds	r23, 0x0807
    2166:	90 e0       	ldi	r25, 0x00	; 0
    2168:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    216c:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    216e:	21 96       	adiw	r28, 0x01	; 1
    2170:	84 91       	lpm	r24, Z+
    2172:	88 23       	and	r24, r24
    2174:	a1 f7       	brne	.-24     	; 0x215e <nrk_kprintf+0x8>
        putchar(c);
}
    2176:	df 91       	pop	r29
    2178:	cf 91       	pop	r28
    217a:	08 95       	ret

0000217c <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    217c:	8f 3f       	cpi	r24, 0xFF	; 255
    217e:	09 f4       	brne	.+2      	; 0x2182 <nrk_gpio_set+0x6>
    2180:	3f c0       	rjmp	.+126    	; 0x2200 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2182:	98 2f       	mov	r25, r24
    2184:	96 95       	lsr	r25
    2186:	96 95       	lsr	r25
    2188:	96 95       	lsr	r25
    218a:	21 e0       	ldi	r18, 0x01	; 1
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	02 c0       	rjmp	.+4      	; 0x2194 <nrk_gpio_set+0x18>
    2190:	22 0f       	add	r18, r18
    2192:	33 1f       	adc	r19, r19
    2194:	9a 95       	dec	r25
    2196:	e2 f7       	brpl	.-8      	; 0x2190 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	87 70       	andi	r24, 0x07	; 7
    219c:	90 70       	andi	r25, 0x00	; 0
    219e:	82 30       	cpi	r24, 0x02	; 2
    21a0:	91 05       	cpc	r25, r1
    21a2:	d9 f0       	breq	.+54     	; 0x21da <nrk_gpio_set+0x5e>
    21a4:	83 30       	cpi	r24, 0x03	; 3
    21a6:	91 05       	cpc	r25, r1
    21a8:	34 f4       	brge	.+12     	; 0x21b6 <nrk_gpio_set+0x3a>
    21aa:	00 97       	sbiw	r24, 0x00	; 0
    21ac:	71 f0       	breq	.+28     	; 0x21ca <nrk_gpio_set+0x4e>
    21ae:	81 30       	cpi	r24, 0x01	; 1
    21b0:	91 05       	cpc	r25, r1
    21b2:	41 f5       	brne	.+80     	; 0x2204 <nrk_gpio_set+0x88>
    21b4:	0e c0       	rjmp	.+28     	; 0x21d2 <nrk_gpio_set+0x56>
    21b6:	84 30       	cpi	r24, 0x04	; 4
    21b8:	91 05       	cpc	r25, r1
    21ba:	c1 f0       	breq	.+48     	; 0x21ec <nrk_gpio_set+0x70>
    21bc:	84 30       	cpi	r24, 0x04	; 4
    21be:	91 05       	cpc	r25, r1
    21c0:	8c f0       	brlt	.+34     	; 0x21e4 <nrk_gpio_set+0x68>
    21c2:	85 30       	cpi	r24, 0x05	; 5
    21c4:	91 05       	cpc	r25, r1
    21c6:	f1 f4       	brne	.+60     	; 0x2204 <nrk_gpio_set+0x88>
    21c8:	15 c0       	rjmp	.+42     	; 0x21f4 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    21ca:	8b b3       	in	r24, 0x1b	; 27
    21cc:	82 2b       	or	r24, r18
    21ce:	8b bb       	out	0x1b, r24	; 27
    21d0:	07 c0       	rjmp	.+14     	; 0x21e0 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    21d2:	88 b3       	in	r24, 0x18	; 24
    21d4:	82 2b       	or	r24, r18
    21d6:	88 bb       	out	0x18, r24	; 24
    21d8:	03 c0       	rjmp	.+6      	; 0x21e0 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    21da:	85 b3       	in	r24, 0x15	; 21
    21dc:	82 2b       	or	r24, r18
    21de:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    21e0:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    21e2:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    21e4:	82 b3       	in	r24, 0x12	; 18
    21e6:	82 2b       	or	r24, r18
    21e8:	82 bb       	out	0x12, r24	; 18
    21ea:	fa cf       	rjmp	.-12     	; 0x21e0 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    21ec:	83 b1       	in	r24, 0x03	; 3
    21ee:	82 2b       	or	r24, r18
    21f0:	83 b9       	out	0x03, r24	; 3
    21f2:	f6 cf       	rjmp	.-20     	; 0x21e0 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    21f4:	80 91 62 00 	lds	r24, 0x0062
    21f8:	82 2b       	or	r24, r18
    21fa:	80 93 62 00 	sts	0x0062, r24
    21fe:	f0 cf       	rjmp	.-32     	; 0x21e0 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2200:	8f ef       	ldi	r24, 0xFF	; 255
    2202:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2204:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2206:	08 95       	ret

00002208 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2208:	8f 3f       	cpi	r24, 0xFF	; 255
    220a:	09 f4       	brne	.+2      	; 0x220e <nrk_gpio_clr+0x6>
    220c:	40 c0       	rjmp	.+128    	; 0x228e <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    220e:	98 2f       	mov	r25, r24
    2210:	96 95       	lsr	r25
    2212:	96 95       	lsr	r25
    2214:	96 95       	lsr	r25
    2216:	21 e0       	ldi	r18, 0x01	; 1
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	02 c0       	rjmp	.+4      	; 0x2220 <nrk_gpio_clr+0x18>
    221c:	22 0f       	add	r18, r18
    221e:	33 1f       	adc	r19, r19
    2220:	9a 95       	dec	r25
    2222:	e2 f7       	brpl	.-8      	; 0x221c <nrk_gpio_clr+0x14>
    2224:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	87 70       	andi	r24, 0x07	; 7
    222a:	90 70       	andi	r25, 0x00	; 0
    222c:	82 30       	cpi	r24, 0x02	; 2
    222e:	91 05       	cpc	r25, r1
    2230:	d9 f0       	breq	.+54     	; 0x2268 <nrk_gpio_clr+0x60>
    2232:	83 30       	cpi	r24, 0x03	; 3
    2234:	91 05       	cpc	r25, r1
    2236:	34 f4       	brge	.+12     	; 0x2244 <nrk_gpio_clr+0x3c>
    2238:	00 97       	sbiw	r24, 0x00	; 0
    223a:	71 f0       	breq	.+28     	; 0x2258 <nrk_gpio_clr+0x50>
    223c:	81 30       	cpi	r24, 0x01	; 1
    223e:	91 05       	cpc	r25, r1
    2240:	41 f5       	brne	.+80     	; 0x2292 <nrk_gpio_clr+0x8a>
    2242:	0e c0       	rjmp	.+28     	; 0x2260 <nrk_gpio_clr+0x58>
    2244:	84 30       	cpi	r24, 0x04	; 4
    2246:	91 05       	cpc	r25, r1
    2248:	c1 f0       	breq	.+48     	; 0x227a <nrk_gpio_clr+0x72>
    224a:	84 30       	cpi	r24, 0x04	; 4
    224c:	91 05       	cpc	r25, r1
    224e:	8c f0       	brlt	.+34     	; 0x2272 <nrk_gpio_clr+0x6a>
    2250:	85 30       	cpi	r24, 0x05	; 5
    2252:	91 05       	cpc	r25, r1
    2254:	f1 f4       	brne	.+60     	; 0x2292 <nrk_gpio_clr+0x8a>
    2256:	15 c0       	rjmp	.+42     	; 0x2282 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2258:	8b b3       	in	r24, 0x1b	; 27
    225a:	82 23       	and	r24, r18
    225c:	8b bb       	out	0x1b, r24	; 27
    225e:	07 c0       	rjmp	.+14     	; 0x226e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    2260:	88 b3       	in	r24, 0x18	; 24
    2262:	82 23       	and	r24, r18
    2264:	88 bb       	out	0x18, r24	; 24
    2266:	03 c0       	rjmp	.+6      	; 0x226e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2268:	85 b3       	in	r24, 0x15	; 21
    226a:	82 23       	and	r24, r18
    226c:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    226e:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    2270:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    2272:	82 b3       	in	r24, 0x12	; 18
    2274:	82 23       	and	r24, r18
    2276:	82 bb       	out	0x12, r24	; 18
    2278:	fa cf       	rjmp	.-12     	; 0x226e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    227a:	83 b1       	in	r24, 0x03	; 3
    227c:	82 23       	and	r24, r18
    227e:	83 b9       	out	0x03, r24	; 3
    2280:	f6 cf       	rjmp	.-20     	; 0x226e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    2282:	80 91 62 00 	lds	r24, 0x0062
    2286:	82 23       	and	r24, r18
    2288:	80 93 62 00 	sts	0x0062, r24
    228c:	f0 cf       	rjmp	.-32     	; 0x226e <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    228e:	8f ef       	ldi	r24, 0xFF	; 255
    2290:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    2292:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2294:	08 95       	ret

00002296 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2296:	8f 3f       	cpi	r24, 0xFF	; 255
    2298:	89 f1       	breq	.+98     	; 0x22fc <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    229a:	28 2f       	mov	r18, r24
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	27 70       	andi	r18, 0x07	; 7
    22a0:	30 70       	andi	r19, 0x00	; 0
    22a2:	22 30       	cpi	r18, 0x02	; 2
    22a4:	31 05       	cpc	r19, r1
    22a6:	c1 f0       	breq	.+48     	; 0x22d8 <nrk_gpio_get+0x42>
    22a8:	23 30       	cpi	r18, 0x03	; 3
    22aa:	31 05       	cpc	r19, r1
    22ac:	3c f4       	brge	.+14     	; 0x22bc <nrk_gpio_get+0x26>
    22ae:	21 15       	cp	r18, r1
    22b0:	31 05       	cpc	r19, r1
    22b2:	71 f0       	breq	.+28     	; 0x22d0 <nrk_gpio_get+0x3a>
    22b4:	21 30       	cpi	r18, 0x01	; 1
    22b6:	31 05       	cpc	r19, r1
    22b8:	09 f5       	brne	.+66     	; 0x22fc <nrk_gpio_get+0x66>
    22ba:	0c c0       	rjmp	.+24     	; 0x22d4 <nrk_gpio_get+0x3e>
    22bc:	24 30       	cpi	r18, 0x04	; 4
    22be:	31 05       	cpc	r19, r1
    22c0:	79 f0       	breq	.+30     	; 0x22e0 <nrk_gpio_get+0x4a>
    22c2:	24 30       	cpi	r18, 0x04	; 4
    22c4:	31 05       	cpc	r19, r1
    22c6:	54 f0       	brlt	.+20     	; 0x22dc <nrk_gpio_get+0x46>
    22c8:	25 30       	cpi	r18, 0x05	; 5
    22ca:	31 05       	cpc	r19, r1
    22cc:	b9 f4       	brne	.+46     	; 0x22fc <nrk_gpio_get+0x66>
    22ce:	0a c0       	rjmp	.+20     	; 0x22e4 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    22d0:	29 b3       	in	r18, 0x19	; 25
    22d2:	09 c0       	rjmp	.+18     	; 0x22e6 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    22d4:	26 b3       	in	r18, 0x16	; 22
    22d6:	07 c0       	rjmp	.+14     	; 0x22e6 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    22d8:	23 b3       	in	r18, 0x13	; 19
    22da:	05 c0       	rjmp	.+10     	; 0x22e6 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    22dc:	20 b3       	in	r18, 0x10	; 16
    22de:	03 c0       	rjmp	.+6      	; 0x22e6 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    22e0:	21 b1       	in	r18, 0x01	; 1
    22e2:	01 c0       	rjmp	.+2      	; 0x22e6 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    22e4:	20 b1       	in	r18, 0x00	; 0
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	86 95       	lsr	r24
    22ea:	86 95       	lsr	r24
    22ec:	86 95       	lsr	r24
    22ee:	02 c0       	rjmp	.+4      	; 0x22f4 <nrk_gpio_get+0x5e>
    22f0:	35 95       	asr	r19
    22f2:	27 95       	ror	r18
    22f4:	8a 95       	dec	r24
    22f6:	e2 f7       	brpl	.-8      	; 0x22f0 <nrk_gpio_get+0x5a>
    22f8:	21 70       	andi	r18, 0x01	; 1
    22fa:	01 c0       	rjmp	.+2      	; 0x22fe <nrk_gpio_get+0x68>
        default:
            return -1;
    22fc:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    22fe:	82 2f       	mov	r24, r18
    2300:	08 95       	ret

00002302 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2302:	88 23       	and	r24, r24
    2304:	19 f0       	breq	.+6      	; 0x230c <nrk_gpio_pullups+0xa>
    2306:	80 b5       	in	r24, 0x20	; 32
    2308:	8b 7f       	andi	r24, 0xFB	; 251
    230a:	02 c0       	rjmp	.+4      	; 0x2310 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    230c:	80 b5       	in	r24, 0x20	; 32
    230e:	84 60       	ori	r24, 0x04	; 4
    2310:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2312:	81 e0       	ldi	r24, 0x01	; 1
    2314:	08 95       	ret

00002316 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2316:	8f 3f       	cpi	r24, 0xFF	; 255
    2318:	09 f4       	brne	.+2      	; 0x231c <nrk_gpio_toggle+0x6>
    231a:	3f c0       	rjmp	.+126    	; 0x239a <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    231c:	98 2f       	mov	r25, r24
    231e:	96 95       	lsr	r25
    2320:	96 95       	lsr	r25
    2322:	96 95       	lsr	r25
    2324:	21 e0       	ldi	r18, 0x01	; 1
    2326:	30 e0       	ldi	r19, 0x00	; 0
    2328:	02 c0       	rjmp	.+4      	; 0x232e <nrk_gpio_toggle+0x18>
    232a:	22 0f       	add	r18, r18
    232c:	33 1f       	adc	r19, r19
    232e:	9a 95       	dec	r25
    2330:	e2 f7       	brpl	.-8      	; 0x232a <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2332:	90 e0       	ldi	r25, 0x00	; 0
    2334:	87 70       	andi	r24, 0x07	; 7
    2336:	90 70       	andi	r25, 0x00	; 0
    2338:	82 30       	cpi	r24, 0x02	; 2
    233a:	91 05       	cpc	r25, r1
    233c:	d9 f0       	breq	.+54     	; 0x2374 <nrk_gpio_toggle+0x5e>
    233e:	83 30       	cpi	r24, 0x03	; 3
    2340:	91 05       	cpc	r25, r1
    2342:	34 f4       	brge	.+12     	; 0x2350 <nrk_gpio_toggle+0x3a>
    2344:	00 97       	sbiw	r24, 0x00	; 0
    2346:	71 f0       	breq	.+28     	; 0x2364 <nrk_gpio_toggle+0x4e>
    2348:	81 30       	cpi	r24, 0x01	; 1
    234a:	91 05       	cpc	r25, r1
    234c:	41 f5       	brne	.+80     	; 0x239e <nrk_gpio_toggle+0x88>
    234e:	0e c0       	rjmp	.+28     	; 0x236c <nrk_gpio_toggle+0x56>
    2350:	84 30       	cpi	r24, 0x04	; 4
    2352:	91 05       	cpc	r25, r1
    2354:	c1 f0       	breq	.+48     	; 0x2386 <nrk_gpio_toggle+0x70>
    2356:	84 30       	cpi	r24, 0x04	; 4
    2358:	91 05       	cpc	r25, r1
    235a:	8c f0       	brlt	.+34     	; 0x237e <nrk_gpio_toggle+0x68>
    235c:	85 30       	cpi	r24, 0x05	; 5
    235e:	91 05       	cpc	r25, r1
    2360:	f1 f4       	brne	.+60     	; 0x239e <nrk_gpio_toggle+0x88>
    2362:	15 c0       	rjmp	.+42     	; 0x238e <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    2364:	8b b3       	in	r24, 0x1b	; 27
    2366:	82 27       	eor	r24, r18
    2368:	8b bb       	out	0x1b, r24	; 27
    236a:	07 c0       	rjmp	.+14     	; 0x237a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    236c:	88 b3       	in	r24, 0x18	; 24
    236e:	82 27       	eor	r24, r18
    2370:	88 bb       	out	0x18, r24	; 24
    2372:	03 c0       	rjmp	.+6      	; 0x237a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    2374:	85 b3       	in	r24, 0x15	; 21
    2376:	82 27       	eor	r24, r18
    2378:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    237a:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    237c:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    237e:	82 b3       	in	r24, 0x12	; 18
    2380:	82 27       	eor	r24, r18
    2382:	82 bb       	out	0x12, r24	; 18
    2384:	fa cf       	rjmp	.-12     	; 0x237a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    2386:	83 b1       	in	r24, 0x03	; 3
    2388:	82 27       	eor	r24, r18
    238a:	83 b9       	out	0x03, r24	; 3
    238c:	f6 cf       	rjmp	.-20     	; 0x237a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    238e:	80 91 62 00 	lds	r24, 0x0062
    2392:	82 27       	eor	r24, r18
    2394:	80 93 62 00 	sts	0x0062, r24
    2398:	f0 cf       	rjmp	.-32     	; 0x237a <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    239a:	8f ef       	ldi	r24, 0xFF	; 255
    239c:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    239e:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    23a0:	08 95       	ret

000023a2 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23a2:	8f 3f       	cpi	r24, 0xFF	; 255
    23a4:	09 f4       	brne	.+2      	; 0x23a8 <nrk_gpio_direction+0x6>
    23a6:	8c c0       	rjmp	.+280    	; 0x24c0 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    23a8:	98 2f       	mov	r25, r24
    23aa:	96 95       	lsr	r25
    23ac:	96 95       	lsr	r25
    23ae:	96 95       	lsr	r25
    23b0:	21 e0       	ldi	r18, 0x01	; 1
    23b2:	30 e0       	ldi	r19, 0x00	; 0
    23b4:	02 c0       	rjmp	.+4      	; 0x23ba <nrk_gpio_direction+0x18>
    23b6:	22 0f       	add	r18, r18
    23b8:	33 1f       	adc	r19, r19
    23ba:	9a 95       	dec	r25
    23bc:	e2 f7       	brpl	.-8      	; 0x23b6 <nrk_gpio_direction+0x14>
    23be:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    23c0:	66 23       	and	r22, r22
    23c2:	09 f0       	breq	.+2      	; 0x23c6 <nrk_gpio_direction+0x24>
    23c4:	4a c0       	rjmp	.+148    	; 0x245a <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    23c6:	32 2f       	mov	r19, r18
    23c8:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    23ca:	87 70       	andi	r24, 0x07	; 7
    23cc:	90 70       	andi	r25, 0x00	; 0
    23ce:	82 30       	cpi	r24, 0x02	; 2
    23d0:	91 05       	cpc	r25, r1
    23d2:	19 f1       	breq	.+70     	; 0x241a <nrk_gpio_direction+0x78>
    23d4:	83 30       	cpi	r24, 0x03	; 3
    23d6:	91 05       	cpc	r25, r1
    23d8:	3c f4       	brge	.+14     	; 0x23e8 <nrk_gpio_direction+0x46>
    23da:	00 97       	sbiw	r24, 0x00	; 0
    23dc:	81 f0       	breq	.+32     	; 0x23fe <nrk_gpio_direction+0x5c>
    23de:	81 30       	cpi	r24, 0x01	; 1
    23e0:	91 05       	cpc	r25, r1
    23e2:	09 f0       	breq	.+2      	; 0x23e6 <nrk_gpio_direction+0x44>
    23e4:	6d c0       	rjmp	.+218    	; 0x24c0 <nrk_gpio_direction+0x11e>
    23e6:	12 c0       	rjmp	.+36     	; 0x240c <nrk_gpio_direction+0x6a>
    23e8:	84 30       	cpi	r24, 0x04	; 4
    23ea:	91 05       	cpc	r25, r1
    23ec:	21 f1       	breq	.+72     	; 0x2436 <nrk_gpio_direction+0x94>
    23ee:	84 30       	cpi	r24, 0x04	; 4
    23f0:	91 05       	cpc	r25, r1
    23f2:	d4 f0       	brlt	.+52     	; 0x2428 <nrk_gpio_direction+0x86>
    23f4:	85 30       	cpi	r24, 0x05	; 5
    23f6:	91 05       	cpc	r25, r1
    23f8:	09 f0       	breq	.+2      	; 0x23fc <nrk_gpio_direction+0x5a>
    23fa:	62 c0       	rjmp	.+196    	; 0x24c0 <nrk_gpio_direction+0x11e>
    23fc:	23 c0       	rjmp	.+70     	; 0x2444 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    23fe:	8a b3       	in	r24, 0x1a	; 26
    2400:	83 23       	and	r24, r19
    2402:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2404:	8b b3       	in	r24, 0x1b	; 27
    2406:	82 2b       	or	r24, r18
    2408:	8b bb       	out	0x1b, r24	; 27
    240a:	58 c0       	rjmp	.+176    	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    240c:	87 b3       	in	r24, 0x17	; 23
    240e:	83 23       	and	r24, r19
    2410:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2412:	88 b3       	in	r24, 0x18	; 24
    2414:	82 2b       	or	r24, r18
    2416:	88 bb       	out	0x18, r24	; 24
    2418:	51 c0       	rjmp	.+162    	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    241a:	84 b3       	in	r24, 0x14	; 20
    241c:	83 23       	and	r24, r19
    241e:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    2420:	85 b3       	in	r24, 0x15	; 21
    2422:	82 2b       	or	r24, r18
    2424:	85 bb       	out	0x15, r24	; 21
    2426:	4a c0       	rjmp	.+148    	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2428:	81 b3       	in	r24, 0x11	; 17
    242a:	83 23       	and	r24, r19
    242c:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    242e:	82 b3       	in	r24, 0x12	; 18
    2430:	82 2b       	or	r24, r18
    2432:	82 bb       	out	0x12, r24	; 18
    2434:	43 c0       	rjmp	.+134    	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2436:	82 b1       	in	r24, 0x02	; 2
    2438:	83 23       	and	r24, r19
    243a:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    243c:	83 b1       	in	r24, 0x03	; 3
    243e:	82 2b       	or	r24, r18
    2440:	83 b9       	out	0x03, r24	; 3
    2442:	3c c0       	rjmp	.+120    	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2444:	80 91 61 00 	lds	r24, 0x0061
    2448:	83 23       	and	r24, r19
    244a:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    244e:	80 91 62 00 	lds	r24, 0x0062
    2452:	82 2b       	or	r24, r18
    2454:	80 93 62 00 	sts	0x0062, r24
    2458:	31 c0       	rjmp	.+98     	; 0x24bc <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    245a:	87 70       	andi	r24, 0x07	; 7
    245c:	90 70       	andi	r25, 0x00	; 0
    245e:	82 30       	cpi	r24, 0x02	; 2
    2460:	91 05       	cpc	r25, r1
    2462:	d9 f0       	breq	.+54     	; 0x249a <nrk_gpio_direction+0xf8>
    2464:	83 30       	cpi	r24, 0x03	; 3
    2466:	91 05       	cpc	r25, r1
    2468:	34 f4       	brge	.+12     	; 0x2476 <nrk_gpio_direction+0xd4>
    246a:	00 97       	sbiw	r24, 0x00	; 0
    246c:	71 f0       	breq	.+28     	; 0x248a <nrk_gpio_direction+0xe8>
    246e:	81 30       	cpi	r24, 0x01	; 1
    2470:	91 05       	cpc	r25, r1
    2472:	41 f5       	brne	.+80     	; 0x24c4 <nrk_gpio_direction+0x122>
    2474:	0e c0       	rjmp	.+28     	; 0x2492 <nrk_gpio_direction+0xf0>
    2476:	84 30       	cpi	r24, 0x04	; 4
    2478:	91 05       	cpc	r25, r1
    247a:	b9 f0       	breq	.+46     	; 0x24aa <nrk_gpio_direction+0x108>
    247c:	84 30       	cpi	r24, 0x04	; 4
    247e:	91 05       	cpc	r25, r1
    2480:	84 f0       	brlt	.+32     	; 0x24a2 <nrk_gpio_direction+0x100>
    2482:	85 30       	cpi	r24, 0x05	; 5
    2484:	91 05       	cpc	r25, r1
    2486:	f1 f4       	brne	.+60     	; 0x24c4 <nrk_gpio_direction+0x122>
    2488:	14 c0       	rjmp	.+40     	; 0x24b2 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    248a:	8a b3       	in	r24, 0x1a	; 26
    248c:	82 2b       	or	r24, r18
    248e:	8a bb       	out	0x1a, r24	; 26
    2490:	15 c0       	rjmp	.+42     	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2492:	87 b3       	in	r24, 0x17	; 23
    2494:	82 2b       	or	r24, r18
    2496:	87 bb       	out	0x17, r24	; 23
    2498:	11 c0       	rjmp	.+34     	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    249a:	84 b3       	in	r24, 0x14	; 20
    249c:	82 2b       	or	r24, r18
    249e:	84 bb       	out	0x14, r24	; 20
    24a0:	0d c0       	rjmp	.+26     	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    24a2:	81 b3       	in	r24, 0x11	; 17
    24a4:	82 2b       	or	r24, r18
    24a6:	81 bb       	out	0x11, r24	; 17
    24a8:	09 c0       	rjmp	.+18     	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    24aa:	82 b1       	in	r24, 0x02	; 2
    24ac:	82 2b       	or	r24, r18
    24ae:	82 b9       	out	0x02, r24	; 2
    24b0:	05 c0       	rjmp	.+10     	; 0x24bc <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    24b2:	80 91 61 00 	lds	r24, 0x0061
    24b6:	82 2b       	or	r24, r18
    24b8:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    24bc:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    24be:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    24c0:	8f ef       	ldi	r24, 0xFF	; 255
    24c2:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    24c4:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    24c6:	08 95       	ret

000024c8 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
    24ca:	08 95       	ret

000024cc <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    24cc:	00 97       	sbiw	r24, 0x00	; 0
    24ce:	11 f4       	brne	.+4      	; 0x24d4 <nrk_led_toggle+0x8>
    24d0:	80 e0       	ldi	r24, 0x00	; 0
    24d2:	09 c0       	rjmp	.+18     	; 0x24e6 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    24d4:	81 30       	cpi	r24, 0x01	; 1
    24d6:	91 05       	cpc	r25, r1
    24d8:	11 f4       	brne	.+4      	; 0x24de <nrk_led_toggle+0x12>
    24da:	88 e0       	ldi	r24, 0x08	; 8
    24dc:	04 c0       	rjmp	.+8      	; 0x24e6 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    24de:	82 30       	cpi	r24, 0x02	; 2
    24e0:	91 05       	cpc	r25, r1
    24e2:	29 f4       	brne	.+10     	; 0x24ee <nrk_led_toggle+0x22>
    24e4:	80 e1       	ldi	r24, 0x10	; 16
    24e6:	0e 94 8b 11 	call	0x2316	; 0x2316 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    24ea:	81 e0       	ldi	r24, 0x01	; 1
    24ec:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    24ee:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    24f0:	08 95       	ret

000024f2 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    24f2:	00 97       	sbiw	r24, 0x00	; 0
    24f4:	11 f4       	brne	.+4      	; 0x24fa <nrk_led_clr+0x8>
    24f6:	80 e0       	ldi	r24, 0x00	; 0
    24f8:	09 c0       	rjmp	.+18     	; 0x250c <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    24fa:	81 30       	cpi	r24, 0x01	; 1
    24fc:	91 05       	cpc	r25, r1
    24fe:	11 f4       	brne	.+4      	; 0x2504 <nrk_led_clr+0x12>
    2500:	88 e0       	ldi	r24, 0x08	; 8
    2502:	04 c0       	rjmp	.+8      	; 0x250c <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2504:	82 30       	cpi	r24, 0x02	; 2
    2506:	91 05       	cpc	r25, r1
    2508:	29 f4       	brne	.+10     	; 0x2514 <nrk_led_clr+0x22>
    250a:	80 e1       	ldi	r24, 0x10	; 16
    250c:	0e 94 be 10 	call	0x217c	; 0x217c <nrk_gpio_set>
    else            return -1;

    return 1;
    2510:	81 e0       	ldi	r24, 0x01	; 1
    2512:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2514:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2516:	08 95       	ret

00002518 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2518:	80 b5       	in	r24, 0x20	; 32
    251a:	84 60       	ori	r24, 0x04	; 4
    251c:	80 bd       	out	0x20, r24	; 32
    251e:	87 e0       	ldi	r24, 0x07	; 7
    2520:	87 bb       	out	0x17, r24	; 23
    2522:	88 bb       	out	0x18, r24	; 24
    2524:	8f ef       	ldi	r24, 0xFF	; 255
    2526:	84 bb       	out	0x14, r24	; 20
    2528:	15 ba       	out	0x15, r1	; 21
    252a:	82 e0       	ldi	r24, 0x02	; 2
    252c:	82 b9       	out	0x02, r24	; 2
    252e:	87 e6       	ldi	r24, 0x67	; 103
    2530:	8a bb       	out	0x1a, r24	; 26
    2532:	80 e4       	ldi	r24, 0x40	; 64
    2534:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2536:	80 e5       	ldi	r24, 0x50	; 80
    2538:	8d b9       	out	0x0d, r24	; 13
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    253e:	80 e0       	ldi	r24, 0x00	; 0
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    nrk_led_clr(1);
    2546:	81 e0       	ldi	r24, 0x01	; 1
    2548:	90 e0       	ldi	r25, 0x00	; 0
    254a:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    nrk_led_clr(2);
    254e:	82 e0       	ldi	r24, 0x02	; 2
    2550:	90 e0       	ldi	r25, 0x00	; 0
    2552:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    nrk_led_clr(3);
    2556:	83 e0       	ldi	r24, 0x03	; 3
    2558:	90 e0       	ldi	r25, 0x00	; 0
    255a:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
}
    255e:	08 95       	ret

00002560 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    2560:	00 97       	sbiw	r24, 0x00	; 0
    2562:	11 f4       	brne	.+4      	; 0x2568 <nrk_led_set+0x8>
    2564:	80 e0       	ldi	r24, 0x00	; 0
    2566:	09 c0       	rjmp	.+18     	; 0x257a <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2568:	81 30       	cpi	r24, 0x01	; 1
    256a:	91 05       	cpc	r25, r1
    256c:	11 f4       	brne	.+4      	; 0x2572 <nrk_led_set+0x12>
    256e:	88 e0       	ldi	r24, 0x08	; 8
    2570:	04 c0       	rjmp	.+8      	; 0x257a <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2572:	82 30       	cpi	r24, 0x02	; 2
    2574:	91 05       	cpc	r25, r1
    2576:	29 f4       	brne	.+10     	; 0x2582 <nrk_led_set+0x22>
    2578:	80 e1       	ldi	r24, 0x10	; 16
    257a:	0e 94 04 11 	call	0x2208	; 0x2208 <nrk_gpio_clr>
    else            return -1;

    return 1;
    257e:	81 e0       	ldi	r24, 0x01	; 1
    2580:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2582:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2584:	08 95       	ret

00002586 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    2586:	90 91 9b 00 	lds	r25, 0x009B
    258a:	95 ff       	sbrs	r25, 5
    258c:	fc cf       	rjmp	.-8      	; 0x2586 <putc1>
    258e:	90 91 9b 00 	lds	r25, 0x009B
    2592:	9f 7d       	andi	r25, 0xDF	; 223
    2594:	90 93 9b 00 	sts	0x009B, r25
    2598:	80 93 9c 00 	sts	0x009C, r24
}
    259c:	08 95       	ret

0000259e <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    259e:	90 93 90 00 	sts	0x0090, r25
    25a2:	89 b9       	out	0x09, r24	; 9
    25a4:	86 e0       	ldi	r24, 0x06	; 6
    25a6:	80 93 95 00 	sts	0x0095, r24
    25aa:	52 98       	cbi	0x0a, 2	; 10
    25ac:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    25ae:	8a b1       	in	r24, 0x0a	; 10
    25b0:	88 61       	ori	r24, 0x18	; 24
    25b2:	8a b9       	out	0x0a, r24	; 10
}
    25b4:	08 95       	ret

000025b6 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    25b6:	0f 93       	push	r16
    25b8:	1f 93       	push	r17
    25ba:	cf 93       	push	r28
    25bc:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    25be:	0e 94 cf 12 	call	0x259e	; 0x259e <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    25c2:	c6 e9       	ldi	r28, 0x96	; 150
    25c4:	d0 e1       	ldi	r29, 0x10	; 16
    25c6:	01 e9       	ldi	r16, 0x91	; 145
    25c8:	10 e1       	ldi	r17, 0x10	; 16
    25ca:	ce 01       	movw	r24, r28
    25cc:	b8 01       	movw	r22, r16
    25ce:	0e 94 a4 44 	call	0x8948	; 0x8948 <fdevopen>
    25d2:	90 93 07 08 	sts	0x0807, r25
    25d6:	80 93 06 08 	sts	0x0806, r24
    stdin = fdevopen( putc0, getc0);
    25da:	ce 01       	movw	r24, r28
    25dc:	b8 01       	movw	r22, r16
    25de:	0e 94 a4 44 	call	0x8948	; 0x8948 <fdevopen>
    25e2:	90 93 05 08 	sts	0x0805, r25
    25e6:	80 93 04 08 	sts	0x0804, r24
    ENABLE_UART0_RX_INT();
#endif



}
    25ea:	df 91       	pop	r29
    25ec:	cf 91       	pop	r28
    25ee:	1f 91       	pop	r17
    25f0:	0f 91       	pop	r16
    25f2:	08 95       	ret

000025f4 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    25f4:	90 93 98 00 	sts	0x0098, r25
    25f8:	80 93 99 00 	sts	0x0099, r24
    25fc:	86 e0       	ldi	r24, 0x06	; 6
    25fe:	80 93 9d 00 	sts	0x009D, r24
    2602:	ea e9       	ldi	r30, 0x9A	; 154
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	80 81       	ld	r24, Z
    2608:	8b 7f       	andi	r24, 0xFB	; 251
    260a:	80 83       	st	Z, r24
    260c:	ab e9       	ldi	r26, 0x9B	; 155
    260e:	b0 e0       	ldi	r27, 0x00	; 0
    2610:	8c 91       	ld	r24, X
    2612:	82 60       	ori	r24, 0x02	; 2
    2614:	8c 93       	st	X, r24
    ENABLE_UART1();
    2616:	80 81       	ld	r24, Z
    2618:	88 61       	ori	r24, 0x18	; 24
    261a:	80 83       	st	Z, r24
}
    261c:	08 95       	ret

0000261e <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    261e:	80 91 9b 00 	lds	r24, 0x009B
    2622:	87 ff       	sbrs	r24, 7
    2624:	fc cf       	rjmp	.-8      	; 0x261e <getc1>
    2626:	80 91 9b 00 	lds	r24, 0x009B
    262a:	8f 77       	andi	r24, 0x7F	; 127
    262c:	80 93 9b 00 	sts	0x009B, r24
    2630:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2634:	08 95       	ret

00002636 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    263e:	01 97       	sbiw	r24, 0x01	; 1
    2640:	d1 f7       	brne	.-12     	; 0x2636 <halWait>

} // halWait
    2642:	08 95       	ret

00002644 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2644:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
}
    2648:	08 95       	ret

0000264a <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    264a:	0e 94 3c 46 	call	0x8c78	; 0x8c78 <__eewr_byte_m128>
    return 0;
}
    264e:	80 e0       	ldi	r24, 0x00	; 0
    2650:	08 95       	ret

00002652 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2652:	ef 92       	push	r14
    2654:	ff 92       	push	r15
    2656:	0f 93       	push	r16
    2658:	1f 93       	push	r17
    265a:	cf 93       	push	r28
    265c:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    265e:	e8 2e       	mov	r14, r24
    2660:	e7 01       	movw	r28, r14
    2662:	7e 01       	movw	r14, r28
    2664:	f9 2e       	mov	r15, r25
    2666:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2668:	80 e0       	ldi	r24, 0x00	; 0
    266a:	90 e0       	ldi	r25, 0x00	; 0
    266c:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    2670:	08 2f       	mov	r16, r24
    2672:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2674:	81 e0       	ldi	r24, 0x01	; 1
    2676:	90 e0       	ldi	r25, 0x00	; 0
    2678:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    267c:	e8 2e       	mov	r14, r24
    267e:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2680:	82 e0       	ldi	r24, 0x02	; 2
    2682:	90 e0       	ldi	r25, 0x00	; 0
    2684:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    2688:	f8 2e       	mov	r15, r24
    268a:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    268c:	83 e0       	ldi	r24, 0x03	; 3
    268e:	90 e0       	ldi	r25, 0x00	; 0
    2690:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    2694:	18 2f       	mov	r17, r24
    2696:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2698:	84 e0       	ldi	r24, 0x04	; 4
    269a:	90 e0       	ldi	r25, 0x00	; 0
    269c:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    26a0:	fe 0c       	add	r15, r14
    ct+=buf[2];
    26a2:	f0 0e       	add	r15, r16
    ct+=buf[3];
    26a4:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    26a6:	8f 15       	cp	r24, r15
    26a8:	11 f4       	brne	.+4      	; 0x26ae <read_eeprom_mac_address+0x5c>
    26aa:	81 e0       	ldi	r24, 0x01	; 1
    26ac:	01 c0       	rjmp	.+2      	; 0x26b0 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    26ae:	8f ef       	ldi	r24, 0xFF	; 255
}
    26b0:	df 91       	pop	r29
    26b2:	cf 91       	pop	r28
    26b4:	1f 91       	pop	r17
    26b6:	0f 91       	pop	r16
    26b8:	ff 90       	pop	r15
    26ba:	ef 90       	pop	r14
    26bc:	08 95       	ret

000026be <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    26be:	cf 93       	push	r28
    26c0:	df 93       	push	r29
    26c2:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    26c4:	85 e0       	ldi	r24, 0x05	; 5
    26c6:	90 e0       	ldi	r25, 0x00	; 0
    26c8:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    26cc:	88 83       	st	Y, r24
    return NRK_OK;
}
    26ce:	81 e0       	ldi	r24, 0x01	; 1
    26d0:	df 91       	pop	r29
    26d2:	cf 91       	pop	r28
    26d4:	08 95       	ret

000026d6 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    26d6:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    26d8:	86 e0       	ldi	r24, 0x06	; 6
    26da:	90 e0       	ldi	r25, 0x00	; 0
    26dc:	60 81       	ld	r22, Z
    26de:	0e 94 3c 46 	call	0x8c78	; 0x8c78 <__eewr_byte_m128>
    return NRK_OK;
}
    26e2:	81 e0       	ldi	r24, 0x01	; 1
    26e4:	08 95       	ret

000026e6 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    26e6:	cf 93       	push	r28
    26e8:	df 93       	push	r29
    26ea:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    26ec:	86 e0       	ldi	r24, 0x06	; 6
    26ee:	90 e0       	ldi	r25, 0x00	; 0
    26f0:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    26f4:	88 83       	st	Y, r24
    return NRK_OK;
}
    26f6:	81 e0       	ldi	r24, 0x01	; 1
    26f8:	df 91       	pop	r29
    26fa:	cf 91       	pop	r28
    26fc:	08 95       	ret

000026fe <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    26fe:	0f 93       	push	r16
    2700:	1f 93       	push	r17
    2702:	cf 93       	push	r28
    2704:	df 93       	push	r29
    2706:	08 2f       	mov	r16, r24
    2708:	19 2f       	mov	r17, r25
    270a:	c8 e0       	ldi	r28, 0x08	; 8
    270c:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    270e:	ce 01       	movw	r24, r28
    2710:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    2714:	f8 01       	movw	r30, r16
    2716:	81 93       	st	Z+, r24
    2718:	8f 01       	movw	r16, r30
    271a:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    271c:	c8 31       	cpi	r28, 0x18	; 24
    271e:	d1 05       	cpc	r29, r1
    2720:	b1 f7       	brne	.-20     	; 0x270e <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2722:	81 e0       	ldi	r24, 0x01	; 1
    2724:	df 91       	pop	r29
    2726:	cf 91       	pop	r28
    2728:	1f 91       	pop	r17
    272a:	0f 91       	pop	r16
    272c:	08 95       	ret

0000272e <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    272e:	0f 93       	push	r16
    2730:	1f 93       	push	r17
    2732:	cf 93       	push	r28
    2734:	df 93       	push	r29
    2736:	08 2f       	mov	r16, r24
    2738:	19 2f       	mov	r17, r25
    273a:	c8 e0       	ldi	r28, 0x08	; 8
    273c:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    273e:	f8 01       	movw	r30, r16
    2740:	61 91       	ld	r22, Z+
    2742:	8f 01       	movw	r16, r30
    2744:	ce 01       	movw	r24, r28
    2746:	0e 94 3c 46 	call	0x8c78	; 0x8c78 <__eewr_byte_m128>
    274a:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    274c:	c8 31       	cpi	r28, 0x18	; 24
    274e:	d1 05       	cpc	r29, r1
    2750:	b1 f7       	brne	.-20     	; 0x273e <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2752:	81 e0       	ldi	r24, 0x01	; 1
    2754:	df 91       	pop	r29
    2756:	cf 91       	pop	r28
    2758:	1f 91       	pop	r17
    275a:	0f 91       	pop	r16
    275c:	08 95       	ret

0000275e <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    275e:	cf 93       	push	r28
    2760:	df 93       	push	r29
    2762:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2764:	87 e0       	ldi	r24, 0x07	; 7
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	0e 94 34 46 	call	0x8c68	; 0x8c68 <__eerd_byte_m128>
    276c:	88 83       	st	Y, r24
    return NRK_OK;
}
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	df 91       	pop	r29
    2772:	cf 91       	pop	r28
    2774:	08 95       	ret

00002776 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2776:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2778:	87 e0       	ldi	r24, 0x07	; 7
    277a:	90 e0       	ldi	r25, 0x00	; 0
    277c:	60 81       	ld	r22, Z
    277e:	0e 94 3c 46 	call	0x8c78	; 0x8c78 <__eewr_byte_m128>
    return NRK_OK;
}
    2782:	81 e0       	ldi	r24, 0x01	; 1
    2784:	08 95       	ret

00002786 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2786:	f8 94       	cli
};
    2788:	08 95       	ret

0000278a <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    278a:	78 94       	sei
};
    278c:	08 95       	ret

0000278e <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    278e:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    2792:	ff cf       	rjmp	.-2      	; 0x2792 <nrk_halt+0x4>

00002794 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2794:	0f 93       	push	r16
    2796:	1f 93       	push	r17
    2798:	df 93       	push	r29
    279a:	cf 93       	push	r28
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	a3 97       	sbiw	r28, 0x23	; 35
    27a2:	0f b6       	in	r0, 0x3f	; 63
    27a4:	f8 94       	cli
    27a6:	de bf       	out	0x3e, r29	; 62
    27a8:	0f be       	out	0x3f, r0	; 63
    27aa:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    27ac:	0e 94 2b 19 	call	0x3256	; 0x3256 <nrk_signal_create>
    27b0:	80 93 c5 07 	sts	0x07C5, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    27b4:	8f 3f       	cpi	r24, 0xFF	; 255
    27b6:	21 f4       	brne	.+8      	; 0x27c0 <nrk_init+0x2c>
    27b8:	8e e0       	ldi	r24, 0x0E	; 14
    27ba:	60 e0       	ldi	r22, 0x00	; 0
    27bc:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    27c0:	0e 94 cf 28 	call	0x519e	; 0x519e <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    27c4:	08 2f       	mov	r16, r24
    27c6:	81 ff       	sbrs	r24, 1
    27c8:	04 c0       	rjmp	.+8      	; 0x27d2 <nrk_init+0x3e>
    27ca:	84 e1       	ldi	r24, 0x14	; 20
    27cc:	60 e0       	ldi	r22, 0x00	; 0
    27ce:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    27d2:	02 ff       	sbrs	r16, 2
    27d4:	04 c0       	rjmp	.+8      	; 0x27de <nrk_init+0x4a>
    27d6:	83 e1       	ldi	r24, 0x13	; 19
    27d8:	60 e0       	ldi	r22, 0x00	; 0
    27da:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    27de:	10 92 c8 07 	sts	0x07C8, r1
    nrk_cur_task_TCB = NULL;
    27e2:	10 92 d6 07 	sts	0x07D6, r1
    27e6:	10 92 d5 07 	sts	0x07D5, r1
    
    nrk_high_ready_TCB = NULL;
    27ea:	10 92 c7 07 	sts	0x07C7, r1
    27ee:	10 92 c6 07 	sts	0x07C6, r1
    nrk_high_ready_prio = 0; 
    27f2:	10 92 d7 07 	sts	0x07D7, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    27f6:	10 92 d4 07 	sts	0x07D4, r1
    27fa:	e4 eb       	ldi	r30, 0xB4	; 180
    27fc:	f7 e0       	ldi	r31, 0x07	; 7

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    27fe:	8f ef       	ldi	r24, 0xFF	; 255
    2800:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    2802:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    2804:	81 83       	std	Z+1, r24	; 0x01
    2806:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2808:	97 e0       	ldi	r25, 0x07	; 7
    280a:	e3 3c       	cpi	r30, 0xC3	; 195
    280c:	f9 07       	cpc	r31, r25
    280e:	c1 f7       	brne	.-16     	; 0x2800 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2810:	93 e6       	ldi	r25, 0x63	; 99
    2812:	90 93 fe 06 	sts	0x06FE, r25
        nrk_task_TCB[i].task_ID = -1; 
    2816:	80 93 fc 06 	sts	0x06FC, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    281a:	90 93 24 07 	sts	0x0724, r25
        nrk_task_TCB[i].task_ID = -1; 
    281e:	80 93 22 07 	sts	0x0722, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2822:	90 93 4a 07 	sts	0x074A, r25
        nrk_task_TCB[i].task_ID = -1; 
    2826:	80 93 48 07 	sts	0x0748, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    282a:	90 93 70 07 	sts	0x0770, r25
        nrk_task_TCB[i].task_ID = -1; 
    282e:	80 93 6e 07 	sts	0x076E, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2832:	90 93 96 07 	sts	0x0796, r25
        nrk_task_TCB[i].task_ID = -1; 
    2836:	80 93 94 07 	sts	0x0794, r24
    283a:	eb ed       	ldi	r30, 0xDB	; 219
    283c:	f7 e0       	ldi	r31, 0x07	; 7
    283e:	20 e0       	ldi	r18, 0x00	; 0
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	01 c0       	rjmp	.+2      	; 0x2846 <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2844:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    2846:	a9 01       	movw	r20, r18
    2848:	4f 5f       	subi	r20, 0xFF	; 255
    284a:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    284c:	ca 01       	movw	r24, r20
    284e:	88 0f       	add	r24, r24
    2850:	99 1f       	adc	r25, r25
    2852:	88 0f       	add	r24, r24
    2854:	99 1f       	adc	r25, r25
    2856:	84 0f       	add	r24, r20
    2858:	95 1f       	adc	r25, r21
    285a:	88 52       	subi	r24, 0x28	; 40
    285c:	98 4f       	sbci	r25, 0xF8	; 248
    285e:	91 83       	std	Z+1, r25	; 0x01
    2860:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2862:	c9 01       	movw	r24, r18
    2864:	88 0f       	add	r24, r24
    2866:	99 1f       	adc	r25, r25
    2868:	88 0f       	add	r24, r24
    286a:	99 1f       	adc	r25, r25
    286c:	82 0f       	add	r24, r18
    286e:	93 1f       	adc	r25, r19
    2870:	88 52       	subi	r24, 0x28	; 40
    2872:	98 4f       	sbci	r25, 0xF8	; 248
    2874:	94 83       	std	Z+4, r25	; 0x04
    2876:	83 83       	std	Z+3, r24	; 0x03
    2878:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    287a:	45 30       	cpi	r20, 0x05	; 5
    287c:	51 05       	cpc	r21, r1
    287e:	11 f7       	brne	.-60     	; 0x2844 <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2880:	10 92 da 07 	sts	0x07DA, r1
    2884:	10 92 d9 07 	sts	0x07D9, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2888:	10 92 f5 07 	sts	0x07F5, r1
    288c:	10 92 f4 07 	sts	0x07F4, r1
	_head_node = NULL;
    2890:	10 92 cb 07 	sts	0x07CB, r1
    2894:	10 92 ca 07 	sts	0x07CA, r1
	_free_node = &_nrk_readyQ[0];
    2898:	88 ed       	ldi	r24, 0xD8	; 216
    289a:	97 e0       	ldi	r25, 0x07	; 7
    289c:	90 93 f3 06 	sts	0x06F3, r25
    28a0:	80 93 f2 06 	sts	0x06F2, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    28a4:	8e 01       	movw	r16, r28
    28a6:	0f 5f       	subi	r16, 0xFF	; 255
    28a8:	1f 4f       	sbci	r17, 0xFF	; 255
    28aa:	c8 01       	movw	r24, r16
    28ac:	63 e4       	ldi	r22, 0x43	; 67
    28ae:	73 e2       	ldi	r23, 0x23	; 35
    28b0:	0e 94 49 29 	call	0x5292	; 0x5292 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    28b4:	c8 01       	movw	r24, r16
    28b6:	67 e5       	ldi	r22, 0x57	; 87
    28b8:	76 e0       	ldi	r23, 0x06	; 6
    28ba:	40 e8       	ldi	r20, 0x80	; 128
    28bc:	50 e0       	ldi	r21, 0x00	; 0
    28be:	0e 94 8f 29 	call	0x531e	; 0x531e <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    28c2:	85 e5       	ldi	r24, 0x55	; 85
    28c4:	80 93 57 06 	sts	0x0657, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    28c8:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    28ca:	1c 86       	std	Y+12, r1	; 0x0c
    28cc:	1d 86       	std	Y+13, r1	; 0x0d
    28ce:	1e 86       	std	Y+14, r1	; 0x0e
    28d0:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    28d2:	18 8a       	std	Y+16, r1	; 0x10
    28d4:	19 8a       	std	Y+17, r1	; 0x11
    28d6:	1a 8a       	std	Y+18, r1	; 0x12
    28d8:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    28da:	1c 8a       	std	Y+20, r1	; 0x14
    28dc:	1d 8a       	std	Y+21, r1	; 0x15
    28de:	1e 8a       	std	Y+22, r1	; 0x16
    28e0:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    28e2:	18 8e       	std	Y+24, r1	; 0x18
    28e4:	19 8e       	std	Y+25, r1	; 0x19
    28e6:	1a 8e       	std	Y+26, r1	; 0x1a
    28e8:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    28ea:	1c 8e       	std	Y+28, r1	; 0x1c
    28ec:	1d 8e       	std	Y+29, r1	; 0x1d
    28ee:	1e 8e       	std	Y+30, r1	; 0x1e
    28f0:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    28f2:	18 a2       	std	Y+32, r1	; 0x20
    28f4:	19 a2       	std	Y+33, r1	; 0x21
    28f6:	1a a2       	std	Y+34, r1	; 0x22
    28f8:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    28fa:	81 e0       	ldi	r24, 0x01	; 1
    28fc:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    28fe:	92 e0       	ldi	r25, 0x02	; 2
    2900:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2902:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2904:	c8 01       	movw	r24, r16
    2906:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <nrk_activate_task>
	
}
    290a:	a3 96       	adiw	r28, 0x23	; 35
    290c:	0f b6       	in	r0, 0x3f	; 63
    290e:	f8 94       	cli
    2910:	de bf       	out	0x3e, r29	; 62
    2912:	0f be       	out	0x3f, r0	; 63
    2914:	cd bf       	out	0x3d, r28	; 61
    2916:	cf 91       	pop	r28
    2918:	df 91       	pop	r29
    291a:	1f 91       	pop	r17
    291c:	0f 91       	pop	r16
    291e:	08 95       	ret

00002920 <nrk_start>:




void nrk_start (void)
{
    2920:	cf 92       	push	r12
    2922:	df 92       	push	r13
    2924:	ff 92       	push	r15
    2926:	0f 93       	push	r16
    2928:	1f 93       	push	r17
    292a:	df 93       	push	r29
    292c:	cf 93       	push	r28
    292e:	00 d0       	rcall	.+0      	; 0x2930 <nrk_start+0x10>
    2930:	cd b7       	in	r28, 0x3d	; 61
    2932:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2934:	ec ef       	ldi	r30, 0xFC	; 252
    2936:	ce 2e       	mov	r12, r30
    2938:	e6 e0       	ldi	r30, 0x06	; 6
    293a:	de 2e       	mov	r13, r30
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    293c:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    293e:	f6 01       	movw	r30, r12
    2940:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2942:	ff 2d       	mov	r31, r15
    2944:	ff 3f       	cpi	r31, 0xFF	; 255
    2946:	b1 f0       	breq	.+44     	; 0x2974 <nrk_start+0x54>
    2948:	0c ef       	ldi	r16, 0xFC	; 252
    294a:	16 e0       	ldi	r17, 0x06	; 6
    294c:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    294e:	92 17       	cp	r25, r18
    2950:	61 f0       	breq	.+24     	; 0x296a <nrk_start+0x4a>
    2952:	f8 01       	movw	r30, r16
    2954:	80 81       	ld	r24, Z
    2956:	f8 16       	cp	r15, r24
    2958:	41 f4       	brne	.+16     	; 0x296a <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    295a:	85 e0       	ldi	r24, 0x05	; 5
    295c:	6f 2d       	mov	r22, r15
    295e:	29 83       	std	Y+1, r18	; 0x01
    2960:	9a 83       	std	Y+2, r25	; 0x02
    2962:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
    2966:	9a 81       	ldd	r25, Y+2	; 0x02
    2968:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    296a:	2f 5f       	subi	r18, 0xFF	; 255
    296c:	0a 5d       	subi	r16, 0xDA	; 218
    296e:	1f 4f       	sbci	r17, 0xFF	; 255
    2970:	25 30       	cpi	r18, 0x05	; 5
    2972:	69 f7       	brne	.-38     	; 0x294e <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2974:	9f 5f       	subi	r25, 0xFF	; 255
    2976:	26 e2       	ldi	r18, 0x26	; 38
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	c2 0e       	add	r12, r18
    297c:	d3 1e       	adc	r13, r19
    297e:	95 30       	cpi	r25, 0x05	; 5
    2980:	f1 f6       	brne	.-68     	; 0x293e <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2982:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2986:	99 27       	eor	r25, r25
    2988:	87 fd       	sbrc	r24, 7
    298a:	90 95       	com	r25
    298c:	26 e2       	ldi	r18, 0x26	; 38
    298e:	30 e0       	ldi	r19, 0x00	; 0
    2990:	82 9f       	mul	r24, r18
    2992:	f0 01       	movw	r30, r0
    2994:	83 9f       	mul	r24, r19
    2996:	f0 0d       	add	r31, r0
    2998:	92 9f       	mul	r25, r18
    299a:	f0 0d       	add	r31, r0
    299c:	11 24       	eor	r1, r1
    299e:	ec 50       	subi	r30, 0x0C	; 12
    29a0:	f9 4f       	sbci	r31, 0xF9	; 249
    29a2:	82 85       	ldd	r24, Z+10	; 0x0a
    29a4:	80 93 d7 07 	sts	0x07D7, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    29a8:	f0 93 d6 07 	sts	0x07D6, r31
    29ac:	e0 93 d5 07 	sts	0x07D5, r30
    29b0:	f0 93 c7 07 	sts	0x07C7, r31
    29b4:	e0 93 c6 07 	sts	0x07C6, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    29b8:	80 93 c8 07 	sts	0x07C8, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    29bc:	0e 94 c5 29 	call	0x538a	; 0x538a <nrk_target_start>
    nrk_stack_pointer_init(); 
    29c0:	0e 94 b5 29 	call	0x536a	; 0x536a <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    29c4:	0e 94 12 35 	call	0x6a24	; 0x6a24 <nrk_start_high_ready_task>
    29c8:	ff cf       	rjmp	.-2      	; 0x29c8 <nrk_start+0xa8>

000029ca <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    29ca:	cf 92       	push	r12
    29cc:	df 92       	push	r13
    29ce:	ef 92       	push	r14
    29d0:	ff 92       	push	r15
    29d2:	0f 93       	push	r16
    29d4:	1f 93       	push	r17
    29d6:	cf 93       	push	r28
    29d8:	df 93       	push	r29
    29da:	ec 01       	movw	r28, r24
    29dc:	8b 01       	movw	r16, r22
    29de:	6a 01       	movw	r12, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    29e0:	89 85       	ldd	r24, Y+9	; 0x09
    29e2:	82 30       	cpi	r24, 0x02	; 2
    29e4:	21 f0       	breq	.+8      	; 0x29ee <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    29e6:	80 91 c3 07 	lds	r24, 0x07C3
    29ea:	88 83       	st	Y, r24
    29ec:	01 c0       	rjmp	.+2      	; 0x29f0 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    29ee:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    29f0:	80 91 c3 07 	lds	r24, 0x07C3
    29f4:	85 30       	cpi	r24, 0x05	; 5
    29f6:	20 f0       	brcs	.+8      	; 0x2a00 <nrk_TCB_init+0x36>
    29f8:	87 e0       	ldi	r24, 0x07	; 7
    29fa:	60 e0       	ldi	r22, 0x00	; 0
    29fc:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2a00:	89 85       	ldd	r24, Y+9	; 0x09
    2a02:	82 30       	cpi	r24, 0x02	; 2
    2a04:	29 f0       	breq	.+10     	; 0x2a10 <nrk_TCB_init+0x46>
    2a06:	80 91 c3 07 	lds	r24, 0x07C3
    2a0a:	8f 5f       	subi	r24, 0xFF	; 255
    2a0c:	80 93 c3 07 	sts	0x07C3, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2a10:	80 91 c3 07 	lds	r24, 0x07C3
    2a14:	88 23       	and	r24, r24
    2a16:	19 f4       	brne	.+6      	; 0x2a1e <nrk_TCB_init+0x54>
    2a18:	81 e0       	ldi	r24, 0x01	; 1
    2a1a:	80 93 c3 07 	sts	0x07C3, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2a1e:	28 81       	ld	r18, Y
    2a20:	33 27       	eor	r19, r19
    2a22:	27 fd       	sbrc	r18, 7
    2a24:	30 95       	com	r19
    2a26:	86 e2       	ldi	r24, 0x26	; 38
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	28 9f       	mul	r18, r24
    2a2c:	f0 01       	movw	r30, r0
    2a2e:	29 9f       	mul	r18, r25
    2a30:	f0 0d       	add	r31, r0
    2a32:	38 9f       	mul	r19, r24
    2a34:	f0 0d       	add	r31, r0
    2a36:	11 24       	eor	r1, r1
    2a38:	ec 50       	subi	r30, 0x0C	; 12
    2a3a:	f9 4f       	sbci	r31, 0xF9	; 249
    2a3c:	11 83       	std	Z+1, r17	; 0x01
    2a3e:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2a40:	28 85       	ldd	r18, Y+8	; 0x08
    2a42:	22 87       	std	Z+10, r18	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2a44:	28 81       	ld	r18, Y
    2a46:	33 27       	eor	r19, r19
    2a48:	27 fd       	sbrc	r18, 7
    2a4a:	30 95       	com	r19
    2a4c:	28 9f       	mul	r18, r24
    2a4e:	f0 01       	movw	r30, r0
    2a50:	29 9f       	mul	r18, r25
    2a52:	f0 0d       	add	r31, r0
    2a54:	38 9f       	mul	r19, r24
    2a56:	f0 0d       	add	r31, r0
    2a58:	11 24       	eor	r1, r1
    2a5a:	ec 50       	subi	r30, 0x0C	; 12
    2a5c:	f9 4f       	sbci	r31, 0xF9	; 249
    2a5e:	23 e0       	ldi	r18, 0x03	; 3
    2a60:	21 87       	std	Z+9, r18	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2a62:	48 81       	ld	r20, Y
    2a64:	24 2f       	mov	r18, r20
    2a66:	33 27       	eor	r19, r19
    2a68:	27 fd       	sbrc	r18, 7
    2a6a:	30 95       	com	r19
    2a6c:	28 9f       	mul	r18, r24
    2a6e:	f0 01       	movw	r30, r0
    2a70:	29 9f       	mul	r18, r25
    2a72:	f0 0d       	add	r31, r0
    2a74:	38 9f       	mul	r19, r24
    2a76:	f0 0d       	add	r31, r0
    2a78:	11 24       	eor	r1, r1
    2a7a:	ec 50       	subi	r30, 0x0C	; 12
    2a7c:	f9 4f       	sbci	r31, 0xF9	; 249
    2a7e:	40 87       	std	Z+8, r20	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2a80:	28 81       	ld	r18, Y
    2a82:	33 27       	eor	r19, r19
    2a84:	27 fd       	sbrc	r18, 7
    2a86:	30 95       	com	r19
    2a88:	28 9f       	mul	r18, r24
    2a8a:	80 01       	movw	r16, r0
    2a8c:	29 9f       	mul	r18, r25
    2a8e:	10 0d       	add	r17, r0
    2a90:	38 9f       	mul	r19, r24
    2a92:	10 0d       	add	r17, r0
    2a94:	11 24       	eor	r1, r1
    2a96:	0c 50       	subi	r16, 0x0C	; 12
    2a98:	19 4f       	sbci	r17, 0xF9	; 249
    2a9a:	f8 01       	movw	r30, r16
    2a9c:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2a9e:	ce 01       	movw	r24, r28
    2aa0:	0b 96       	adiw	r24, 0x0b	; 11
    2aa2:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <_nrk_time_to_ticks>
    2aa6:	f8 01       	movw	r30, r16
    2aa8:	94 8f       	std	Z+28, r25	; 0x1c
    2aaa:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2aac:	8b 85       	ldd	r24, Y+11	; 0x0b
    2aae:	9c 85       	ldd	r25, Y+12	; 0x0c
    2ab0:	ad 85       	ldd	r26, Y+13	; 0x0d
    2ab2:	be 85       	ldd	r27, Y+14	; 0x0e
    2ab4:	8e 33       	cpi	r24, 0x3E	; 62
    2ab6:	91 05       	cpc	r25, r1
    2ab8:	a1 05       	cpc	r26, r1
    2aba:	b1 05       	cpc	r27, r1
    2abc:	20 f0       	brcs	.+8      	; 0x2ac6 <nrk_TCB_init+0xfc>
    2abe:	86 e1       	ldi	r24, 0x16	; 22
    2ac0:	68 81       	ld	r22, Y
    2ac2:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2ac6:	08 81       	ld	r16, Y
    2ac8:	11 27       	eor	r17, r17
    2aca:	07 fd       	sbrc	r16, 7
    2acc:	10 95       	com	r17
    2ace:	ce 01       	movw	r24, r28
    2ad0:	4b 96       	adiw	r24, 0x1b	; 27
    2ad2:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <_nrk_time_to_ticks>
    2ad6:	f6 e2       	ldi	r31, 0x26	; 38
    2ad8:	ef 2e       	mov	r14, r31
    2ada:	f1 2c       	mov	r15, r1
    2adc:	0e 9d       	mul	r16, r14
    2ade:	f0 01       	movw	r30, r0
    2ae0:	0f 9d       	mul	r16, r15
    2ae2:	f0 0d       	add	r31, r0
    2ae4:	1e 9d       	mul	r17, r14
    2ae6:	f0 0d       	add	r31, r0
    2ae8:	11 24       	eor	r1, r1
    2aea:	ec 50       	subi	r30, 0x0C	; 12
    2aec:	f9 4f       	sbci	r31, 0xF9	; 249
    2aee:	96 8b       	std	Z+22, r25	; 0x16
    2af0:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2af2:	88 81       	ld	r24, Y
    2af4:	99 27       	eor	r25, r25
    2af6:	87 fd       	sbrc	r24, 7
    2af8:	90 95       	com	r25
    2afa:	8e 9d       	mul	r24, r14
    2afc:	80 01       	movw	r16, r0
    2afe:	8f 9d       	mul	r24, r15
    2b00:	10 0d       	add	r17, r0
    2b02:	9e 9d       	mul	r25, r14
    2b04:	10 0d       	add	r17, r0
    2b06:	11 24       	eor	r1, r1
    2b08:	0c 50       	subi	r16, 0x0C	; 12
    2b0a:	19 4f       	sbci	r17, 0xF9	; 249
    2b0c:	f8 01       	movw	r30, r16
    2b0e:	85 89       	ldd	r24, Z+21	; 0x15
    2b10:	96 89       	ldd	r25, Z+22	; 0x16
    2b12:	23 8d       	ldd	r18, Z+27	; 0x1b
    2b14:	34 8d       	ldd	r19, Z+28	; 0x1c
    2b16:	82 0f       	add	r24, r18
    2b18:	93 1f       	adc	r25, r19
    2b1a:	90 8f       	std	Z+24, r25	; 0x18
    2b1c:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2b1e:	ce 01       	movw	r24, r28
    2b20:	43 96       	adiw	r24, 0x13	; 19
    2b22:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <_nrk_time_to_ticks>
    2b26:	f8 01       	movw	r30, r16
    2b28:	96 8f       	std	Z+30, r25	; 0x1e
    2b2a:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2b2c:	88 81       	ld	r24, Y
    2b2e:	99 27       	eor	r25, r25
    2b30:	87 fd       	sbrc	r24, 7
    2b32:	90 95       	com	r25
    2b34:	8e 9d       	mul	r24, r14
    2b36:	f0 01       	movw	r30, r0
    2b38:	8f 9d       	mul	r24, r15
    2b3a:	f0 0d       	add	r31, r0
    2b3c:	9e 9d       	mul	r25, r14
    2b3e:	f0 0d       	add	r31, r0
    2b40:	11 24       	eor	r1, r1
    2b42:	ec 50       	subi	r30, 0x0C	; 12
    2b44:	f9 4f       	sbci	r31, 0xF9	; 249
    2b46:	85 8d       	ldd	r24, Z+29	; 0x1d
    2b48:	96 8d       	ldd	r25, Z+30	; 0x1e
    2b4a:	92 8f       	std	Z+26, r25	; 0x1a
    2b4c:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2b4e:	81 e0       	ldi	r24, 0x01	; 1
    2b50:	90 e0       	ldi	r25, 0x00	; 0
    2b52:	90 a3       	std	Z+32, r25	; 0x20
    2b54:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2b56:	d3 82       	std	Z+3, r13	; 0x03
    2b58:	c2 82       	std	Z+2, r12	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2b5a:	81 e0       	ldi	r24, 0x01	; 1
    2b5c:	84 87       	std	Z+12, r24	; 0x0c
    // Save task type here
    nrk_task_TCB[Task->task_ID].task_type = Task->Type;
    2b5e:	88 81       	ld	r24, Y
    2b60:	99 27       	eor	r25, r25
    2b62:	87 fd       	sbrc	r24, 7
    2b64:	90 95       	com	r25
    2b66:	8e 9d       	mul	r24, r14
    2b68:	f0 01       	movw	r30, r0
    2b6a:	8f 9d       	mul	r24, r15
    2b6c:	f0 0d       	add	r31, r0
    2b6e:	9e 9d       	mul	r25, r14
    2b70:	f0 0d       	add	r31, r0
    2b72:	11 24       	eor	r1, r1
    2b74:	ec 50       	subi	r30, 0x0C	; 12
    2b76:	f9 4f       	sbci	r31, 0xF9	; 249
    2b78:	89 85       	ldd	r24, Y+9	; 0x09
    2b7a:	81 a3       	std	Z+33, r24	; 0x21
	         

			
    return NRK_OK;

}
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	df 91       	pop	r29
    2b80:	cf 91       	pop	r28
    2b82:	1f 91       	pop	r17
    2b84:	0f 91       	pop	r16
    2b86:	ff 90       	pop	r15
    2b88:	ef 90       	pop	r14
    2b8a:	df 90       	pop	r13
    2b8c:	cf 90       	pop	r12
    2b8e:	08 95       	ret

00002b90 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2b90:	0e 94 5e 23 	call	0x46bc	; 0x46bc <_nrk_scheduler>

  	return;
}
    2b94:	08 95       	ret

00002b96 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2b96:	85 e6       	ldi	r24, 0x65	; 101
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	08 95       	ret

00002b9c <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2b9c:	e0 91 d5 07 	lds	r30, 0x07D5
    2ba0:	f0 91 d6 07 	lds	r31, 0x07D6
    2ba4:	84 87       	std	Z+12, r24	; 0x0c
}
    2ba6:	08 95       	ret

00002ba8 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2ba8:	e0 91 d5 07 	lds	r30, 0x07D5
    2bac:	f0 91 d6 07 	lds	r31, 0x07D6
}
    2bb0:	84 85       	ldd	r24, Z+12	; 0x0c
    2bb2:	08 95       	ret

00002bb4 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    2bb4:	20 91 33 06 	lds	r18, 0x0633
    2bb8:	22 23       	and	r18, r18
    2bba:	41 f0       	breq	.+16     	; 0x2bcc <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2bbc:	fb 01       	movw	r30, r22
    2bbe:	20 83       	st	Z, r18
    *task_id = error_task;
    2bc0:	20 91 61 04 	lds	r18, 0x0461
    2bc4:	fc 01       	movw	r30, r24
    2bc6:	20 83       	st	Z, r18
    return 1;
    2bc8:	81 e0       	ldi	r24, 0x01	; 1
    2bca:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2bcc:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2bce:	08 95       	ret

00002bd0 <pause>:
    }

}

void pause()
{
    2bd0:	df 93       	push	r29
    2bd2:	cf 93       	push	r28
    2bd4:	0f 92       	push	r0
    2bd6:	cd b7       	in	r28, 0x3d	; 61
    2bd8:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2bda:	19 82       	std	Y+1, r1	; 0x01
    2bdc:	07 c0       	rjmp	.+14     	; 0x2bec <pause+0x1c>
        nrk_spin_wait_us (2000);
    2bde:	80 ed       	ldi	r24, 0xD0	; 208
    2be0:	97 e0       	ldi	r25, 0x07	; 7
    2be2:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2be6:	89 81       	ldd	r24, Y+1	; 0x01
    2be8:	8f 5f       	subi	r24, 0xFF	; 255
    2bea:	89 83       	std	Y+1, r24	; 0x01
    2bec:	89 81       	ldd	r24, Y+1	; 0x01
    2bee:	84 36       	cpi	r24, 0x64	; 100
    2bf0:	b0 f3       	brcs	.-20     	; 0x2bde <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2bf2:	0f 90       	pop	r0
    2bf4:	cf 91       	pop	r28
    2bf6:	df 91       	pop	r29
    2bf8:	08 95       	ret

00002bfa <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2bfa:	81 e0       	ldi	r24, 0x01	; 1
    2bfc:	90 e0       	ldi	r25, 0x00	; 0
    2bfe:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
    pause();
    2c02:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
    nrk_led_clr(GREEN_LED);
    2c06:	81 e0       	ldi	r24, 0x01	; 1
    2c08:	90 e0       	ldi	r25, 0x00	; 0
    2c0a:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    pause();
    2c0e:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
}
    2c12:	08 95       	ret

00002c14 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2c14:	81 e0       	ldi	r24, 0x01	; 1
    2c16:	90 e0       	ldi	r25, 0x00	; 0
    2c18:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
    pause();
    2c1c:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
    pause();
    2c20:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
    pause();
    2c24:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
    nrk_led_clr(GREEN_LED);
    2c28:	81 e0       	ldi	r24, 0x01	; 1
    2c2a:	90 e0       	ldi	r25, 0x00	; 0
    2c2c:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    pause();
    2c30:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
}
    2c34:	08 95       	ret

00002c36 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2c36:	ff 92       	push	r15
    2c38:	0f 93       	push	r16
    2c3a:	1f 93       	push	r17
    2c3c:	df 93       	push	r29
    2c3e:	cf 93       	push	r28
    2c40:	00 d0       	rcall	.+0      	; 0x2c42 <blink_morse_code_error+0xc>
    2c42:	0f 92       	push	r0
    2c44:	cd b7       	in	r28, 0x3d	; 61
    2c46:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2c48:	00 d0       	rcall	.+0      	; 0x2c4a <blink_morse_code_error+0x14>
    2c4a:	00 d0       	rcall	.+0      	; 0x2c4c <blink_morse_code_error+0x16>
    2c4c:	00 d0       	rcall	.+0      	; 0x2c4e <blink_morse_code_error+0x18>
    2c4e:	ed b7       	in	r30, 0x3d	; 61
    2c50:	fe b7       	in	r31, 0x3e	; 62
    2c52:	31 96       	adiw	r30, 0x01	; 1
    2c54:	8e 01       	movw	r16, r28
    2c56:	0f 5f       	subi	r16, 0xFF	; 255
    2c58:	1f 4f       	sbci	r17, 0xFF	; 255
    2c5a:	ad b7       	in	r26, 0x3d	; 61
    2c5c:	be b7       	in	r27, 0x3e	; 62
    2c5e:	12 96       	adiw	r26, 0x02	; 2
    2c60:	1c 93       	st	X, r17
    2c62:	0e 93       	st	-X, r16
    2c64:	11 97       	sbiw	r26, 0x01	; 1
    2c66:	25 ed       	ldi	r18, 0xD5	; 213
    2c68:	31 e0       	ldi	r19, 0x01	; 1
    2c6a:	33 83       	std	Z+3, r19	; 0x03
    2c6c:	22 83       	std	Z+2, r18	; 0x02
    2c6e:	84 83       	std	Z+4, r24	; 0x04
    2c70:	15 82       	std	Z+5, r1	; 0x05
    2c72:	0e 94 a6 45 	call	0x8b4c	; 0x8b4c <sprintf>

    for(i=0; i<strlen(str); i++ )
    2c76:	ed b7       	in	r30, 0x3d	; 61
    2c78:	fe b7       	in	r31, 0x3e	; 62
    2c7a:	36 96       	adiw	r30, 0x06	; 6
    2c7c:	0f b6       	in	r0, 0x3f	; 63
    2c7e:	f8 94       	cli
    2c80:	fe bf       	out	0x3e, r31	; 62
    2c82:	0f be       	out	0x3f, r0	; 63
    2c84:	ed bf       	out	0x3d, r30	; 61
    2c86:	ff 24       	eor	r15, r15
    2c88:	72 c0       	rjmp	.+228    	; 0x2d6e <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2c8a:	80 0f       	add	r24, r16
    2c8c:	91 1f       	adc	r25, r17
    2c8e:	dc 01       	movw	r26, r24
    2c90:	8c 91       	ld	r24, X
    2c92:	84 33       	cpi	r24, 0x34	; 52
    2c94:	d1 f1       	breq	.+116    	; 0x2d0a <blink_morse_code_error+0xd4>
    2c96:	85 33       	cpi	r24, 0x35	; 53
    2c98:	70 f4       	brcc	.+28     	; 0x2cb6 <blink_morse_code_error+0x80>
    2c9a:	81 33       	cpi	r24, 0x31	; 49
    2c9c:	f9 f0       	breq	.+62     	; 0x2cdc <blink_morse_code_error+0xa6>
    2c9e:	82 33       	cpi	r24, 0x32	; 50
    2ca0:	20 f4       	brcc	.+8      	; 0x2caa <blink_morse_code_error+0x74>
    2ca2:	80 33       	cpi	r24, 0x30	; 48
    2ca4:	09 f0       	breq	.+2      	; 0x2ca8 <blink_morse_code_error+0x72>
    2ca6:	5c c0       	rjmp	.+184    	; 0x2d60 <blink_morse_code_error+0x12a>
    2ca8:	16 c0       	rjmp	.+44     	; 0x2cd6 <blink_morse_code_error+0xa0>
    2caa:	82 33       	cpi	r24, 0x32	; 50
    2cac:	11 f1       	breq	.+68     	; 0x2cf2 <blink_morse_code_error+0xbc>
    2cae:	83 33       	cpi	r24, 0x33	; 51
    2cb0:	09 f0       	breq	.+2      	; 0x2cb4 <blink_morse_code_error+0x7e>
    2cb2:	56 c0       	rjmp	.+172    	; 0x2d60 <blink_morse_code_error+0x12a>
    2cb4:	23 c0       	rjmp	.+70     	; 0x2cfc <blink_morse_code_error+0xc6>
    2cb6:	87 33       	cpi	r24, 0x37	; 55
    2cb8:	c9 f1       	breq	.+114    	; 0x2d2c <blink_morse_code_error+0xf6>
    2cba:	88 33       	cpi	r24, 0x38	; 56
    2cbc:	30 f4       	brcc	.+12     	; 0x2cca <blink_morse_code_error+0x94>
    2cbe:	85 33       	cpi	r24, 0x35	; 53
    2cc0:	69 f1       	breq	.+90     	; 0x2d1c <blink_morse_code_error+0xe6>
    2cc2:	86 33       	cpi	r24, 0x36	; 54
    2cc4:	09 f0       	breq	.+2      	; 0x2cc8 <blink_morse_code_error+0x92>
    2cc6:	4c c0       	rjmp	.+152    	; 0x2d60 <blink_morse_code_error+0x12a>
    2cc8:	2c c0       	rjmp	.+88     	; 0x2d22 <blink_morse_code_error+0xec>
    2cca:	88 33       	cpi	r24, 0x38	; 56
    2ccc:	b1 f1       	breq	.+108    	; 0x2d3a <blink_morse_code_error+0x104>
    2cce:	89 33       	cpi	r24, 0x39	; 57
    2cd0:	09 f0       	breq	.+2      	; 0x2cd4 <blink_morse_code_error+0x9e>
    2cd2:	46 c0       	rjmp	.+140    	; 0x2d60 <blink_morse_code_error+0x12a>
    2cd4:	3b c0       	rjmp	.+118    	; 0x2d4c <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2cd6:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
    2cda:	02 c0       	rjmp	.+4      	; 0x2ce0 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2cdc:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dash();
    2ce0:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2ce4:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2ce8:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2cec:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            break;
    2cf0:	37 c0       	rjmp	.+110    	; 0x2d60 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2cf2:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2cf6:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2cfa:	f4 cf       	rjmp	.-24     	; 0x2ce4 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2cfc:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2d00:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2d04:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d08:	ef cf       	rjmp	.-34     	; 0x2ce8 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2d0a:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2d0e:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2d12:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            blink_dot();
    2d16:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d1a:	e8 cf       	rjmp	.-48     	; 0x2cec <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2d1c:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d20:	02 c0       	rjmp	.+4      	; 0x2d26 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2d22:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dot();
    2d26:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d2a:	04 c0       	rjmp	.+8      	; 0x2d34 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2d2c:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d30:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dot();
    2d34:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d38:	06 c0       	rjmp	.+12     	; 0x2d46 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2d3a:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d3e:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d42:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dot();
    2d46:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
    2d4a:	08 c0       	rjmp	.+16     	; 0x2d5c <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2d4c:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d50:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d54:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dash();
    2d58:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <blink_dash>
            blink_dot();
    2d5c:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <blink_dot>
            break;
        }
        pause();
    2d60:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
        pause();
    2d64:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
        pause();
    2d68:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2d6c:	f3 94       	inc	r15
    2d6e:	f8 01       	movw	r30, r16
    2d70:	01 90       	ld	r0, Z+
    2d72:	00 20       	and	r0, r0
    2d74:	e9 f7       	brne	.-6      	; 0x2d70 <blink_morse_code_error+0x13a>
    2d76:	31 97       	sbiw	r30, 0x01	; 1
    2d78:	e0 1b       	sub	r30, r16
    2d7a:	f1 0b       	sbc	r31, r17
    2d7c:	8f 2d       	mov	r24, r15
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	8e 17       	cp	r24, r30
    2d82:	9f 07       	cpc	r25, r31
    2d84:	08 f4       	brcc	.+2      	; 0x2d88 <blink_morse_code_error+0x152>
    2d86:	81 cf       	rjmp	.-254    	; 0x2c8a <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2d88:	0f 90       	pop	r0
    2d8a:	0f 90       	pop	r0
    2d8c:	0f 90       	pop	r0
    2d8e:	cf 91       	pop	r28
    2d90:	df 91       	pop	r29
    2d92:	1f 91       	pop	r17
    2d94:	0f 91       	pop	r16
    2d96:	ff 90       	pop	r15
    2d98:	08 95       	ret

00002d9a <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2d9a:	0f 93       	push	r16
    2d9c:	1f 93       	push	r17
    2d9e:	cf 93       	push	r28
    2da0:	df 93       	push	r29
    int8_t t=0,i=0;
    if (error_num == 0)
    2da2:	80 91 33 06 	lds	r24, 0x0633
    2da6:	88 23       	and	r24, r24
    2da8:	29 f4       	brne	.+10     	; 0x2db4 <nrk_error_print+0x1a>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2daa:	df 91       	pop	r29
    2dac:	cf 91       	pop	r28
    2dae:	1f 91       	pop	r17
    2db0:	0f 91       	pop	r16
    2db2:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2db4:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2db8:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
#endif


#ifdef NRK_HALT_AND_LOOP_ON_ERROR
    nrk_int_disable ();
    2dbc:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
        printf ("%d", error_task);
    2dc0:	c5 ed       	ldi	r28, 0xD5	; 213
    2dc2:	d1 e0       	ldi	r29, 0x01	; 1
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2dc4:	86 e6       	ldi	r24, 0x66	; 102
    2dc6:	93 e0       	ldi	r25, 0x03	; 3
    2dc8:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>
        printf ("%d", error_task);
    2dcc:	00 d0       	rcall	.+0      	; 0x2dce <nrk_error_print+0x34>
    2dce:	00 d0       	rcall	.+0      	; 0x2dd0 <nrk_error_print+0x36>
    2dd0:	ed b7       	in	r30, 0x3d	; 61
    2dd2:	fe b7       	in	r31, 0x3e	; 62
    2dd4:	31 96       	adiw	r30, 0x01	; 1
    2dd6:	ad b7       	in	r26, 0x3d	; 61
    2dd8:	be b7       	in	r27, 0x3e	; 62
    2dda:	12 96       	adiw	r26, 0x02	; 2
    2ddc:	dc 93       	st	X, r29
    2dde:	ce 93       	st	-X, r28
    2de0:	11 97       	sbiw	r26, 0x01	; 1
    2de2:	80 91 61 04 	lds	r24, 0x0461
    2de6:	82 83       	std	Z+2, r24	; 0x02
    2de8:	13 82       	std	Z+3, r1	; 0x03
    2dea:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
        nrk_kprintf (PSTR ("): "));
    2dee:	0f 90       	pop	r0
    2df0:	0f 90       	pop	r0
    2df2:	0f 90       	pop	r0
    2df4:	0f 90       	pop	r0
    2df6:	82 e6       	ldi	r24, 0x62	; 98
    2df8:	93 e0       	ldi	r25, 0x03	; 3
    2dfa:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2dfe:	80 91 33 06 	lds	r24, 0x0633
    2e02:	88 31       	cpi	r24, 0x18	; 24
    2e04:	10 f0       	brcs	.+4      	; 0x2e0a <nrk_error_print+0x70>
            error_num = NRK_UNKOWN;
    2e06:	10 92 33 06 	sts	0x0633, r1
        switch (error_num)
    2e0a:	80 91 33 06 	lds	r24, 0x0633
    2e0e:	90 e0       	ldi	r25, 0x00	; 0
    2e10:	01 97       	sbiw	r24, 0x01	; 1
    2e12:	86 31       	cpi	r24, 0x16	; 22
    2e14:	91 05       	cpc	r25, r1
    2e16:	08 f0       	brcs	.+2      	; 0x2e1a <nrk_error_print+0x80>
    2e18:	4b c0       	rjmp	.+150    	; 0x2eb0 <nrk_error_print+0x116>
    2e1a:	8a 5b       	subi	r24, 0xBA	; 186
    2e1c:	9f 4f       	sbci	r25, 0xFF	; 255
    2e1e:	fc 01       	movw	r30, r24
    2e20:	ee 0f       	add	r30, r30
    2e22:	ff 1f       	adc	r31, r31
    2e24:	05 90       	lpm	r0, Z+
    2e26:	f4 91       	lpm	r31, Z+
    2e28:	e0 2d       	mov	r30, r0
    2e2a:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2e2c:	86 e2       	ldi	r24, 0x26	; 38
    2e2e:	93 e0       	ldi	r25, 0x03	; 3
    2e30:	41 c0       	rjmp	.+130    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2e32:	8f ef       	ldi	r24, 0xFF	; 255
    2e34:	92 e0       	ldi	r25, 0x02	; 2
    2e36:	3e c0       	rjmp	.+124    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2e38:	8b ee       	ldi	r24, 0xEB	; 235
    2e3a:	92 e0       	ldi	r25, 0x02	; 2
    2e3c:	3b c0       	rjmp	.+118    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2e3e:	85 ed       	ldi	r24, 0xD5	; 213
    2e40:	92 e0       	ldi	r25, 0x02	; 2
    2e42:	38 c0       	rjmp	.+112    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2e44:	8a eb       	ldi	r24, 0xBA	; 186
    2e46:	92 e0       	ldi	r25, 0x02	; 2
    2e48:	35 c0       	rjmp	.+106    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2e4a:	84 ea       	ldi	r24, 0xA4	; 164
    2e4c:	92 e0       	ldi	r25, 0x02	; 2
    2e4e:	32 c0       	rjmp	.+100    	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2e50:	8c e8       	ldi	r24, 0x8C	; 140
    2e52:	92 e0       	ldi	r25, 0x02	; 2
    2e54:	2f c0       	rjmp	.+94     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2e56:	89 e7       	ldi	r24, 0x79	; 121
    2e58:	92 e0       	ldi	r25, 0x02	; 2
    2e5a:	2c c0       	rjmp	.+88     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2e5c:	86 e6       	ldi	r24, 0x66	; 102
    2e5e:	92 e0       	ldi	r25, 0x02	; 2
    2e60:	29 c0       	rjmp	.+82     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2e62:	88 e4       	ldi	r24, 0x48	; 72
    2e64:	92 e0       	ldi	r25, 0x02	; 2
    2e66:	26 c0       	rjmp	.+76     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2e68:	83 e2       	ldi	r24, 0x23	; 35
    2e6a:	92 e0       	ldi	r25, 0x02	; 2
    2e6c:	23 c0       	rjmp	.+70     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2e6e:	87 e1       	ldi	r24, 0x17	; 23
    2e70:	92 e0       	ldi	r25, 0x02	; 2
    2e72:	20 c0       	rjmp	.+64     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2e74:	8c ef       	ldi	r24, 0xFC	; 252
    2e76:	91 e0       	ldi	r25, 0x01	; 1
    2e78:	1d c0       	rjmp	.+58     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2e7a:	8d ee       	ldi	r24, 0xED	; 237
    2e7c:	91 e0       	ldi	r25, 0x01	; 1
    2e7e:	1a c0       	rjmp	.+52     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2e80:	89 ed       	ldi	r24, 0xD9	; 217
    2e82:	91 e0       	ldi	r25, 0x01	; 1
    2e84:	17 c0       	rjmp	.+46     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2e86:	88 ec       	ldi	r24, 0xC8	; 200
    2e88:	91 e0       	ldi	r25, 0x01	; 1
    2e8a:	14 c0       	rjmp	.+40     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2e8c:	84 eb       	ldi	r24, 0xB4	; 180
    2e8e:	91 e0       	ldi	r25, 0x01	; 1
    2e90:	11 c0       	rjmp	.+34     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2e92:	84 e9       	ldi	r24, 0x94	; 148
    2e94:	91 e0       	ldi	r25, 0x01	; 1
    2e96:	0e c0       	rjmp	.+28     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2e98:	8c e7       	ldi	r24, 0x7C	; 124
    2e9a:	91 e0       	ldi	r25, 0x01	; 1
    2e9c:	0b c0       	rjmp	.+22     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2e9e:	81 e6       	ldi	r24, 0x61	; 97
    2ea0:	91 e0       	ldi	r25, 0x01	; 1
    2ea2:	08 c0       	rjmp	.+16     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2ea4:	80 e5       	ldi	r24, 0x50	; 80
    2ea6:	91 e0       	ldi	r25, 0x01	; 1
    2ea8:	05 c0       	rjmp	.+10     	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2eaa:	81 e4       	ldi	r24, 0x41	; 65
    2eac:	91 e0       	ldi	r25, 0x01	; 1
    2eae:	02 c0       	rjmp	.+4      	; 0x2eb4 <nrk_error_print+0x11a>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2eb0:	8a e3       	ldi	r24, 0x3A	; 58
    2eb2:	91 e0       	ldi	r25, 0x01	; 1
    2eb4:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>
        }
        putchar ('\r');
    2eb8:	60 91 06 08 	lds	r22, 0x0806
    2ebc:	70 91 07 08 	lds	r23, 0x0807
    2ec0:	8d e0       	ldi	r24, 0x0D	; 13
    2ec2:	90 e0       	ldi	r25, 0x00	; 0
    2ec4:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
        putchar ('\n');
    2ec8:	60 91 06 08 	lds	r22, 0x0806
    2ecc:	70 91 07 08 	lds	r23, 0x0807
    2ed0:	8a e0       	ldi	r24, 0x0A	; 10
    2ed2:	90 e0       	ldi	r25, 0x00	; 0
    2ed4:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    2ed8:	14 e1       	ldi	r17, 0x14	; 20

//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
    2eda:	82 e0       	ldi	r24, 0x02	; 2
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
            nrk_led_clr (3);
    2ee2:	83 e0       	ldi	r24, 0x03	; 3
    2ee4:	90 e0       	ldi	r25, 0x00	; 0
    2ee6:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    2eea:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2eec:	88 ee       	ldi	r24, 0xE8	; 232
    2eee:	93 e0       	ldi	r25, 0x03	; 3
    2ef0:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    2ef4:	01 50       	subi	r16, 0x01	; 1
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2ef6:	d1 f7       	brne	.-12     	; 0x2eec <nrk_error_print+0x152>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2ef8:	83 e0       	ldi	r24, 0x03	; 3
    2efa:	90 e0       	ldi	r25, 0x00	; 0
    2efc:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
            nrk_led_clr (2);
    2f00:	82 e0       	ldi	r24, 0x02	; 2
    2f02:	90 e0       	ldi	r25, 0x00	; 0
    2f04:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    2f08:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2f0a:	88 ee       	ldi	r24, 0xE8	; 232
    2f0c:	93 e0       	ldi	r25, 0x03	; 3
    2f0e:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    2f12:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2f14:	d1 f7       	brne	.-12     	; 0x2f0a <nrk_error_print+0x170>
    2f16:	11 50       	subi	r17, 0x01	; 1



//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
    2f18:	01 f7       	brne	.-64     	; 0x2eda <nrk_error_print+0x140>
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }

        nrk_led_clr(2);
    2f1a:	82 e0       	ldi	r24, 0x02	; 2
    2f1c:	90 e0       	ldi	r25, 0x00	; 0
    2f1e:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
        nrk_led_clr(3);
    2f22:	83 e0       	ldi	r24, 0x03	; 3
    2f24:	90 e0       	ldi	r25, 0x00	; 0
    2f26:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2f2a:	80 91 61 04 	lds	r24, 0x0461
    2f2e:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <blink_morse_code_error>
        pause();
    2f32:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
        nrk_led_set(2);
    2f36:	82 e0       	ldi	r24, 0x02	; 2
    2f38:	90 e0       	ldi	r25, 0x00	; 0
    2f3a:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
        pause();
    2f3e:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
        nrk_led_clr(2);
    2f42:	82 e0       	ldi	r24, 0x02	; 2
    2f44:	90 e0       	ldi	r25, 0x00	; 0
    2f46:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
        pause();
    2f4a:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <pause>
        blink_morse_code_error( error_num);
    2f4e:	80 91 33 06 	lds	r24, 0x0633
    2f52:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <blink_morse_code_error>
    }
    2f56:	36 cf       	rjmp	.-404    	; 0x2dc4 <nrk_error_print+0x2a>

00002f58 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2f58:	ef 92       	push	r14
    2f5a:	ff 92       	push	r15
    2f5c:	0f 93       	push	r16
    2f5e:	1f 93       	push	r17
    2f60:	18 2f       	mov	r17, r24
    2f62:	e6 2e       	mov	r14, r22
    error_num = n;
    2f64:	80 93 33 06 	sts	0x0633, r24
    error_task = task;
    2f68:	60 93 61 04 	sts	0x0461, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2f6c:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2f70:	00 e0       	ldi	r16, 0x00	; 0
    2f72:	21 c0       	rjmp	.+66     	; 0x2fb6 <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2f74:	82 e0       	ldi	r24, 0x02	; 2
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
            nrk_led_clr (3);
    2f7c:	83 e0       	ldi	r24, 0x03	; 3
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    2f84:	94 e6       	ldi	r25, 0x64	; 100
    2f86:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2f88:	88 ee       	ldi	r24, 0xE8	; 232
    2f8a:	93 e0       	ldi	r25, 0x03	; 3
    2f8c:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    2f90:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2f92:	d1 f7       	brne	.-12     	; 0x2f88 <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2f94:	83 e0       	ldi	r24, 0x03	; 3
    2f96:	90 e0       	ldi	r25, 0x00	; 0
    2f98:	0e 94 b0 12 	call	0x2560	; 0x2560 <nrk_led_set>
            nrk_led_clr (2);
    2f9c:	82 e0       	ldi	r24, 0x02	; 2
    2f9e:	90 e0       	ldi	r25, 0x00	; 0
    2fa0:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
    2fa4:	84 e6       	ldi	r24, 0x64	; 100
    2fa6:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2fa8:	88 ee       	ldi	r24, 0xE8	; 232
    2faa:	93 e0       	ldi	r25, 0x03	; 3
    2fac:	0e 94 56 27 	call	0x4eac	; 0x4eac <nrk_spin_wait_us>
    2fb0:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2fb2:	d1 f7       	brne	.-12     	; 0x2fa8 <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2fb4:	0f 5f       	subi	r16, 0xFF	; 255
    2fb6:	04 31       	cpi	r16, 0x14	; 20
    2fb8:	e8 f2       	brcs	.-70     	; 0x2f74 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2fba:	83 e0       	ldi	r24, 0x03	; 3
    2fbc:	90 e0       	ldi	r25, 0x00	; 0
    2fbe:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
        nrk_led_clr (2);
    2fc2:	82 e0       	ldi	r24, 0x02	; 2
    2fc4:	90 e0       	ldi	r25, 0x00	; 0
    2fc6:	0e 94 79 12 	call	0x24f2	; 0x24f2 <nrk_led_clr>
        blink_morse_code_error( task );
    2fca:	8e 2d       	mov	r24, r14
    2fcc:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <blink_morse_code_error>
        blink_morse_code_error( n );
    2fd0:	81 2f       	mov	r24, r17
    2fd2:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2fd6:	00 e0       	ldi	r16, 0x00	; 0
    2fd8:	cd cf       	rjmp	.-102    	; 0x2f74 <nrk_kernel_error_add+0x1c>

00002fda <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2fda:	80 93 33 06 	sts	0x0633, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2fde:	e0 91 d5 07 	lds	r30, 0x07D5
    2fe2:	f0 91 d6 07 	lds	r31, 0x07D6
    2fe6:	80 85       	ldd	r24, Z+8	; 0x08
    2fe8:	80 93 61 04 	sts	0x0461, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2fec:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <nrk_error_print>
#endif  /*  */
}
    2ff0:	08 95       	ret

00002ff2 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2ff2:	4f 92       	push	r4
    2ff4:	5f 92       	push	r5
    2ff6:	6f 92       	push	r6
    2ff8:	7f 92       	push	r7
    2ffa:	8f 92       	push	r8
    2ffc:	9f 92       	push	r9
    2ffe:	af 92       	push	r10
    3000:	bf 92       	push	r11
    3002:	cf 92       	push	r12
    3004:	df 92       	push	r13
    3006:	ef 92       	push	r14
    3008:	ff 92       	push	r15
    300a:	0f 93       	push	r16
    300c:	1f 93       	push	r17
    300e:	cf 93       	push	r28
    3010:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3012:	82 e7       	ldi	r24, 0x72	; 114
    3014:	93 e0       	ldi	r25, 0x03	; 3
    3016:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    301a:	00 d0       	rcall	.+0      	; 0x301c <dump_stack_info+0x2a>
    301c:	00 d0       	rcall	.+0      	; 0x301e <dump_stack_info+0x2c>
    301e:	88 ed       	ldi	r24, 0xD8	; 216
    3020:	91 e0       	ldi	r25, 0x01	; 1
    3022:	ad b7       	in	r26, 0x3d	; 61
    3024:	be b7       	in	r27, 0x3e	; 62
    3026:	12 96       	adiw	r26, 0x02	; 2
    3028:	9c 93       	st	X, r25
    302a:	8e 93       	st	-X, r24
    302c:	11 97       	sbiw	r26, 0x01	; 1
    302e:	e0 91 d5 07 	lds	r30, 0x07D5
    3032:	f0 91 d6 07 	lds	r31, 0x07D6
    3036:	80 85       	ldd	r24, Z+8	; 0x08
    3038:	99 27       	eor	r25, r25
    303a:	87 fd       	sbrc	r24, 7
    303c:	90 95       	com	r25
    303e:	14 96       	adiw	r26, 0x04	; 4
    3040:	9c 93       	st	X, r25
    3042:	8e 93       	st	-X, r24
    3044:	13 97       	sbiw	r26, 0x03	; 3
    3046:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    304a:	e0 91 d5 07 	lds	r30, 0x07D5
    304e:	f0 91 d6 07 	lds	r31, 0x07D6
    3052:	c2 81       	ldd	r28, Z+2	; 0x02
    3054:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3056:	81 ee       	ldi	r24, 0xE1	; 225
    3058:	91 e0       	ldi	r25, 0x01	; 1
    305a:	ed b7       	in	r30, 0x3d	; 61
    305c:	fe b7       	in	r31, 0x3e	; 62
    305e:	92 83       	std	Z+2, r25	; 0x02
    3060:	81 83       	std	Z+1, r24	; 0x01
    3062:	d4 83       	std	Z+4, r29	; 0x04
    3064:	c3 83       	std	Z+3, r28	; 0x03
    3066:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    printf( "canary = %x ",*stkc );
    306a:	ed b7       	in	r30, 0x3d	; 61
    306c:	fe b7       	in	r31, 0x3e	; 62
    306e:	31 96       	adiw	r30, 0x01	; 1
    3070:	4e ee       	ldi	r20, 0xEE	; 238
    3072:	e4 2e       	mov	r14, r20
    3074:	41 e0       	ldi	r20, 0x01	; 1
    3076:	f4 2e       	mov	r15, r20
    3078:	ad b7       	in	r26, 0x3d	; 61
    307a:	be b7       	in	r27, 0x3e	; 62
    307c:	12 96       	adiw	r26, 0x02	; 2
    307e:	fc 92       	st	X, r15
    3080:	ee 92       	st	-X, r14
    3082:	11 97       	sbiw	r26, 0x01	; 1
    3084:	88 81       	ld	r24, Y
    3086:	82 83       	std	Z+2, r24	; 0x02
    3088:	13 82       	std	Z+3, r1	; 0x03
    308a:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    308e:	3b ef       	ldi	r19, 0xFB	; 251
    3090:	c3 2e       	mov	r12, r19
    3092:	31 e0       	ldi	r19, 0x01	; 1
    3094:	d3 2e       	mov	r13, r19
    3096:	ed b7       	in	r30, 0x3d	; 61
    3098:	fe b7       	in	r31, 0x3e	; 62
    309a:	d2 82       	std	Z+2, r13	; 0x02
    309c:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    309e:	e0 91 d5 07 	lds	r30, 0x07D5
    30a2:	f0 91 d6 07 	lds	r31, 0x07D6
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    30a6:	80 81       	ld	r24, Z
    30a8:	91 81       	ldd	r25, Z+1	; 0x01
    30aa:	ad b7       	in	r26, 0x3d	; 61
    30ac:	be b7       	in	r27, 0x3e	; 62
    30ae:	14 96       	adiw	r26, 0x04	; 4
    30b0:	9c 93       	st	X, r25
    30b2:	8e 93       	st	-X, r24
    30b4:	13 97       	sbiw	r26, 0x03	; 3
    30b6:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    30ba:	25 e0       	ldi	r18, 0x05	; 5
    30bc:	a2 2e       	mov	r10, r18
    30be:	22 e0       	ldi	r18, 0x02	; 2
    30c0:	b2 2e       	mov	r11, r18
    30c2:	ed b7       	in	r30, 0x3d	; 61
    30c4:	fe b7       	in	r31, 0x3e	; 62
    30c6:	b2 82       	std	Z+2, r11	; 0x02
    30c8:	a1 82       	std	Z+1, r10	; 0x01
    30ca:	80 91 d5 07 	lds	r24, 0x07D5
    30ce:	90 91 d6 07 	lds	r25, 0x07D6
    30d2:	94 83       	std	Z+4, r25	; 0x04
    30d4:	83 83       	std	Z+3, r24	; 0x03
    30d6:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    30da:	04 ef       	ldi	r16, 0xF4	; 244
    30dc:	16 e0       	ldi	r17, 0x06	; 6
    30de:	0f 90       	pop	r0
    30e0:	0f 90       	pop	r0
    30e2:	0f 90       	pop	r0
    30e4:	0f 90       	pop	r0
    30e6:	c0 e0       	ldi	r28, 0x00	; 0
    30e8:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    30ea:	95 e1       	ldi	r25, 0x15	; 21
    30ec:	49 2e       	mov	r4, r25
    30ee:	92 e0       	ldi	r25, 0x02	; 2
    30f0:	59 2e       	mov	r5, r25
        printf( "canary = %x ",*stkc );
    30f2:	9e 2c       	mov	r9, r14
    30f4:	6f 2c       	mov	r6, r15
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    30f6:	7c 2c       	mov	r7, r12
    30f8:	8d 2c       	mov	r8, r13
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    30fa:	c5 01       	movw	r24, r10
    30fc:	ba 2c       	mov	r11, r10
    30fe:	a9 2e       	mov	r10, r25
    3100:	86 e2       	ldi	r24, 0x26	; 38
    3102:	c8 2e       	mov	r12, r24
    3104:	d1 2c       	mov	r13, r1
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3106:	d8 01       	movw	r26, r16
    3108:	12 96       	adiw	r26, 0x02	; 2
    310a:	ed 90       	ld	r14, X+
    310c:	fc 90       	ld	r15, X
    310e:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3110:	00 d0       	rcall	.+0      	; 0x3112 <dump_stack_info+0x120>
    3112:	00 d0       	rcall	.+0      	; 0x3114 <dump_stack_info+0x122>
    3114:	00 d0       	rcall	.+0      	; 0x3116 <dump_stack_info+0x124>
    3116:	ed b7       	in	r30, 0x3d	; 61
    3118:	fe b7       	in	r31, 0x3e	; 62
    311a:	31 96       	adiw	r30, 0x01	; 1
    311c:	ad b7       	in	r26, 0x3d	; 61
    311e:	be b7       	in	r27, 0x3e	; 62
    3120:	12 96       	adiw	r26, 0x02	; 2
    3122:	5c 92       	st	X, r5
    3124:	4e 92       	st	-X, r4
    3126:	11 97       	sbiw	r26, 0x01	; 1
    3128:	d3 83       	std	Z+3, r29	; 0x03
    312a:	c2 83       	std	Z+2, r28	; 0x02
    312c:	f5 82       	std	Z+5, r15	; 0x05
    312e:	e4 82       	std	Z+4, r14	; 0x04
    3130:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
        printf( "canary = %x ",*stkc );
    3134:	0f 90       	pop	r0
    3136:	0f 90       	pop	r0
    3138:	ed b7       	in	r30, 0x3d	; 61
    313a:	fe b7       	in	r31, 0x3e	; 62
    313c:	31 96       	adiw	r30, 0x01	; 1
    313e:	ad b7       	in	r26, 0x3d	; 61
    3140:	be b7       	in	r27, 0x3e	; 62
    3142:	11 96       	adiw	r26, 0x01	; 1
    3144:	9c 92       	st	X, r9
    3146:	11 97       	sbiw	r26, 0x01	; 1
    3148:	12 96       	adiw	r26, 0x02	; 2
    314a:	6c 92       	st	X, r6
    314c:	d7 01       	movw	r26, r14
    314e:	8c 91       	ld	r24, X
    3150:	82 83       	std	Z+2, r24	; 0x02
    3152:	13 82       	std	Z+3, r1	; 0x03
    3154:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3158:	ed b7       	in	r30, 0x3d	; 61
    315a:	fe b7       	in	r31, 0x3e	; 62
    315c:	71 82       	std	Z+1, r7	; 0x01
    315e:	82 82       	std	Z+2, r8	; 0x02
    3160:	d8 01       	movw	r26, r16
    3162:	8d 91       	ld	r24, X+
    3164:	9c 91       	ld	r25, X
    3166:	94 83       	std	Z+4, r25	; 0x04
    3168:	83 83       	std	Z+3, r24	; 0x03
    316a:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    316e:	ed b7       	in	r30, 0x3d	; 61
    3170:	fe b7       	in	r31, 0x3e	; 62
    3172:	b1 82       	std	Z+1, r11	; 0x01
    3174:	a2 82       	std	Z+2, r10	; 0x02
    3176:	cc 9d       	mul	r28, r12
    3178:	c0 01       	movw	r24, r0
    317a:	cd 9d       	mul	r28, r13
    317c:	90 0d       	add	r25, r0
    317e:	dc 9d       	mul	r29, r12
    3180:	90 0d       	add	r25, r0
    3182:	11 24       	eor	r1, r1
    3184:	8c 50       	subi	r24, 0x0C	; 12
    3186:	99 4f       	sbci	r25, 0xF9	; 249
    3188:	94 83       	std	Z+4, r25	; 0x04
    318a:	83 83       	std	Z+3, r24	; 0x03
    318c:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    3190:	21 96       	adiw	r28, 0x01	; 1
    3192:	0a 5d       	subi	r16, 0xDA	; 218
    3194:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3196:	0f 90       	pop	r0
    3198:	0f 90       	pop	r0
    319a:	0f 90       	pop	r0
    319c:	0f 90       	pop	r0
    319e:	c5 30       	cpi	r28, 0x05	; 5
    31a0:	d1 05       	cpc	r29, r1
    31a2:	09 f0       	breq	.+2      	; 0x31a6 <dump_stack_info+0x1b4>
    31a4:	b0 cf       	rjmp	.-160    	; 0x3106 <dump_stack_info+0x114>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    31a6:	df 91       	pop	r29
    31a8:	cf 91       	pop	r28
    31aa:	1f 91       	pop	r17
    31ac:	0f 91       	pop	r16
    31ae:	ff 90       	pop	r15
    31b0:	ef 90       	pop	r14
    31b2:	df 90       	pop	r13
    31b4:	cf 90       	pop	r12
    31b6:	bf 90       	pop	r11
    31b8:	af 90       	pop	r10
    31ba:	9f 90       	pop	r9
    31bc:	8f 90       	pop	r8
    31be:	7f 90       	pop	r7
    31c0:	6f 90       	pop	r6
    31c2:	5f 90       	pop	r5
    31c4:	4f 90       	pop	r4
    31c6:	08 95       	ret

000031c8 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    31c8:	cf 93       	push	r28
    31ca:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    31cc:	e0 91 d5 07 	lds	r30, 0x07D5
    31d0:	f0 91 d6 07 	lds	r31, 0x07D6
    31d4:	c2 81       	ldd	r28, Z+2	; 0x02
    31d6:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    31d8:	88 81       	ld	r24, Y
    31da:	85 35       	cpi	r24, 0x55	; 85
    31dc:	39 f0       	breq	.+14     	; 0x31ec <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    31de:	0e 94 f9 17 	call	0x2ff2	; 0x2ff2 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    31e2:	81 e0       	ldi	r24, 0x01	; 1
    31e4:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    31e8:	85 e5       	ldi	r24, 0x55	; 85
    31ea:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    31ec:	e0 91 d5 07 	lds	r30, 0x07D5
    31f0:	f0 91 d6 07 	lds	r31, 0x07D6
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    31f4:	80 81       	ld	r24, Z
    31f6:	91 81       	ldd	r25, Z+1	; 0x01
    31f8:	21 e1       	ldi	r18, 0x11	; 17
    31fa:	80 30       	cpi	r24, 0x00	; 0
    31fc:	92 07       	cpc	r25, r18
    31fe:	28 f0       	brcs	.+10     	; 0x320a <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3200:	0e 94 f9 17 	call	0x2ff2	; 0x2ff2 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3204:	82 e1       	ldi	r24, 0x12	; 18
    3206:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>




#endif
}
    320a:	df 91       	pop	r29
    320c:	cf 91       	pop	r28
    320e:	08 95       	ret

00003210 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3210:	99 27       	eor	r25, r25
    3212:	87 fd       	sbrc	r24, 7
    3214:	90 95       	com	r25
    3216:	26 e2       	ldi	r18, 0x26	; 38
    3218:	30 e0       	ldi	r19, 0x00	; 0
    321a:	82 9f       	mul	r24, r18
    321c:	f0 01       	movw	r30, r0
    321e:	83 9f       	mul	r24, r19
    3220:	f0 0d       	add	r31, r0
    3222:	92 9f       	mul	r25, r18
    3224:	f0 0d       	add	r31, r0
    3226:	11 24       	eor	r1, r1
    3228:	ec 50       	subi	r30, 0x0C	; 12
    322a:	f9 4f       	sbci	r31, 0xF9	; 249
    322c:	a2 81       	ldd	r26, Z+2	; 0x02
    322e:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3230:	8c 91       	ld	r24, X
    3232:	85 35       	cpi	r24, 0x55	; 85
    3234:	19 f0       	breq	.+6      	; 0x323c <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    3236:	85 e5       	ldi	r24, 0x55	; 85
    3238:	8c 93       	st	X, r24
    323a:	09 c0       	rjmp	.+18     	; 0x324e <nrk_stack_check_pid+0x3e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    323c:	80 81       	ld	r24, Z
    323e:	91 81       	ldd	r25, Z+1	; 0x01
    3240:	21 e1       	ldi	r18, 0x11	; 17
    3242:	80 30       	cpi	r24, 0x00	; 0
    3244:	92 07       	cpc	r25, r18
    3246:	28 f0       	brcs	.+10     	; 0x3252 <nrk_stack_check_pid+0x42>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3248:	82 e1       	ldi	r24, 0x12	; 18
    324a:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>
        return NRK_ERROR;
    324e:	8f ef       	ldi	r24, 0xFF	; 255
    3250:	08 95       	ret
    }
#endif
    return NRK_OK;
    3252:	81 e0       	ldi	r24, 0x01	; 1
}
    3254:	08 95       	ret

00003256 <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    3256:	60 91 86 05 	lds	r22, 0x0586
    325a:	70 91 87 05 	lds	r23, 0x0587
    325e:	80 91 88 05 	lds	r24, 0x0588
    3262:	90 91 89 05 	lds	r25, 0x0589
    3266:	e0 e0       	ldi	r30, 0x00	; 0
    3268:	f0 e0       	ldi	r31, 0x00	; 0
    326a:	9b 01       	movw	r18, r22
    326c:	ac 01       	movw	r20, r24
    326e:	0e 2e       	mov	r0, r30
    3270:	04 c0       	rjmp	.+8      	; 0x327a <nrk_signal_create+0x24>
    3272:	56 95       	lsr	r21
    3274:	47 95       	ror	r20
    3276:	37 95       	ror	r19
    3278:	27 95       	ror	r18
    327a:	0a 94       	dec	r0
    327c:	d2 f7       	brpl	.-12     	; 0x3272 <nrk_signal_create+0x1c>
    327e:	20 fd       	sbrc	r18, 0
    3280:	1a c0       	rjmp	.+52     	; 0x32b6 <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    3282:	21 e0       	ldi	r18, 0x01	; 1
    3284:	30 e0       	ldi	r19, 0x00	; 0
    3286:	40 e0       	ldi	r20, 0x00	; 0
    3288:	50 e0       	ldi	r21, 0x00	; 0
    328a:	0e 2e       	mov	r0, r30
    328c:	04 c0       	rjmp	.+8      	; 0x3296 <nrk_signal_create+0x40>
    328e:	22 0f       	add	r18, r18
    3290:	33 1f       	adc	r19, r19
    3292:	44 1f       	adc	r20, r20
    3294:	55 1f       	adc	r21, r21
    3296:	0a 94       	dec	r0
    3298:	d2 f7       	brpl	.-12     	; 0x328e <nrk_signal_create+0x38>
    329a:	26 2b       	or	r18, r22
    329c:	37 2b       	or	r19, r23
    329e:	48 2b       	or	r20, r24
    32a0:	59 2b       	or	r21, r25
    32a2:	20 93 86 05 	sts	0x0586, r18
    32a6:	30 93 87 05 	sts	0x0587, r19
    32aa:	40 93 88 05 	sts	0x0588, r20
    32ae:	50 93 89 05 	sts	0x0589, r21
	    return i;
    32b2:	8e 2f       	mov	r24, r30
    32b4:	08 95       	ret
    32b6:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    32b8:	e0 32       	cpi	r30, 0x20	; 32
    32ba:	f1 05       	cpc	r31, r1
    32bc:	b1 f6       	brne	.-84     	; 0x326a <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    32be:	8f ef       	ldi	r24, 0xFF	; 255


}
    32c0:	08 95       	ret

000032c2 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    32c2:	e0 91 d5 07 	lds	r30, 0x07D5
    32c6:	f0 91 d6 07 	lds	r31, 0x07D6


}

uint32_t nrk_signal_get_registered_mask()
{
    32ca:	65 85       	ldd	r22, Z+13	; 0x0d
    32cc:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    32ce:	87 85       	ldd	r24, Z+15	; 0x0f
    32d0:	90 89       	ldd	r25, Z+16	; 0x10
    32d2:	08 95       	ret

000032d4 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    32d4:	df 92       	push	r13
    32d6:	ef 92       	push	r14
    32d8:	ff 92       	push	r15
    32da:	0f 93       	push	r16
    32dc:	1f 93       	push	r17
    32de:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    32e0:	81 e0       	ldi	r24, 0x01	; 1
    32e2:	e8 2e       	mov	r14, r24
    32e4:	f1 2c       	mov	r15, r1
    32e6:	01 2d       	mov	r16, r1
    32e8:	11 2d       	mov	r17, r1
    32ea:	0d 2c       	mov	r0, r13
    32ec:	04 c0       	rjmp	.+8      	; 0x32f6 <nrk_signal_delete+0x22>
    32ee:	ee 0c       	add	r14, r14
    32f0:	ff 1c       	adc	r15, r15
    32f2:	00 1f       	adc	r16, r16
    32f4:	11 1f       	adc	r17, r17
    32f6:	0a 94       	dec	r0
    32f8:	d2 f7       	brpl	.-12     	; 0x32ee <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    32fa:	80 91 86 05 	lds	r24, 0x0586
    32fe:	90 91 87 05 	lds	r25, 0x0587
    3302:	a0 91 88 05 	lds	r26, 0x0588
    3306:	b0 91 89 05 	lds	r27, 0x0589
    330a:	8e 21       	and	r24, r14
    330c:	9f 21       	and	r25, r15
    330e:	a0 23       	and	r26, r16
    3310:	b1 23       	and	r27, r17
    3312:	00 97       	sbiw	r24, 0x00	; 0
    3314:	a1 05       	cpc	r26, r1
    3316:	b1 05       	cpc	r27, r1
    3318:	09 f4       	brne	.+2      	; 0x331c <nrk_signal_delete+0x48>
    331a:	5d c0       	rjmp	.+186    	; 0x33d6 <nrk_signal_delete+0x102>

    nrk_int_disable();
    331c:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    3320:	eb ef       	ldi	r30, 0xFB	; 251
    3322:	f6 e0       	ldi	r31, 0x06	; 6
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3324:	a8 01       	movw	r20, r16
    3326:	97 01       	movw	r18, r14
    3328:	20 95       	com	r18
    332a:	30 95       	com	r19
    332c:	40 95       	com	r20
    332e:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3330:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3332:	81 81       	ldd	r24, Z+1	; 0x01
    3334:	8f 3f       	cpi	r24, 0xFF	; 255
    3336:	39 f1       	breq	.+78     	; 0x3386 <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3338:	86 81       	ldd	r24, Z+6	; 0x06
    333a:	97 81       	ldd	r25, Z+7	; 0x07
    333c:	a0 85       	ldd	r26, Z+8	; 0x08
    333e:	b1 85       	ldd	r27, Z+9	; 0x09
    3340:	8e 15       	cp	r24, r14
    3342:	9f 05       	cpc	r25, r15
    3344:	a0 07       	cpc	r26, r16
    3346:	b1 07       	cpc	r27, r17
    3348:	31 f4       	brne	.+12     	; 0x3356 <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    334a:	12 86       	std	Z+10, r1	; 0x0a
    334c:	13 86       	std	Z+11, r1	; 0x0b
    334e:	14 86       	std	Z+12, r1	; 0x0c
    3350:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    3352:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3354:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3356:	86 81       	ldd	r24, Z+6	; 0x06
    3358:	97 81       	ldd	r25, Z+7	; 0x07
    335a:	a0 85       	ldd	r26, Z+8	; 0x08
    335c:	b1 85       	ldd	r27, Z+9	; 0x09
    335e:	82 23       	and	r24, r18
    3360:	93 23       	and	r25, r19
    3362:	a4 23       	and	r26, r20
    3364:	b5 23       	and	r27, r21
    3366:	86 83       	std	Z+6, r24	; 0x06
    3368:	97 83       	std	Z+7, r25	; 0x07
    336a:	a0 87       	std	Z+8, r26	; 0x08
    336c:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    336e:	82 85       	ldd	r24, Z+10	; 0x0a
    3370:	93 85       	ldd	r25, Z+11	; 0x0b
    3372:	a4 85       	ldd	r26, Z+12	; 0x0c
    3374:	b5 85       	ldd	r27, Z+13	; 0x0d
    3376:	82 23       	and	r24, r18
    3378:	93 23       	and	r25, r19
    337a:	a4 23       	and	r26, r20
    337c:	b5 23       	and	r27, r21
    337e:	82 87       	std	Z+10, r24	; 0x0a
    3380:	93 87       	std	Z+11, r25	; 0x0b
    3382:	a4 87       	std	Z+12, r26	; 0x0c
    3384:	b5 87       	std	Z+13, r27	; 0x0d
    3386:	b6 96       	adiw	r30, 0x26	; 38
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3388:	87 e0       	ldi	r24, 0x07	; 7
    338a:	e9 3b       	cpi	r30, 0xB9	; 185
    338c:	f8 07       	cpc	r31, r24
    338e:	89 f6       	brne	.-94     	; 0x3332 <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    3390:	2e ef       	ldi	r18, 0xFE	; 254
    3392:	3f ef       	ldi	r19, 0xFF	; 255
    3394:	4f ef       	ldi	r20, 0xFF	; 255
    3396:	5f ef       	ldi	r21, 0xFF	; 255
    3398:	04 c0       	rjmp	.+8      	; 0x33a2 <nrk_signal_delete+0xce>
    339a:	22 0f       	add	r18, r18
    339c:	33 1f       	adc	r19, r19
    339e:	44 1f       	adc	r20, r20
    33a0:	55 1f       	adc	r21, r21
    33a2:	da 94       	dec	r13
    33a4:	d2 f7       	brpl	.-12     	; 0x339a <nrk_signal_delete+0xc6>
    33a6:	80 91 86 05 	lds	r24, 0x0586
    33aa:	90 91 87 05 	lds	r25, 0x0587
    33ae:	a0 91 88 05 	lds	r26, 0x0588
    33b2:	b0 91 89 05 	lds	r27, 0x0589
    33b6:	82 23       	and	r24, r18
    33b8:	93 23       	and	r25, r19
    33ba:	a4 23       	and	r26, r20
    33bc:	b5 23       	and	r27, r21
    33be:	80 93 86 05 	sts	0x0586, r24
    33c2:	90 93 87 05 	sts	0x0587, r25
    33c6:	a0 93 88 05 	sts	0x0588, r26
    33ca:	b0 93 89 05 	sts	0x0589, r27
    nrk_int_enable();
    33ce:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

    return NRK_OK;
    33d2:	81 e0       	ldi	r24, 0x01	; 1
    33d4:	01 c0       	rjmp	.+2      	; 0x33d8 <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    33d6:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    33d8:	1f 91       	pop	r17
    33da:	0f 91       	pop	r16
    33dc:	ff 90       	pop	r15
    33de:	ef 90       	pop	r14
    33e0:	df 90       	pop	r13
    33e2:	08 95       	ret

000033e4 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    33e4:	ef 92       	push	r14
    33e6:	ff 92       	push	r15
    33e8:	0f 93       	push	r16
    33ea:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    33ec:	21 e0       	ldi	r18, 0x01	; 1
    33ee:	30 e0       	ldi	r19, 0x00	; 0
    33f0:	40 e0       	ldi	r20, 0x00	; 0
    33f2:	50 e0       	ldi	r21, 0x00	; 0
    33f4:	04 c0       	rjmp	.+8      	; 0x33fe <nrk_signal_unregister+0x1a>
    33f6:	22 0f       	add	r18, r18
    33f8:	33 1f       	adc	r19, r19
    33fa:	44 1f       	adc	r20, r20
    33fc:	55 1f       	adc	r21, r21
    33fe:	8a 95       	dec	r24
    3400:	d2 f7       	brpl	.-12     	; 0x33f6 <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3402:	e0 91 d5 07 	lds	r30, 0x07D5
    3406:	f0 91 d6 07 	lds	r31, 0x07D6
    340a:	85 85       	ldd	r24, Z+13	; 0x0d
    340c:	96 85       	ldd	r25, Z+14	; 0x0e
    340e:	a7 85       	ldd	r26, Z+15	; 0x0f
    3410:	b0 89       	ldd	r27, Z+16	; 0x10
    3412:	79 01       	movw	r14, r18
    3414:	8a 01       	movw	r16, r20
    3416:	e8 22       	and	r14, r24
    3418:	f9 22       	and	r15, r25
    341a:	0a 23       	and	r16, r26
    341c:	1b 23       	and	r17, r27
    341e:	e1 14       	cp	r14, r1
    3420:	f1 04       	cpc	r15, r1
    3422:	01 05       	cpc	r16, r1
    3424:	11 05       	cpc	r17, r1
    3426:	d1 f0       	breq	.+52     	; 0x345c <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3428:	20 95       	com	r18
    342a:	30 95       	com	r19
    342c:	40 95       	com	r20
    342e:	50 95       	com	r21
    3430:	82 23       	and	r24, r18
    3432:	93 23       	and	r25, r19
    3434:	a4 23       	and	r26, r20
    3436:	b5 23       	and	r27, r21
    3438:	85 87       	std	Z+13, r24	; 0x0d
    343a:	96 87       	std	Z+14, r25	; 0x0e
    343c:	a7 87       	std	Z+15, r26	; 0x0f
    343e:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3440:	81 89       	ldd	r24, Z+17	; 0x11
    3442:	92 89       	ldd	r25, Z+18	; 0x12
    3444:	a3 89       	ldd	r26, Z+19	; 0x13
    3446:	b4 89       	ldd	r27, Z+20	; 0x14
    3448:	82 23       	and	r24, r18
    344a:	93 23       	and	r25, r19
    344c:	a4 23       	and	r26, r20
    344e:	b5 23       	and	r27, r21
    3450:	81 8b       	std	Z+17, r24	; 0x11
    3452:	92 8b       	std	Z+18, r25	; 0x12
    3454:	a3 8b       	std	Z+19, r26	; 0x13
    3456:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    3458:	81 e0       	ldi	r24, 0x01	; 1
    345a:	01 c0       	rjmp	.+2      	; 0x345e <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    345c:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    345e:	1f 91       	pop	r17
    3460:	0f 91       	pop	r16
    3462:	ff 90       	pop	r15
    3464:	ef 90       	pop	r14
    3466:	08 95       	ret

00003468 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    3468:	20 91 86 05 	lds	r18, 0x0586
    346c:	30 91 87 05 	lds	r19, 0x0587
    3470:	40 91 88 05 	lds	r20, 0x0588
    3474:	50 91 89 05 	lds	r21, 0x0589
    3478:	08 2e       	mov	r0, r24
    347a:	04 c0       	rjmp	.+8      	; 0x3484 <nrk_signal_register+0x1c>
    347c:	56 95       	lsr	r21
    347e:	47 95       	ror	r20
    3480:	37 95       	ror	r19
    3482:	27 95       	ror	r18
    3484:	0a 94       	dec	r0
    3486:	d2 f7       	brpl	.-12     	; 0x347c <nrk_signal_register+0x14>
    3488:	21 70       	andi	r18, 0x01	; 1
    348a:	30 70       	andi	r19, 0x00	; 0
    348c:	21 15       	cp	r18, r1
    348e:	31 05       	cpc	r19, r1
    3490:	e9 f0       	breq	.+58     	; 0x34cc <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3492:	e0 91 d5 07 	lds	r30, 0x07D5
    3496:	f0 91 d6 07 	lds	r31, 0x07D6
    349a:	21 e0       	ldi	r18, 0x01	; 1
    349c:	30 e0       	ldi	r19, 0x00	; 0
    349e:	40 e0       	ldi	r20, 0x00	; 0
    34a0:	50 e0       	ldi	r21, 0x00	; 0
    34a2:	04 c0       	rjmp	.+8      	; 0x34ac <nrk_signal_register+0x44>
    34a4:	22 0f       	add	r18, r18
    34a6:	33 1f       	adc	r19, r19
    34a8:	44 1f       	adc	r20, r20
    34aa:	55 1f       	adc	r21, r21
    34ac:	8a 95       	dec	r24
    34ae:	d2 f7       	brpl	.-12     	; 0x34a4 <nrk_signal_register+0x3c>
    34b0:	85 85       	ldd	r24, Z+13	; 0x0d
    34b2:	96 85       	ldd	r25, Z+14	; 0x0e
    34b4:	a7 85       	ldd	r26, Z+15	; 0x0f
    34b6:	b0 89       	ldd	r27, Z+16	; 0x10
    34b8:	82 2b       	or	r24, r18
    34ba:	93 2b       	or	r25, r19
    34bc:	a4 2b       	or	r26, r20
    34be:	b5 2b       	or	r27, r21
    34c0:	85 87       	std	Z+13, r24	; 0x0d
    34c2:	96 87       	std	Z+14, r25	; 0x0e
    34c4:	a7 87       	std	Z+15, r26	; 0x0f
    34c6:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    34c8:	81 e0       	ldi	r24, 0x01	; 1
    34ca:	08 95       	ret
    }

    return NRK_ERROR;
    34cc:	8f ef       	ldi	r24, 0xFF	; 255
}
    34ce:	08 95       	ret

000034d0 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    34d0:	ef 92       	push	r14
    34d2:	ff 92       	push	r15
    34d4:	0f 93       	push	r16
    34d6:	1f 93       	push	r17
    34d8:	df 93       	push	r29
    34da:	cf 93       	push	r28
    34dc:	0f 92       	push	r0
    34de:	cd b7       	in	r28, 0x3d	; 61
    34e0:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    34e2:	91 e0       	ldi	r25, 0x01	; 1
    34e4:	e9 2e       	mov	r14, r25
    34e6:	f1 2c       	mov	r15, r1
    34e8:	01 2d       	mov	r16, r1
    34ea:	11 2d       	mov	r17, r1
    34ec:	04 c0       	rjmp	.+8      	; 0x34f6 <nrk_event_signal+0x26>
    34ee:	ee 0c       	add	r14, r14
    34f0:	ff 1c       	adc	r15, r15
    34f2:	00 1f       	adc	r16, r16
    34f4:	11 1f       	adc	r17, r17
    34f6:	8a 95       	dec	r24
    34f8:	d2 f7       	brpl	.-12     	; 0x34ee <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    34fa:	80 91 86 05 	lds	r24, 0x0586
    34fe:	90 91 87 05 	lds	r25, 0x0587
    3502:	a0 91 88 05 	lds	r26, 0x0588
    3506:	b0 91 89 05 	lds	r27, 0x0589
    350a:	8e 21       	and	r24, r14
    350c:	9f 21       	and	r25, r15
    350e:	a0 23       	and	r26, r16
    3510:	b1 23       	and	r27, r17
    3512:	00 97       	sbiw	r24, 0x00	; 0
    3514:	a1 05       	cpc	r26, r1
    3516:	b1 05       	cpc	r27, r1
    3518:	11 f4       	brne	.+4      	; 0x351e <nrk_event_signal+0x4e>
    351a:	81 e0       	ldi	r24, 0x01	; 1
    351c:	3f c0       	rjmp	.+126    	; 0x359c <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    351e:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    3522:	eb ef       	ldi	r30, 0xFB	; 251
    3524:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    3526:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3528:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    352a:	80 81       	ld	r24, Z
    352c:	81 30       	cpi	r24, 0x01	; 1
    352e:	a9 f4       	brne	.+42     	; 0x355a <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3530:	82 85       	ldd	r24, Z+10	; 0x0a
    3532:	93 85       	ldd	r25, Z+11	; 0x0b
    3534:	a4 85       	ldd	r26, Z+12	; 0x0c
    3536:	b5 85       	ldd	r27, Z+13	; 0x0d
    3538:	8e 21       	and	r24, r14
    353a:	9f 21       	and	r25, r15
    353c:	a0 23       	and	r26, r16
    353e:	b1 23       	and	r27, r17
    3540:	00 97       	sbiw	r24, 0x00	; 0
    3542:	a1 05       	cpc	r26, r1
    3544:	b1 05       	cpc	r27, r1
    3546:	49 f0       	breq	.+18     	; 0x355a <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3548:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    354a:	17 86       	std	Z+15, r1	; 0x0f
    354c:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    354e:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3550:	e2 86       	std	Z+10, r14	; 0x0a
    3552:	f3 86       	std	Z+11, r15	; 0x0b
    3554:	04 87       	std	Z+12, r16	; 0x0c
    3556:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    3558:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    355a:	80 81       	ld	r24, Z
    355c:	82 30       	cpi	r24, 0x02	; 2
    355e:	91 f4       	brne	.+36     	; 0x3584 <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    3560:	82 85       	ldd	r24, Z+10	; 0x0a
    3562:	93 85       	ldd	r25, Z+11	; 0x0b
    3564:	a4 85       	ldd	r26, Z+12	; 0x0c
    3566:	b5 85       	ldd	r27, Z+13	; 0x0d
    3568:	8e 15       	cp	r24, r14
    356a:	9f 05       	cpc	r25, r15
    356c:	a0 07       	cpc	r26, r16
    356e:	b1 07       	cpc	r27, r17
    3570:	49 f4       	brne	.+18     	; 0x3584 <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3572:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    3574:	17 86       	std	Z+15, r1	; 0x0f
    3576:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    3578:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    357a:	12 86       	std	Z+10, r1	; 0x0a
    357c:	13 86       	std	Z+11, r1	; 0x0b
    357e:	14 86       	std	Z+12, r1	; 0x0c
    3580:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    3582:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    3584:	b6 96       	adiw	r30, 0x26	; 38
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3586:	87 e0       	ldi	r24, 0x07	; 7
    3588:	e9 3b       	cpi	r30, 0xB9	; 185
    358a:	f8 07       	cpc	r31, r24
    358c:	71 f6       	brne	.-100    	; 0x352a <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    358e:	29 83       	std	Y+1, r18	; 0x01
    3590:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
    if(event_occured)
    3594:	29 81       	ldd	r18, Y+1	; 0x01
    3596:	22 23       	and	r18, r18
    3598:	29 f4       	brne	.+10     	; 0x35a4 <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    359a:	82 e0       	ldi	r24, 0x02	; 2
    359c:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <_nrk_errno_set>
    return NRK_ERROR;
    35a0:	8f ef       	ldi	r24, 0xFF	; 255
    35a2:	01 c0       	rjmp	.+2      	; 0x35a6 <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    35a4:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    35a6:	0f 90       	pop	r0
    35a8:	cf 91       	pop	r28
    35aa:	df 91       	pop	r29
    35ac:	1f 91       	pop	r17
    35ae:	0f 91       	pop	r16
    35b0:	ff 90       	pop	r15
    35b2:	ef 90       	pop	r14
    35b4:	08 95       	ret

000035b6 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    35b6:	e0 91 d5 07 	lds	r30, 0x07D5
    35ba:	f0 91 d6 07 	lds	r31, 0x07D6
    35be:	25 85       	ldd	r18, Z+13	; 0x0d
    35c0:	36 85       	ldd	r19, Z+14	; 0x0e
    35c2:	47 85       	ldd	r20, Z+15	; 0x0f
    35c4:	50 89       	ldd	r21, Z+16	; 0x10
    35c6:	26 23       	and	r18, r22
    35c8:	37 23       	and	r19, r23
    35ca:	48 23       	and	r20, r24
    35cc:	59 23       	and	r21, r25
    35ce:	21 15       	cp	r18, r1
    35d0:	31 05       	cpc	r19, r1
    35d2:	41 05       	cpc	r20, r1
    35d4:	51 05       	cpc	r21, r1
    35d6:	21 f1       	breq	.+72     	; 0x3620 <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    35d8:	61 8b       	std	Z+17, r22	; 0x11
    35da:	72 8b       	std	Z+18, r23	; 0x12
    35dc:	83 8b       	std	Z+19, r24	; 0x13
    35de:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    35e0:	21 e0       	ldi	r18, 0x01	; 1
    35e2:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    35e4:	00 90 c5 07 	lds	r0, 0x07C5
    35e8:	04 c0       	rjmp	.+8      	; 0x35f2 <nrk_event_wait+0x3c>
    35ea:	96 95       	lsr	r25
    35ec:	87 95       	ror	r24
    35ee:	77 95       	ror	r23
    35f0:	67 95       	ror	r22
    35f2:	0a 94       	dec	r0
    35f4:	d2 f7       	brpl	.-12     	; 0x35ea <nrk_event_wait+0x34>
    35f6:	61 70       	andi	r22, 0x01	; 1
    35f8:	70 70       	andi	r23, 0x00	; 0
    35fa:	61 15       	cp	r22, r1
    35fc:	71 05       	cpc	r23, r1
    35fe:	19 f0       	breq	.+6      	; 0x3606 <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    3600:	0e 94 19 1f 	call	0x3e32	; 0x3e32 <nrk_wait_until_nw>
    3604:	04 c0       	rjmp	.+8      	; 0x360e <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    3606:	80 e0       	ldi	r24, 0x00	; 0
    3608:	90 e0       	ldi	r25, 0x00	; 0
    360a:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    360e:	e0 91 d5 07 	lds	r30, 0x07D5
    3612:	f0 91 d6 07 	lds	r31, 0x07D6
    3616:	21 89       	ldd	r18, Z+17	; 0x11
    3618:	32 89       	ldd	r19, Z+18	; 0x12
    361a:	43 89       	ldd	r20, Z+19	; 0x13
    361c:	54 89       	ldd	r21, Z+20	; 0x14
    361e:	03 c0       	rjmp	.+6      	; 0x3626 <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    3620:	20 e0       	ldi	r18, 0x00	; 0
    3622:	30 e0       	ldi	r19, 0x00	; 0
    3624:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    3626:	b9 01       	movw	r22, r18
    3628:	ca 01       	movw	r24, r20
    362a:	08 95       	ret

0000362c <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    362c:	90 91 d4 07 	lds	r25, 0x07D4
    3630:	94 30       	cpi	r25, 0x04	; 4
    3632:	d0 f4       	brcc	.+52     	; 0x3668 <nrk_sem_create+0x3c>
    3634:	e4 eb       	ldi	r30, 0xB4	; 180
    3636:	f7 e0       	ldi	r31, 0x07	; 7
    3638:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    363a:	30 81       	ld	r19, Z
    363c:	3f 3f       	cpi	r19, 0xFF	; 255
    363e:	21 f0       	breq	.+8      	; 0x3648 <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    3640:	2f 5f       	subi	r18, 0xFF	; 255
    3642:	33 96       	adiw	r30, 0x03	; 3
    3644:	25 30       	cpi	r18, 0x05	; 5
    3646:	c9 f7       	brne	.-14     	; 0x363a <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    3648:	30 e0       	ldi	r19, 0x00	; 0
    364a:	f9 01       	movw	r30, r18
    364c:	ee 0f       	add	r30, r30
    364e:	ff 1f       	adc	r31, r31
    3650:	e2 0f       	add	r30, r18
    3652:	f3 1f       	adc	r31, r19
    3654:	ec 54       	subi	r30, 0x4C	; 76
    3656:	f8 4f       	sbci	r31, 0xF8	; 248
    3658:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    365a:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    365c:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    365e:	9f 5f       	subi	r25, 0xFF	; 255
    3660:	90 93 d4 07 	sts	0x07D4, r25
    return	&nrk_sem_list[i];
    3664:	9f 01       	movw	r18, r30
    3666:	02 c0       	rjmp	.+4      	; 0x366c <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    3668:	20 e0       	ldi	r18, 0x00	; 0
    366a:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    366c:	c9 01       	movw	r24, r18
    366e:	08 95       	ret

00003670 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    3670:	bc 01       	movw	r22, r24
    3672:	20 e0       	ldi	r18, 0x00	; 0
    3674:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3676:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    3678:	a9 01       	movw	r20, r18
    367a:	44 0f       	add	r20, r20
    367c:	55 1f       	adc	r21, r21
    367e:	42 0f       	add	r20, r18
    3680:	53 1f       	adc	r21, r19
    3682:	4c 54       	subi	r20, 0x4C	; 76
    3684:	58 4f       	sbci	r21, 0xF8	; 248
    3686:	64 17       	cp	r22, r20
    3688:	75 07       	cpc	r23, r21
    368a:	31 f0       	breq	.+12     	; 0x3698 <nrk_get_resource_index+0x28>
    368c:	2f 5f       	subi	r18, 0xFF	; 255
    368e:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    3690:	25 30       	cpi	r18, 0x05	; 5
    3692:	31 05       	cpc	r19, r1
    3694:	81 f7       	brne	.-32     	; 0x3676 <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3696:	8f ef       	ldi	r24, 0xFF	; 255
}
    3698:	08 95       	ret

0000369a <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    369a:	0e 94 38 1b 	call	0x3670	; 0x3670 <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    369e:	8f 3f       	cpi	r24, 0xFF	; 255
    36a0:	11 f4       	brne	.+4      	; 0x36a6 <nrk_sem_delete+0xc>
    36a2:	81 e0       	ldi	r24, 0x01	; 1
    36a4:	03 c0       	rjmp	.+6      	; 0x36ac <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    36a6:	85 30       	cpi	r24, 0x05	; 5
    36a8:	29 f4       	brne	.+10     	; 0x36b4 <nrk_sem_delete+0x1a>
    36aa:	82 e0       	ldi	r24, 0x02	; 2
    36ac:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <_nrk_errno_set>
    36b0:	8f ef       	ldi	r24, 0xFF	; 255
    36b2:	08 95       	ret

    nrk_sem_list[id].count=-1;
    36b4:	99 27       	eor	r25, r25
    36b6:	87 fd       	sbrc	r24, 7
    36b8:	90 95       	com	r25
    36ba:	fc 01       	movw	r30, r24
    36bc:	ee 0f       	add	r30, r30
    36be:	ff 1f       	adc	r31, r31
    36c0:	e8 0f       	add	r30, r24
    36c2:	f9 1f       	adc	r31, r25
    36c4:	ec 54       	subi	r30, 0x4C	; 76
    36c6:	f8 4f       	sbci	r31, 0xF8	; 248
    36c8:	8f ef       	ldi	r24, 0xFF	; 255
    36ca:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    36cc:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    36ce:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    36d0:	80 91 d4 07 	lds	r24, 0x07D4
    36d4:	81 50       	subi	r24, 0x01	; 1
    36d6:	80 93 d4 07 	sts	0x07D4, r24
    return NRK_OK;
    36da:	81 e0       	ldi	r24, 0x01	; 1
}
    36dc:	08 95       	ret

000036de <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    36de:	ef 92       	push	r14
    36e0:	ff 92       	push	r15
    36e2:	0f 93       	push	r16
    36e4:	1f 93       	push	r17
    36e6:	df 93       	push	r29
    36e8:	cf 93       	push	r28
    36ea:	0f 92       	push	r0
    36ec:	cd b7       	in	r28, 0x3d	; 61
    36ee:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    36f0:	0e 94 38 1b 	call	0x3670	; 0x3670 <nrk_get_resource_index>
    36f4:	68 2f       	mov	r22, r24
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    36f6:	8f 3f       	cpi	r24, 0xFF	; 255
    36f8:	11 f4       	brne	.+4      	; 0x36fe <nrk_sem_post+0x20>
    36fa:	81 e0       	ldi	r24, 0x01	; 1
    36fc:	03 c0       	rjmp	.+6      	; 0x3704 <nrk_sem_post+0x26>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    36fe:	85 30       	cpi	r24, 0x05	; 5
    3700:	29 f4       	brne	.+10     	; 0x370c <nrk_sem_post+0x2e>
    3702:	82 e0       	ldi	r24, 0x02	; 2
    3704:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <_nrk_errno_set>
    3708:	8f ef       	ldi	r24, 0xFF	; 255
    370a:	8f c0       	rjmp	.+286    	; 0x382a <nrk_sem_post+0x14c>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    370c:	08 2f       	mov	r16, r24
    370e:	11 27       	eor	r17, r17
    3710:	07 fd       	sbrc	r16, 7
    3712:	10 95       	com	r17
    3714:	78 01       	movw	r14, r16
    3716:	ee 0c       	add	r14, r14
    3718:	ff 1c       	adc	r15, r15
    371a:	e0 0e       	add	r14, r16
    371c:	f1 1e       	adc	r15, r17
    371e:	84 eb       	ldi	r24, 0xB4	; 180
    3720:	97 e0       	ldi	r25, 0x07	; 7
    3722:	e8 0e       	add	r14, r24
    3724:	f9 1e       	adc	r15, r25
    3726:	d7 01       	movw	r26, r14
    3728:	12 96       	adiw	r26, 0x02	; 2
    372a:	9c 91       	ld	r25, X
    372c:	12 97       	sbiw	r26, 0x02	; 2
    372e:	8c 91       	ld	r24, X
    3730:	98 17       	cp	r25, r24
    3732:	0c f0       	brlt	.+2      	; 0x3736 <nrk_sem_post+0x58>
    3734:	79 c0       	rjmp	.+242    	; 0x3828 <nrk_sem_post+0x14a>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    3736:	69 83       	std	Y+1, r22	; 0x01
    3738:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>

	printf("Task %d released resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    373c:	00 d0       	rcall	.+0      	; 0x373e <nrk_sem_post+0x60>
    373e:	00 d0       	rcall	.+0      	; 0x3740 <nrk_sem_post+0x62>
    3740:	00 d0       	rcall	.+0      	; 0x3742 <nrk_sem_post+0x64>
    3742:	ed b7       	in	r30, 0x3d	; 61
    3744:	fe b7       	in	r31, 0x3e	; 62
    3746:	31 96       	adiw	r30, 0x01	; 1
    3748:	86 e2       	ldi	r24, 0x26	; 38
    374a:	92 e0       	ldi	r25, 0x02	; 2
    374c:	ad b7       	in	r26, 0x3d	; 61
    374e:	be b7       	in	r27, 0x3e	; 62
    3750:	12 96       	adiw	r26, 0x02	; 2
    3752:	9c 93       	st	X, r25
    3754:	8e 93       	st	-X, r24
    3756:	11 97       	sbiw	r26, 0x01	; 1
    3758:	a0 91 d5 07 	lds	r26, 0x07D5
    375c:	b0 91 d6 07 	lds	r27, 0x07D6
    3760:	18 96       	adiw	r26, 0x08	; 8
    3762:	8c 91       	ld	r24, X
    3764:	99 27       	eor	r25, r25
    3766:	87 fd       	sbrc	r24, 7
    3768:	90 95       	com	r25
    376a:	93 83       	std	Z+3, r25	; 0x03
    376c:	82 83       	std	Z+2, r24	; 0x02
    376e:	15 83       	std	Z+5, r17	; 0x05
    3770:	04 83       	std	Z+4, r16	; 0x04
    3772:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>

	nrk_sem_list[id].value++;
    3776:	f7 01       	movw	r30, r14
    3778:	82 81       	ldd	r24, Z+2	; 0x02
    377a:	8f 5f       	subi	r24, 0xFF	; 255
    377c:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    377e:	e0 91 d5 07 	lds	r30, 0x07D5
    3782:	f0 91 d6 07 	lds	r31, 0x07D6
    3786:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    3788:	e5 eb       	ldi	r30, 0xB5	; 181
    378a:	f7 e0       	ldi	r31, 0x07	; 7
    378c:	8d b7       	in	r24, 0x3d	; 61
    378e:	9e b7       	in	r25, 0x3e	; 62
    3790:	06 96       	adiw	r24, 0x06	; 6
    3792:	0f b6       	in	r0, 0x3f	; 63
    3794:	f8 94       	cli
    3796:	9e bf       	out	0x3e, r25	; 62
    3798:	0f be       	out	0x3f, r0	; 63
    379a:	8d bf       	out	0x3d, r24	; 61
    379c:	20 e0       	ldi	r18, 0x00	; 0
    379e:	30 e0       	ldi	r19, 0x00	; 0
    37a0:	70 e4       	ldi	r23, 0x40	; 64
    37a2:	69 81       	ldd	r22, Y+1	; 0x01
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if(&nrk_sem_list[sem_ID] != NULL){
    37a4:	a9 01       	movw	r20, r18
    37a6:	44 0f       	add	r20, r20
    37a8:	55 1f       	adc	r21, r21
    37aa:	42 0f       	add	r20, r18
    37ac:	53 1f       	adc	r21, r19
    37ae:	4c 54       	subi	r20, 0x4C	; 76
    37b0:	58 4f       	sbci	r21, 0xF8	; 248
    37b2:	71 f0       	breq	.+28     	; 0x37d0 <nrk_sem_post+0xf2>
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    37b4:	a0 81       	ld	r26, Z
    37b6:	4a 2f       	mov	r20, r26
    37b8:	55 27       	eor	r21, r21
    37ba:	47 fd       	sbrc	r20, 7
    37bc:	50 95       	com	r21
    37be:	87 2f       	mov	r24, r23
    37c0:	90 e0       	ldi	r25, 0x00	; 0
    37c2:	48 17       	cp	r20, r24
    37c4:	59 07       	cpc	r21, r25
    37c6:	24 f4       	brge	.+8      	; 0x37d0 <nrk_sem_post+0xf2>
    37c8:	81 81       	ldd	r24, Z+1	; 0x01
    37ca:	88 23       	and	r24, r24
    37cc:	09 f4       	brne	.+2      	; 0x37d0 <nrk_sem_post+0xf2>
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    37ce:	7a 2f       	mov	r23, r26
    37d0:	2f 5f       	subi	r18, 0xFF	; 255
    37d2:	3f 4f       	sbci	r19, 0xFF	; 255
    37d4:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    37d6:	25 30       	cpi	r18, 0x05	; 5
    37d8:	31 05       	cpc	r19, r1
    37da:	21 f7       	brne	.-56     	; 0x37a4 <nrk_sem_post+0xc6>
    37dc:	70 93 c4 07 	sts	0x07C4, r23
    37e0:	eb ef       	ldi	r30, 0xFB	; 251
    37e2:	f6 e0       	ldi	r31, 0x06	; 6
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    37e4:	86 2f       	mov	r24, r22
    37e6:	99 27       	eor	r25, r25
    37e8:	87 fd       	sbrc	r24, 7
    37ea:	90 95       	com	r25
    37ec:	a9 2f       	mov	r26, r25
    37ee:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    37f0:	63 e0       	ldi	r22, 0x03	; 3
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    37f2:	20 81       	ld	r18, Z
    37f4:	22 30       	cpi	r18, 0x02	; 2
    37f6:	89 f4       	brne	.+34     	; 0x381a <nrk_sem_post+0x13c>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    37f8:	22 85       	ldd	r18, Z+10	; 0x0a
    37fa:	33 85       	ldd	r19, Z+11	; 0x0b
    37fc:	44 85       	ldd	r20, Z+12	; 0x0c
    37fe:	55 85       	ldd	r21, Z+13	; 0x0d
    3800:	28 17       	cp	r18, r24
    3802:	39 07       	cpc	r19, r25
    3804:	4a 07       	cpc	r20, r26
    3806:	5b 07       	cpc	r21, r27
    3808:	41 f4       	brne	.+16     	; 0x381a <nrk_sem_post+0x13c>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    380a:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    380c:	17 86       	std	Z+15, r1	; 0x0f
    380e:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    3810:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    3812:	12 86       	std	Z+10, r1	; 0x0a
    3814:	13 86       	std	Z+11, r1	; 0x0b
    3816:	14 86       	std	Z+12, r1	; 0x0c
    3818:	15 86       	std	Z+13, r1	; 0x0d
    381a:	b6 96       	adiw	r30, 0x26	; 38
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    381c:	27 e0       	ldi	r18, 0x07	; 7
    381e:	e9 3b       	cpi	r30, 0xB9	; 185
    3820:	f2 07       	cpc	r31, r18
    3822:	39 f7       	brne	.-50     	; 0x37f2 <nrk_sem_post+0x114>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    3824:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
    }

    return NRK_OK;
    3828:	81 e0       	ldi	r24, 0x01	; 1
}
    382a:	0f 90       	pop	r0
    382c:	cf 91       	pop	r28
    382e:	df 91       	pop	r29
    3830:	1f 91       	pop	r17
    3832:	0f 91       	pop	r16
    3834:	ff 90       	pop	r15
    3836:	ef 90       	pop	r14
    3838:	08 95       	ret

0000383a <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    383a:	0f 93       	push	r16
    383c:	1f 93       	push	r17
    383e:	df 93       	push	r29
    3840:	cf 93       	push	r28
    3842:	0f 92       	push	r0
    3844:	cd b7       	in	r28, 0x3d	; 61
    3846:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    3848:	0e 94 38 1b 	call	0x3670	; 0x3670 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    384c:	8f 3f       	cpi	r24, 0xFF	; 255
    384e:	11 f4       	brne	.+4      	; 0x3854 <nrk_sem_pend+0x1a>
    3850:	81 e0       	ldi	r24, 0x01	; 1
    3852:	03 c0       	rjmp	.+6      	; 0x385a <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3854:	85 30       	cpi	r24, 0x05	; 5
    3856:	29 f4       	brne	.+10     	; 0x3862 <nrk_sem_pend+0x28>
    3858:	82 e0       	ldi	r24, 0x02	; 2
    385a:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <_nrk_errno_set>
    385e:	8f ef       	ldi	r24, 0xFF	; 255
    3860:	a3 c0       	rjmp	.+326    	; 0x39a8 <nrk_sem_pend+0x16e>

    nrk_int_disable();
    3862:	89 83       	std	Y+1, r24	; 0x01
    3864:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    if(nrk_sem_list[id].value<=0)
    3868:	89 81       	ldd	r24, Y+1	; 0x01
    386a:	08 2f       	mov	r16, r24
    386c:	11 27       	eor	r17, r17
    386e:	07 fd       	sbrc	r16, 7
    3870:	10 95       	com	r17
    3872:	f8 01       	movw	r30, r16
    3874:	ee 0f       	add	r30, r30
    3876:	ff 1f       	adc	r31, r31
    3878:	e0 0f       	add	r30, r16
    387a:	f1 1f       	adc	r31, r17
    387c:	ec 54       	subi	r30, 0x4C	; 76
    387e:	f8 4f       	sbci	r31, 0xF8	; 248
    3880:	92 81       	ldd	r25, Z+2	; 0x02
    3882:	19 16       	cp	r1, r25
    3884:	b4 f0       	brlt	.+44     	; 0x38b2 <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3886:	e0 91 d5 07 	lds	r30, 0x07D5
    388a:	f0 91 d6 07 	lds	r31, 0x07D6
    388e:	97 81       	ldd	r25, Z+7	; 0x07
    3890:	92 60       	ori	r25, 0x02	; 2
    3892:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    3894:	99 27       	eor	r25, r25
    3896:	87 fd       	sbrc	r24, 7
    3898:	90 95       	com	r25
    389a:	a9 2f       	mov	r26, r25
    389c:	b9 2f       	mov	r27, r25
    389e:	81 8b       	std	Z+17, r24	; 0x11
    38a0:	92 8b       	std	Z+18, r25	; 0x12
    38a2:	a3 8b       	std	Z+19, r26	; 0x13
    38a4:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    38a6:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
	nrk_wait_until_ticks(0);
    38aa:	80 e0       	ldi	r24, 0x00	; 0
    38ac:	90 e0       	ldi	r25, 0x00	; 0
    38ae:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_ticks>
    }

    printf("Task %d holds resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    38b2:	00 d0       	rcall	.+0      	; 0x38b4 <nrk_sem_pend+0x7a>
    38b4:	00 d0       	rcall	.+0      	; 0x38b6 <nrk_sem_pend+0x7c>
    38b6:	00 d0       	rcall	.+0      	; 0x38b8 <nrk_sem_pend+0x7e>
    38b8:	ed b7       	in	r30, 0x3d	; 61
    38ba:	fe b7       	in	r31, 0x3e	; 62
    38bc:	31 96       	adiw	r30, 0x01	; 1
    38be:	85 e4       	ldi	r24, 0x45	; 69
    38c0:	92 e0       	ldi	r25, 0x02	; 2
    38c2:	ad b7       	in	r26, 0x3d	; 61
    38c4:	be b7       	in	r27, 0x3e	; 62
    38c6:	12 96       	adiw	r26, 0x02	; 2
    38c8:	9c 93       	st	X, r25
    38ca:	8e 93       	st	-X, r24
    38cc:	11 97       	sbiw	r26, 0x01	; 1
    38ce:	a0 91 d5 07 	lds	r26, 0x07D5
    38d2:	b0 91 d6 07 	lds	r27, 0x07D6
    38d6:	18 96       	adiw	r26, 0x08	; 8
    38d8:	8c 91       	ld	r24, X
    38da:	99 27       	eor	r25, r25
    38dc:	87 fd       	sbrc	r24, 7
    38de:	90 95       	com	r25
    38e0:	93 83       	std	Z+3, r25	; 0x03
    38e2:	82 83       	std	Z+2, r24	; 0x02
    38e4:	15 83       	std	Z+5, r17	; 0x05
    38e6:	04 83       	std	Z+4, r16	; 0x04
    38e8:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    nrk_sem_list[id].value--;
    38ec:	f8 01       	movw	r30, r16
    38ee:	ee 0f       	add	r30, r30
    38f0:	ff 1f       	adc	r31, r31
    38f2:	e0 0f       	add	r30, r16
    38f4:	f1 1f       	adc	r31, r17
    38f6:	ec 54       	subi	r30, 0x4C	; 76
    38f8:	f8 4f       	sbci	r31, 0xF8	; 248
    38fa:	82 81       	ldd	r24, Z+2	; 0x02
    38fc:	81 50       	subi	r24, 0x01	; 1
    38fe:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    3900:	e5 eb       	ldi	r30, 0xB5	; 181
    3902:	f7 e0       	ldi	r31, 0x07	; 7
    3904:	8d b7       	in	r24, 0x3d	; 61
    3906:	9e b7       	in	r25, 0x3e	; 62
    3908:	06 96       	adiw	r24, 0x06	; 6
    390a:	0f b6       	in	r0, 0x3f	; 63
    390c:	f8 94       	cli
    390e:	9e bf       	out	0x3e, r25	; 62
    3910:	0f be       	out	0x3f, r0	; 63
    3912:	8d bf       	out	0x3d, r24	; 61
    3914:	80 e0       	ldi	r24, 0x00	; 0
    3916:	90 e0       	ldi	r25, 0x00	; 0
    3918:	60 e4       	ldi	r22, 0x40	; 64
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	//printf("sem_list id: %d \n\n",&nrk_sem_list[sem_ID]);
	if(&nrk_sem_list[sem_ID] != NULL){
    391a:	9c 01       	movw	r18, r24
    391c:	22 0f       	add	r18, r18
    391e:	33 1f       	adc	r19, r19
    3920:	28 0f       	add	r18, r24
    3922:	39 1f       	adc	r19, r25
    3924:	2c 54       	subi	r18, 0x4C	; 76
    3926:	38 4f       	sbci	r19, 0xF8	; 248
    3928:	71 f0       	breq	.+28     	; 0x3946 <nrk_sem_pend+0x10c>
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    392a:	70 81       	ld	r23, Z
    392c:	47 2f       	mov	r20, r23
    392e:	55 27       	eor	r21, r21
    3930:	47 fd       	sbrc	r20, 7
    3932:	50 95       	com	r21
    3934:	26 2f       	mov	r18, r22
    3936:	30 e0       	ldi	r19, 0x00	; 0
    3938:	42 17       	cp	r20, r18
    393a:	53 07       	cpc	r21, r19
    393c:	24 f4       	brge	.+8      	; 0x3946 <nrk_sem_pend+0x10c>
    393e:	21 81       	ldd	r18, Z+1	; 0x01
    3940:	22 23       	and	r18, r18
    3942:	09 f4       	brne	.+2      	; 0x3946 <nrk_sem_pend+0x10c>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    3944:	67 2f       	mov	r22, r23
    3946:	01 96       	adiw	r24, 0x01	; 1
    3948:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    394a:	85 30       	cpi	r24, 0x05	; 5
    394c:	91 05       	cpc	r25, r1
    394e:	29 f7       	brne	.-54     	; 0x391a <nrk_sem_pend+0xe0>
    3950:	60 93 c4 07 	sts	0x07C4, r22
	if(&nrk_sem_list[sem_ID] != NULL){
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}
    }
    printf("System Ceiling:%d\n", systemceiling);
    3954:	00 d0       	rcall	.+0      	; 0x3956 <nrk_sem_pend+0x11c>
    3956:	00 d0       	rcall	.+0      	; 0x3958 <nrk_sem_pend+0x11e>
    3958:	ed b7       	in	r30, 0x3d	; 61
    395a:	fe b7       	in	r31, 0x3e	; 62
    395c:	31 96       	adiw	r30, 0x01	; 1
    395e:	81 e6       	ldi	r24, 0x61	; 97
    3960:	92 e0       	ldi	r25, 0x02	; 2
    3962:	ad b7       	in	r26, 0x3d	; 61
    3964:	be b7       	in	r27, 0x3e	; 62
    3966:	12 96       	adiw	r26, 0x02	; 2
    3968:	9c 93       	st	X, r25
    396a:	8e 93       	st	-X, r24
    396c:	11 97       	sbiw	r26, 0x01	; 1
    396e:	62 83       	std	Z+2, r22	; 0x02
    3970:	13 82       	std	Z+3, r1	; 0x03
    3972:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    3976:	a0 91 d5 07 	lds	r26, 0x07D5
    397a:	b0 91 d6 07 	lds	r27, 0x07D6
    397e:	f8 01       	movw	r30, r16
    3980:	ee 0f       	add	r30, r30
    3982:	ff 1f       	adc	r31, r31
    3984:	e0 0f       	add	r30, r16
    3986:	f1 1f       	adc	r31, r17
    3988:	ec 54       	subi	r30, 0x4C	; 76
    398a:	f8 4f       	sbci	r31, 0xF8	; 248
    398c:	81 81       	ldd	r24, Z+1	; 0x01
    398e:	1b 96       	adiw	r26, 0x0b	; 11
    3990:	8c 93       	st	X, r24
    3992:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    3994:	81 e0       	ldi	r24, 0x01	; 1
    3996:	14 96       	adiw	r26, 0x04	; 4
    3998:	8c 93       	st	X, r24
    nrk_int_enable();
    399a:	0f 90       	pop	r0
    399c:	0f 90       	pop	r0
    399e:	0f 90       	pop	r0
    39a0:	0f 90       	pop	r0
    39a2:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

    return NRK_OK;
    39a6:	81 e0       	ldi	r24, 0x01	; 1
}
    39a8:	0f 90       	pop	r0
    39aa:	cf 91       	pop	r28
    39ac:	df 91       	pop	r29
    39ae:	1f 91       	pop	r17
    39b0:	0f 91       	pop	r16
    39b2:	08 95       	ret

000039b4 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    39b4:	0e 94 38 1b 	call	0x3670	; 0x3670 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    39b8:	8f 3f       	cpi	r24, 0xFF	; 255
    39ba:	11 f4       	brne	.+4      	; 0x39c0 <nrk_sem_query+0xc>
    39bc:	81 e0       	ldi	r24, 0x01	; 1
    39be:	03 c0       	rjmp	.+6      	; 0x39c6 <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    39c0:	85 30       	cpi	r24, 0x05	; 5
    39c2:	29 f4       	brne	.+10     	; 0x39ce <nrk_sem_query+0x1a>
    39c4:	82 e0       	ldi	r24, 0x02	; 2
    39c6:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <_nrk_errno_set>
    39ca:	8f ef       	ldi	r24, 0xFF	; 255
    39cc:	08 95       	ret

    return(nrk_sem_list[id].value);
    39ce:	99 27       	eor	r25, r25
    39d0:	87 fd       	sbrc	r24, 7
    39d2:	90 95       	com	r25
    39d4:	fc 01       	movw	r30, r24
    39d6:	ee 0f       	add	r30, r30
    39d8:	ff 1f       	adc	r31, r31
    39da:	e8 0f       	add	r30, r24
    39dc:	f9 1f       	adc	r31, r25
    39de:	ec 54       	subi	r30, 0x4C	; 76
    39e0:	f8 4f       	sbci	r31, 0xF8	; 248
    39e2:	82 81       	ldd	r24, Z+2	; 0x02
}
    39e4:	08 95       	ret

000039e6 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    39e6:	e0 91 ca 07 	lds	r30, 0x07CA
    39ea:	f0 91 cb 07 	lds	r31, 0x07CB
}
    39ee:	80 81       	ld	r24, Z
    39f0:	08 95       	ret

000039f2 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    39f2:	ef 92       	push	r14
    39f4:	ff 92       	push	r15
    39f6:	0f 93       	push	r16
    39f8:	1f 93       	push	r17
    39fa:	cf 93       	push	r28
    39fc:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    39fe:	c0 91 ca 07 	lds	r28, 0x07CA
    3a02:	d0 91 cb 07 	lds	r29, 0x07CB
	nrk_kprintf (PSTR ("nrk_queue: "));
    3a06:	84 e8       	ldi	r24, 0x84	; 132
    3a08:	93 e0       	ldi	r25, 0x03	; 3
    3a0a:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a0e:	84 e7       	ldi	r24, 0x74	; 116
    3a10:	e8 2e       	mov	r14, r24
    3a12:	82 e0       	ldi	r24, 0x02	; 2
    3a14:	f8 2e       	mov	r15, r24
    3a16:	06 e2       	ldi	r16, 0x26	; 38
    3a18:	10 e0       	ldi	r17, 0x00	; 0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3a1a:	1c c0       	rjmp	.+56     	; 0x3a54 <nrk_print_readyQ+0x62>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a1c:	00 d0       	rcall	.+0      	; 0x3a1e <nrk_print_readyQ+0x2c>
    3a1e:	00 d0       	rcall	.+0      	; 0x3a20 <nrk_print_readyQ+0x2e>
    3a20:	ed b7       	in	r30, 0x3d	; 61
    3a22:	fe b7       	in	r31, 0x3e	; 62
    3a24:	f2 82       	std	Z+2, r15	; 0x02
    3a26:	e1 82       	std	Z+1, r14	; 0x01
    3a28:	28 81       	ld	r18, Y
    3a2a:	30 e0       	ldi	r19, 0x00	; 0
    3a2c:	20 9f       	mul	r18, r16
    3a2e:	c0 01       	movw	r24, r0
    3a30:	21 9f       	mul	r18, r17
    3a32:	90 0d       	add	r25, r0
    3a34:	30 9f       	mul	r19, r16
    3a36:	90 0d       	add	r25, r0
    3a38:	11 24       	eor	r1, r1
    3a3a:	85 5f       	subi	r24, 0xF5	; 245
    3a3c:	98 4f       	sbci	r25, 0xF8	; 248
    3a3e:	94 83       	std	Z+4, r25	; 0x04
    3a40:	83 83       	std	Z+3, r24	; 0x03
    3a42:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
		ptr = ptr->Next;
    3a46:	0b 80       	ldd	r0, Y+3	; 0x03
    3a48:	dc 81       	ldd	r29, Y+4	; 0x04
    3a4a:	c0 2d       	mov	r28, r0
    3a4c:	0f 90       	pop	r0
    3a4e:	0f 90       	pop	r0
    3a50:	0f 90       	pop	r0
    3a52:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3a54:	20 97       	sbiw	r28, 0x00	; 0
    3a56:	11 f7       	brne	.-60     	; 0x3a1c <nrk_print_readyQ+0x2a>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    3a58:	81 e8       	ldi	r24, 0x81	; 129
    3a5a:	93 e0       	ldi	r25, 0x03	; 3
    3a5c:	0e 94 ab 10 	call	0x2156	; 0x2156 <nrk_kprintf>
}
    3a60:	df 91       	pop	r29
    3a62:	cf 91       	pop	r28
    3a64:	1f 91       	pop	r17
    3a66:	0f 91       	pop	r16
    3a68:	ff 90       	pop	r15
    3a6a:	ef 90       	pop	r14
    3a6c:	08 95       	ret

00003a6e <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3a6e:	af 92       	push	r10
    3a70:	bf 92       	push	r11
    3a72:	cf 92       	push	r12
    3a74:	df 92       	push	r13
    3a76:	ef 92       	push	r14
    3a78:	ff 92       	push	r15
    3a7a:	0f 93       	push	r16
    3a7c:	1f 93       	push	r17
    3a7e:	cf 93       	push	r28
    3a80:	df 93       	push	r29
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    3a82:	e0 91 f2 06 	lds	r30, 0x06F2
    3a86:	f0 91 f3 06 	lds	r31, 0x06F3
    3a8a:	30 97       	sbiw	r30, 0x00	; 0
    3a8c:	09 f4       	brne	.+2      	; 0x3a90 <nrk_add_to_readyQ+0x22>
    3a8e:	86 c0       	rjmp	.+268    	; 0x3b9c <nrk_add_to_readyQ+0x12e>
	{
		return;
	}


	NextNode = _head_node;
    3a90:	20 91 ca 07 	lds	r18, 0x07CA
    3a94:	30 91 cb 07 	lds	r19, 0x07CB
	CurNode = _free_node;

	if (_head_node != NULL)
    3a98:	21 15       	cp	r18, r1
    3a9a:	31 05       	cpc	r19, r1
    3a9c:	09 f4       	brne	.+2      	; 0x3aa0 <nrk_add_to_readyQ+0x32>
    3a9e:	42 c0       	rjmp	.+132    	; 0x3b24 <nrk_add_to_readyQ+0xb6>
    3aa0:	d9 01       	movw	r26, r18
//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3aa2:	46 e2       	ldi	r20, 0x26	; 38
    3aa4:	50 e0       	ldi	r21, 0x00	; 0
    3aa6:	c8 2f       	mov	r28, r24
    3aa8:	dd 27       	eor	r29, r29
    3aaa:	c7 fd       	sbrc	r28, 7
    3aac:	d0 95       	com	r29
    3aae:	c4 9f       	mul	r28, r20
    3ab0:	b0 01       	movw	r22, r0
    3ab2:	c5 9f       	mul	r28, r21
    3ab4:	70 0d       	add	r23, r0
    3ab6:	d4 9f       	mul	r29, r20
    3ab8:	70 0d       	add	r23, r0
    3aba:	11 24       	eor	r1, r1
    3abc:	6c 50       	subi	r22, 0x0C	; 12
    3abe:	79 4f       	sbci	r23, 0xF9	; 249
    3ac0:	17 e1       	ldi	r17, 0x17	; 23
    3ac2:	e1 2e       	mov	r14, r17
    3ac4:	f1 2c       	mov	r15, r1
    3ac6:	e6 0e       	add	r14, r22
    3ac8:	f7 1e       	adc	r15, r23
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    3aca:	9a e0       	ldi	r25, 0x0A	; 10
    3acc:	c9 2e       	mov	r12, r25
    3ace:	d1 2c       	mov	r13, r1
    3ad0:	c6 0e       	add	r12, r22
    3ad2:	d7 1e       	adc	r13, r23

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    3ad4:	6c 91       	ld	r22, X
    3ad6:	66 23       	and	r22, r22
    3ad8:	39 f1       	breq	.+78     	; 0x3b28 <nrk_add_to_readyQ+0xba>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3ada:	70 e0       	ldi	r23, 0x00	; 0
    3adc:	64 9f       	mul	r22, r20
    3ade:	50 01       	movw	r10, r0
    3ae0:	65 9f       	mul	r22, r21
    3ae2:	b0 0c       	add	r11, r0
    3ae4:	74 9f       	mul	r23, r20
    3ae6:	b0 0c       	add	r11, r0
    3ae8:	11 24       	eor	r1, r1
    3aea:	64 ef       	ldi	r22, 0xF4	; 244
    3aec:	76 e0       	ldi	r23, 0x06	; 6
    3aee:	a6 0e       	add	r10, r22
    3af0:	b7 1e       	adc	r11, r23
    3af2:	e5 01       	movw	r28, r10
    3af4:	0f 89       	ldd	r16, Y+23	; 0x17
    3af6:	18 8d       	ldd	r17, Y+24	; 0x18
    3af8:	e7 01       	movw	r28, r14
    3afa:	68 81       	ld	r22, Y
    3afc:	79 81       	ldd	r23, Y+1	; 0x01

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    3afe:	60 17       	cp	r22, r16
    3b00:	71 07       	cpc	r23, r17
    3b02:	90 f0       	brcs	.+36     	; 0x3b28 <nrk_add_to_readyQ+0xba>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    3b04:	06 17       	cp	r16, r22
    3b06:	17 07       	cpc	r17, r23
    3b08:	31 f4       	brne	.+12     	; 0x3b16 <nrk_add_to_readyQ+0xa8>
    3b0a:	e5 01       	movw	r28, r10
    3b0c:	6a 85       	ldd	r22, Y+10	; 0x0a
    3b0e:	e6 01       	movw	r28, r12
    3b10:	98 81       	ld	r25, Y
    3b12:	69 17       	cp	r22, r25
    3b14:	48 f0       	brcs	.+18     	; 0x3b28 <nrk_add_to_readyQ+0xba>
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    3b16:	13 96       	adiw	r26, 0x03	; 3
    3b18:	0d 90       	ld	r0, X+
    3b1a:	bc 91       	ld	r27, X
    3b1c:	a0 2d       	mov	r26, r0
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3b1e:	10 97       	sbiw	r26, 0x00	; 0
    3b20:	c9 f6       	brne	.-78     	; 0x3ad4 <nrk_add_to_readyQ+0x66>
    3b22:	02 c0       	rjmp	.+4      	; 0x3b28 <nrk_add_to_readyQ+0xba>


	NextNode = _head_node;
	CurNode = _free_node;

	if (_head_node != NULL)
    3b24:	a0 e0       	ldi	r26, 0x00	; 0
    3b26:	b0 e0       	ldi	r27, 0x00	; 0
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    3b28:	80 83       	st	Z, r24
	_free_node = _free_node->Next;
    3b2a:	c3 81       	ldd	r28, Z+3	; 0x03
    3b2c:	d4 81       	ldd	r29, Z+4	; 0x04
    3b2e:	d0 93 f3 06 	sts	0x06F3, r29
    3b32:	c0 93 f2 06 	sts	0x06F2, r28


	if (NextNode == _head_node)
    3b36:	a2 17       	cp	r26, r18
    3b38:	b3 07       	cpc	r27, r19
    3b3a:	b1 f4       	brne	.+44     	; 0x3b68 <nrk_add_to_readyQ+0xfa>
	{
		//at start
		if (_head_node != NULL)
    3b3c:	10 97       	sbiw	r26, 0x00	; 0
    3b3e:	49 f0       	breq	.+18     	; 0x3b52 <nrk_add_to_readyQ+0xe4>
		{
			CurNode->Next = _head_node;
    3b40:	b4 83       	std	Z+4, r27	; 0x04
    3b42:	a3 83       	std	Z+3, r26	; 0x03
			CurNode->Prev = NULL;
    3b44:	12 82       	std	Z+2, r1	; 0x02
    3b46:	11 82       	std	Z+1, r1	; 0x01
			_head_node->Prev = CurNode;
    3b48:	12 96       	adiw	r26, 0x02	; 2
    3b4a:	fc 93       	st	X, r31
    3b4c:	ee 93       	st	-X, r30
    3b4e:	11 97       	sbiw	r26, 0x01	; 1
    3b50:	06 c0       	rjmp	.+12     	; 0x3b5e <nrk_add_to_readyQ+0xf0>
		}
		else
		{
			CurNode->Next = NULL;
    3b52:	14 82       	std	Z+4, r1	; 0x04
    3b54:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = NULL;
    3b56:	12 82       	std	Z+2, r1	; 0x02
    3b58:	11 82       	std	Z+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3b5a:	fa 83       	std	Y+2, r31	; 0x02
    3b5c:	e9 83       	std	Y+1, r30	; 0x01
		}
		_head_node = CurNode;
    3b5e:	f0 93 cb 07 	sts	0x07CB, r31
    3b62:	e0 93 ca 07 	sts	0x07CA, r30
    3b66:	1a c0       	rjmp	.+52     	; 0x3b9c <nrk_add_to_readyQ+0x12e>
    3b68:	11 96       	adiw	r26, 0x01	; 1
    3b6a:	8d 91       	ld	r24, X+
    3b6c:	9c 91       	ld	r25, X
    3b6e:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    3b70:	ac 17       	cp	r26, r28
    3b72:	bd 07       	cpc	r27, r29
    3b74:	59 f0       	breq	.+22     	; 0x3b8c <nrk_add_to_readyQ+0x11e>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    3b76:	92 83       	std	Z+2, r25	; 0x02
    3b78:	81 83       	std	Z+1, r24	; 0x01
			CurNode->Next = NextNode;
    3b7a:	b4 83       	std	Z+4, r27	; 0x04
    3b7c:	a3 83       	std	Z+3, r26	; 0x03
			(NextNode->Prev)->Next = CurNode;
    3b7e:	11 96       	adiw	r26, 0x01	; 1
    3b80:	cd 91       	ld	r28, X+
    3b82:	dc 91       	ld	r29, X
    3b84:	12 97       	sbiw	r26, 0x02	; 2
    3b86:	fc 83       	std	Y+4, r31	; 0x04
    3b88:	eb 83       	std	Y+3, r30	; 0x03
    3b8a:	04 c0       	rjmp	.+8      	; 0x3b94 <nrk_add_to_readyQ+0x126>
			NextNode->Prev = CurNode;
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    3b8c:	14 82       	std	Z+4, r1	; 0x04
    3b8e:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    3b90:	92 83       	std	Z+2, r25	; 0x02
    3b92:	81 83       	std	Z+1, r24	; 0x01
			_free_node->Prev = CurNode;
    3b94:	12 96       	adiw	r26, 0x02	; 2
    3b96:	fc 93       	st	X, r31
    3b98:	ee 93       	st	-X, r30
    3b9a:	11 97       	sbiw	r26, 0x01	; 1

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    3b9c:	df 91       	pop	r29
    3b9e:	cf 91       	pop	r28
    3ba0:	1f 91       	pop	r17
    3ba2:	0f 91       	pop	r16
    3ba4:	ff 90       	pop	r15
    3ba6:	ef 90       	pop	r14
    3ba8:	df 90       	pop	r13
    3baa:	cf 90       	pop	r12
    3bac:	bf 90       	pop	r11
    3bae:	af 90       	pop	r10
    3bb0:	08 95       	ret

00003bb2 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    3bb2:	cf 93       	push	r28
    3bb4:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    3bb6:	e0 91 ca 07 	lds	r30, 0x07CA
    3bba:	f0 91 cb 07 	lds	r31, 0x07CB
    3bbe:	30 97       	sbiw	r30, 0x00	; 0
    3bc0:	09 f4       	brne	.+2      	; 0x3bc4 <nrk_rem_from_readyQ+0x12>
    3bc2:	44 c0       	rjmp	.+136    	; 0x3c4c <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    3bc4:	99 27       	eor	r25, r25
    3bc6:	87 fd       	sbrc	r24, 7
    3bc8:	90 95       	com	r25
    3bca:	20 81       	ld	r18, Z
    3bcc:	30 e0       	ldi	r19, 0x00	; 0
    3bce:	28 17       	cp	r18, r24
    3bd0:	39 07       	cpc	r19, r25
    3bd2:	81 f4       	brne	.+32     	; 0x3bf4 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    3bd4:	a3 81       	ldd	r26, Z+3	; 0x03
    3bd6:	b4 81       	ldd	r27, Z+4	; 0x04
    3bd8:	b0 93 cb 07 	sts	0x07CB, r27
    3bdc:	a0 93 ca 07 	sts	0x07CA, r26
		_head_node->Prev = NULL;
    3be0:	12 96       	adiw	r26, 0x02	; 2
    3be2:	1c 92       	st	X, r1
    3be4:	1e 92       	st	-X, r1
    3be6:	11 97       	sbiw	r26, 0x01	; 1
    3be8:	18 c0       	rjmp	.+48     	; 0x3c1a <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    3bea:	03 80       	ldd	r0, Z+3	; 0x03
    3bec:	f4 81       	ldd	r31, Z+4	; 0x04
    3bee:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3bf0:	30 97       	sbiw	r30, 0x00	; 0
    3bf2:	61 f1       	breq	.+88     	; 0x3c4c <nrk_rem_from_readyQ+0x9a>
    3bf4:	20 81       	ld	r18, Z
    3bf6:	30 e0       	ldi	r19, 0x00	; 0
    3bf8:	28 17       	cp	r18, r24
    3bfa:	39 07       	cpc	r19, r25
    3bfc:	b1 f7       	brne	.-20     	; 0x3bea <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3bfe:	c1 81       	ldd	r28, Z+1	; 0x01
    3c00:	d2 81       	ldd	r29, Z+2	; 0x02
    3c02:	83 81       	ldd	r24, Z+3	; 0x03
    3c04:	94 81       	ldd	r25, Z+4	; 0x04
    3c06:	9c 83       	std	Y+4, r25	; 0x04
    3c08:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    3c0a:	a3 81       	ldd	r26, Z+3	; 0x03
    3c0c:	b4 81       	ldd	r27, Z+4	; 0x04
    3c0e:	10 97       	sbiw	r26, 0x00	; 0
    3c10:	21 f0       	breq	.+8      	; 0x3c1a <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3c12:	12 96       	adiw	r26, 0x02	; 2
    3c14:	dc 93       	st	X, r29
    3c16:	ce 93       	st	-X, r28
    3c18:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    3c1a:	a0 91 f2 06 	lds	r26, 0x06F2
    3c1e:	b0 91 f3 06 	lds	r27, 0x06F3
    3c22:	10 97       	sbiw	r26, 0x00	; 0
    3c24:	39 f4       	brne	.+14     	; 0x3c34 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3c26:	f0 93 f3 06 	sts	0x06F3, r31
    3c2a:	e0 93 f2 06 	sts	0x06F2, r30
		_free_node->Next = NULL;
    3c2e:	14 82       	std	Z+4, r1	; 0x04
    3c30:	13 82       	std	Z+3, r1	; 0x03
    3c32:	0a c0       	rjmp	.+20     	; 0x3c48 <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3c34:	b4 83       	std	Z+4, r27	; 0x04
    3c36:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    3c38:	12 96       	adiw	r26, 0x02	; 2
    3c3a:	fc 93       	st	X, r31
    3c3c:	ee 93       	st	-X, r30
    3c3e:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3c40:	f0 93 f3 06 	sts	0x06F3, r31
    3c44:	e0 93 f2 06 	sts	0x06F2, r30
	}
	_free_node->Prev = NULL;
    3c48:	12 82       	std	Z+2, r1	; 0x02
    3c4a:	11 82       	std	Z+1, r1	; 0x01
}
    3c4c:	df 91       	pop	r29
    3c4e:	cf 91       	pop	r28
    3c50:	08 95       	ret

00003c52 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3c52:	ef 92       	push	r14
    3c54:	ff 92       	push	r15
    3c56:	0f 93       	push	r16
    3c58:	1f 93       	push	r17
    3c5a:	cf 93       	push	r28
    3c5c:	df 93       	push	r29
    3c5e:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3c60:	69 81       	ldd	r22, Y+1	; 0x01
    3c62:	7a 81       	ldd	r23, Y+2	; 0x02
    3c64:	4b 81       	ldd	r20, Y+3	; 0x03
    3c66:	5c 81       	ldd	r21, Y+4	; 0x04
    3c68:	8d 81       	ldd	r24, Y+5	; 0x05
    3c6a:	9e 81       	ldd	r25, Y+6	; 0x06
    3c6c:	0e 94 64 29 	call	0x52c8	; 0x52c8 <nrk_task_stk_init>
    3c70:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3c72:	8f 81       	ldd	r24, Y+7	; 0x07
    3c74:	88 23       	and	r24, r24
    3c76:	69 f0       	breq	.+26     	; 0x3c92 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3c78:	4b 81       	ldd	r20, Y+3	; 0x03
    3c7a:	5c 81       	ldd	r21, Y+4	; 0x04
    3c7c:	ce 01       	movw	r24, r28
    3c7e:	20 e0       	ldi	r18, 0x00	; 0
    3c80:	30 e0       	ldi	r19, 0x00	; 0
    3c82:	00 e0       	ldi	r16, 0x00	; 0
    3c84:	10 e0       	ldi	r17, 0x00	; 0
    3c86:	ee 24       	eor	r14, r14
    3c88:	ff 24       	eor	r15, r15
    3c8a:	0e 94 e5 14 	call	0x29ca	; 0x29ca <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    3c8e:	1f 82       	std	Y+7, r1	; 0x07
    3c90:	14 c0       	rjmp	.+40     	; 0x3cba <nrk_activate_task+0x68>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3c92:	28 81       	ld	r18, Y
    3c94:	33 27       	eor	r19, r19
    3c96:	27 fd       	sbrc	r18, 7
    3c98:	30 95       	com	r19
    3c9a:	86 e2       	ldi	r24, 0x26	; 38
    3c9c:	90 e0       	ldi	r25, 0x00	; 0
    3c9e:	28 9f       	mul	r18, r24
    3ca0:	f0 01       	movw	r30, r0
    3ca2:	29 9f       	mul	r18, r25
    3ca4:	f0 0d       	add	r31, r0
    3ca6:	38 9f       	mul	r19, r24
    3ca8:	f0 0d       	add	r31, r0
    3caa:	11 24       	eor	r1, r1
    3cac:	ec 50       	subi	r30, 0x0C	; 12
    3cae:	f9 4f       	sbci	r31, 0xF9	; 249
    3cb0:	81 85       	ldd	r24, Z+9	; 0x09
    3cb2:	83 30       	cpi	r24, 0x03	; 3
    3cb4:	d9 f4       	brne	.+54     	; 0x3cec <nrk_activate_task+0x9a>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3cb6:	71 83       	std	Z+1, r23	; 0x01
    3cb8:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3cba:	28 81       	ld	r18, Y
    3cbc:	33 27       	eor	r19, r19
    3cbe:	27 fd       	sbrc	r18, 7
    3cc0:	30 95       	com	r19
    3cc2:	86 e2       	ldi	r24, 0x26	; 38
    3cc4:	90 e0       	ldi	r25, 0x00	; 0
    3cc6:	28 9f       	mul	r18, r24
    3cc8:	f0 01       	movw	r30, r0
    3cca:	29 9f       	mul	r18, r25
    3ccc:	f0 0d       	add	r31, r0
    3cce:	38 9f       	mul	r19, r24
    3cd0:	f0 0d       	add	r31, r0
    3cd2:	11 24       	eor	r1, r1
    3cd4:	ec 50       	subi	r30, 0x0C	; 12
    3cd6:	f9 4f       	sbci	r31, 0xF9	; 249
    3cd8:	85 89       	ldd	r24, Z+21	; 0x15
    3cda:	96 89       	ldd	r25, Z+22	; 0x16
    3cdc:	00 97       	sbiw	r24, 0x00	; 0
    3cde:	41 f4       	brne	.+16     	; 0x3cf0 <nrk_activate_task+0x9e>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3ce0:	82 e0       	ldi	r24, 0x02	; 2
    3ce2:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3ce4:	88 81       	ld	r24, Y
    3ce6:	0e 94 37 1d 	call	0x3a6e	; 0x3a6e <nrk_add_to_readyQ>
    3cea:	02 c0       	rjmp	.+4      	; 0x3cf0 <nrk_activate_task+0x9e>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3cec:	8f ef       	ldi	r24, 0xFF	; 255
    3cee:	01 c0       	rjmp	.+2      	; 0x3cf2 <nrk_activate_task+0xa0>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3cf0:	81 e0       	ldi	r24, 0x01	; 1
}
    3cf2:	df 91       	pop	r29
    3cf4:	cf 91       	pop	r28
    3cf6:	1f 91       	pop	r17
    3cf8:	0f 91       	pop	r16
    3cfa:	ff 90       	pop	r15
    3cfc:	ef 90       	pop	r14
    3cfe:	08 95       	ret

00003d00 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3d00:	1f 93       	push	r17
    3d02:	df 93       	push	r29
    3d04:	cf 93       	push	r28
    3d06:	cd b7       	in	r28, 0x3d	; 61
    3d08:	de b7       	in	r29, 0x3e	; 62
    3d0a:	28 97       	sbiw	r28, 0x08	; 8
    3d0c:	0f b6       	in	r0, 0x3f	; 63
    3d0e:	f8 94       	cli
    3d10:	de bf       	out	0x3e, r29	; 62
    3d12:	0f be       	out	0x3f, r0	; 63
    3d14:	cd bf       	out	0x3d, r28	; 61
    3d16:	29 83       	std	Y+1, r18	; 0x01
    3d18:	3a 83       	std	Y+2, r19	; 0x02
    3d1a:	4b 83       	std	Y+3, r20	; 0x03
    3d1c:	5c 83       	std	Y+4, r21	; 0x04
    3d1e:	6d 83       	std	Y+5, r22	; 0x05
    3d20:	7e 83       	std	Y+6, r23	; 0x06
    3d22:	8f 83       	std	Y+7, r24	; 0x07
    3d24:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3d26:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3d2a:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3d2e:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3d30:	ce 01       	movw	r24, r28
    3d32:	01 96       	adiw	r24, 0x01	; 1
    3d34:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <_nrk_time_to_ticks>
    3d38:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3d3a:	83 30       	cpi	r24, 0x03	; 3
    3d3c:	91 05       	cpc	r25, r1
    3d3e:	60 f0       	brcs	.+24     	; 0x3d58 <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3d40:	e0 91 d5 07 	lds	r30, 0x07D5
    3d44:	f0 91 d6 07 	lds	r31, 0x07D6
    3d48:	21 0f       	add	r18, r17
    3d4a:	31 1d       	adc	r19, r1
    3d4c:	36 8b       	std	Z+22, r19	; 0x16
    3d4e:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3d50:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

	return NRK_OK;
    3d54:	81 e0       	ldi	r24, 0x01	; 1
    3d56:	01 c0       	rjmp	.+2      	; 0x3d5a <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3d58:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3d5a:	28 96       	adiw	r28, 0x08	; 8
    3d5c:	0f b6       	in	r0, 0x3f	; 63
    3d5e:	f8 94       	cli
    3d60:	de bf       	out	0x3e, r29	; 62
    3d62:	0f be       	out	0x3f, r0	; 63
    3d64:	cd bf       	out	0x3d, r28	; 61
    3d66:	cf 91       	pop	r28
    3d68:	df 91       	pop	r29
    3d6a:	1f 91       	pop	r17
    3d6c:	08 95       	ret

00003d6e <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3d6e:	0e 94 59 29 	call	0x52b2	; 0x52b2 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3d72:	e0 91 d5 07 	lds	r30, 0x07D5
    3d76:	f0 91 d6 07 	lds	r31, 0x07D6
    3d7a:	85 81       	ldd	r24, Z+5	; 0x05
    3d7c:	88 23       	and	r24, r24
    3d7e:	b9 f7       	brne	.-18     	; 0x3d6e <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3d80:	08 95       	ret

00003d82 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3d82:	ff 92       	push	r15
    3d84:	0f 93       	push	r16
    3d86:	1f 93       	push	r17
    3d88:	df 93       	push	r29
    3d8a:	cf 93       	push	r28
    3d8c:	cd b7       	in	r28, 0x3d	; 61
    3d8e:	de b7       	in	r29, 0x3e	; 62
    3d90:	28 97       	sbiw	r28, 0x08	; 8
    3d92:	0f b6       	in	r0, 0x3f	; 63
    3d94:	f8 94       	cli
    3d96:	de bf       	out	0x3e, r29	; 62
    3d98:	0f be       	out	0x3f, r0	; 63
    3d9a:	cd bf       	out	0x3d, r28	; 61
    3d9c:	29 83       	std	Y+1, r18	; 0x01
    3d9e:	3a 83       	std	Y+2, r19	; 0x02
    3da0:	4b 83       	std	Y+3, r20	; 0x03
    3da2:	5c 83       	std	Y+4, r21	; 0x04
    3da4:	6d 83       	std	Y+5, r22	; 0x05
    3da6:	7e 83       	std	Y+6, r23	; 0x06
    3da8:	8f 83       	std	Y+7, r24	; 0x07
    3daa:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3dac:	0e 94 e4 18 	call	0x31c8	; 0x31c8 <nrk_stack_check>

	nrk_int_disable ();
    3db0:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3db4:	e0 91 d5 07 	lds	r30, 0x07D5
    3db8:	f0 91 d6 07 	lds	r31, 0x07D6
    3dbc:	81 e0       	ldi	r24, 0x01	; 1
    3dbe:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3dc0:	81 e0       	ldi	r24, 0x01	; 1
    3dc2:	90 e0       	ldi	r25, 0x00	; 0
    3dc4:	90 a3       	std	Z+32, r25	; 0x20
    3dc6:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3dc8:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3dcc:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3dce:	ce 01       	movw	r24, r28
    3dd0:	01 96       	adiw	r24, 0x01	; 1
    3dd2:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3dd6:	e0 91 d5 07 	lds	r30, 0x07D5
    3dda:	f0 91 d6 07 	lds	r31, 0x07D6
    3dde:	0f 2d       	mov	r16, r15
    3de0:	10 e0       	ldi	r17, 0x00	; 0
    3de2:	98 01       	movw	r18, r16
    3de4:	28 0f       	add	r18, r24
    3de6:	39 1f       	adc	r19, r25
    3de8:	36 8b       	std	Z+22, r19	; 0x16
    3dea:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3dec:	8f 2d       	mov	r24, r15
    3dee:	88 3f       	cpi	r24, 0xF8	; 248
    3df0:	78 f4       	brcc	.+30     	; 0x3e10 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3df2:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3df6:	0f 5f       	subi	r16, 0xFF	; 255
    3df8:	1f 4f       	sbci	r17, 0xFF	; 255
    3dfa:	28 2f       	mov	r18, r24
    3dfc:	30 e0       	ldi	r19, 0x00	; 0
    3dfe:	02 17       	cp	r16, r18
    3e00:	13 07       	cpc	r17, r19
    3e02:	34 f4       	brge	.+12     	; 0x3e10 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3e04:	8f 2d       	mov	r24, r15
    3e06:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3e08:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);
    3e0c:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3e10:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3e14:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3e18:	81 e0       	ldi	r24, 0x01	; 1
    3e1a:	28 96       	adiw	r28, 0x08	; 8
    3e1c:	0f b6       	in	r0, 0x3f	; 63
    3e1e:	f8 94       	cli
    3e20:	de bf       	out	0x3e, r29	; 62
    3e22:	0f be       	out	0x3f, r0	; 63
    3e24:	cd bf       	out	0x3d, r28	; 61
    3e26:	cf 91       	pop	r28
    3e28:	df 91       	pop	r29
    3e2a:	1f 91       	pop	r17
    3e2c:	0f 91       	pop	r16
    3e2e:	ff 90       	pop	r15
    3e30:	08 95       	ret

00003e32 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3e32:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3e34:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3e38:	e0 91 d5 07 	lds	r30, 0x07D5
    3e3c:	f0 91 d6 07 	lds	r31, 0x07D6
    3e40:	81 e0       	ldi	r24, 0x01	; 1
    3e42:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3e44:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3e46:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3e4a:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3e4c:	88 3f       	cpi	r24, 0xF8	; 248
    3e4e:	88 f4       	brcc	.+34     	; 0x3e72 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3e50:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3e54:	21 2f       	mov	r18, r17
    3e56:	30 e0       	ldi	r19, 0x00	; 0
    3e58:	2f 5f       	subi	r18, 0xFF	; 255
    3e5a:	3f 4f       	sbci	r19, 0xFF	; 255
    3e5c:	48 2f       	mov	r20, r24
    3e5e:	50 e0       	ldi	r21, 0x00	; 0
    3e60:	24 17       	cp	r18, r20
    3e62:	35 07       	cpc	r19, r21
    3e64:	34 f4       	brge	.+12     	; 0x3e72 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3e66:	81 2f       	mov	r24, r17
    3e68:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3e6a:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);
    3e6e:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3e72:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3e76:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3e7a:	81 e0       	ldi	r24, 0x01	; 1
    3e7c:	1f 91       	pop	r17
    3e7e:	08 95       	ret

00003e80 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3e80:	1f 93       	push	r17
    3e82:	cf 93       	push	r28
    3e84:	df 93       	push	r29
    3e86:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3e88:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3e8c:	e0 91 d5 07 	lds	r30, 0x07D5
    3e90:	f0 91 d6 07 	lds	r31, 0x07D6
    3e94:	81 e0       	ldi	r24, 0x01	; 1
    3e96:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3e98:	d6 8b       	std	Z+22, r29	; 0x16
    3e9a:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3e9c:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3ea0:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3ea2:	88 3f       	cpi	r24, 0xF8	; 248
    3ea4:	88 f4       	brcc	.+34     	; 0x3ec8 <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ea6:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3eaa:	21 2f       	mov	r18, r17
    3eac:	30 e0       	ldi	r19, 0x00	; 0
    3eae:	2f 5f       	subi	r18, 0xFF	; 255
    3eb0:	3f 4f       	sbci	r19, 0xFF	; 255
    3eb2:	48 2f       	mov	r20, r24
    3eb4:	50 e0       	ldi	r21, 0x00	; 0
    3eb6:	24 17       	cp	r18, r20
    3eb8:	35 07       	cpc	r19, r21
    3eba:	34 f4       	brge	.+12     	; 0x3ec8 <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3ebc:	81 2f       	mov	r24, r17
    3ebe:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3ec0:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);
    3ec4:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3ec8:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3ecc:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3ed0:	81 e0       	ldi	r24, 0x01	; 1
    3ed2:	df 91       	pop	r29
    3ed4:	cf 91       	pop	r28
    3ed6:	1f 91       	pop	r17
    3ed8:	08 95       	ret

00003eda <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3eda:	ef 92       	push	r14
    3edc:	ff 92       	push	r15
    3ede:	0f 93       	push	r16
    3ee0:	1f 93       	push	r17
    3ee2:	df 93       	push	r29
    3ee4:	cf 93       	push	r28
    3ee6:	0f 92       	push	r0
    3ee8:	cd b7       	in	r28, 0x3d	; 61
    3eea:	de b7       	in	r29, 0x3e	; 62
    3eec:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3eee:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3ef2:	e0 91 d5 07 	lds	r30, 0x07D5
    3ef6:	f0 91 d6 07 	lds	r31, 0x07D6
    3efa:	81 e0       	ldi	r24, 0x01	; 1
    3efc:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3efe:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3f02:	e0 91 d5 07 	lds	r30, 0x07D5
    3f06:	f0 91 d6 07 	lds	r31, 0x07D6
    3f0a:	e8 2e       	mov	r14, r24
    3f0c:	ff 24       	eor	r15, r15
    3f0e:	0e 0d       	add	r16, r14
    3f10:	1f 1d       	adc	r17, r15
    3f12:	16 8b       	std	Z+22, r17	; 0x16
    3f14:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3f16:	88 3f       	cpi	r24, 0xF8	; 248
    3f18:	90 f4       	brcc	.+36     	; 0x3f3e <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f1a:	89 83       	std	Y+1, r24	; 0x01
    3f1c:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3f20:	08 94       	sec
    3f22:	e1 1c       	adc	r14, r1
    3f24:	f1 1c       	adc	r15, r1
    3f26:	28 2f       	mov	r18, r24
    3f28:	30 e0       	ldi	r19, 0x00	; 0
    3f2a:	99 81       	ldd	r25, Y+1	; 0x01
    3f2c:	e2 16       	cp	r14, r18
    3f2e:	f3 06       	cpc	r15, r19
    3f30:	34 f4       	brge	.+12     	; 0x3f3e <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3f32:	89 2f       	mov	r24, r25
    3f34:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3f36:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);
    3f3a:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3f3e:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3f42:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3f46:	81 e0       	ldi	r24, 0x01	; 1
    3f48:	0f 90       	pop	r0
    3f4a:	cf 91       	pop	r28
    3f4c:	df 91       	pop	r29
    3f4e:	1f 91       	pop	r17
    3f50:	0f 91       	pop	r16
    3f52:	ff 90       	pop	r15
    3f54:	ef 90       	pop	r14
    3f56:	08 95       	ret

00003f58 <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3f58:	1f 93       	push	r17
    3f5a:	cf 93       	push	r28
    3f5c:	df 93       	push	r29
    3f5e:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3f60:	0e 94 e4 18 	call	0x31c8	; 0x31c8 <nrk_stack_check>

	if (p == 0)
    3f64:	20 97       	sbiw	r28, 0x00	; 0
    3f66:	11 f4       	brne	.+4      	; 0x3f6c <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3f68:	c1 e0       	ldi	r28, 0x01	; 1
    3f6a:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3f6c:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3f70:	e0 91 d5 07 	lds	r30, 0x07D5
    3f74:	f0 91 d6 07 	lds	r31, 0x07D6
    3f78:	81 e0       	ldi	r24, 0x01	; 1
    3f7a:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3f7c:	d0 a3       	std	Z+32, r29	; 0x20
    3f7e:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3f80:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3f84:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3f86:	88 3f       	cpi	r24, 0xF8	; 248
    3f88:	88 f4       	brcc	.+34     	; 0x3fac <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f8a:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3f8e:	21 2f       	mov	r18, r17
    3f90:	30 e0       	ldi	r19, 0x00	; 0
    3f92:	2f 5f       	subi	r18, 0xFF	; 255
    3f94:	3f 4f       	sbci	r19, 0xFF	; 255
    3f96:	48 2f       	mov	r20, r24
    3f98:	50 e0       	ldi	r21, 0x00	; 0
    3f9a:	24 17       	cp	r18, r20
    3f9c:	35 07       	cpc	r19, r21
    3f9e:	34 f4       	brge	.+12     	; 0x3fac <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    3fa0:	81 2f       	mov	r24, r17
    3fa2:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3fa4:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3fa8:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3fac:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3fb0:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3fb4:	81 e0       	ldi	r24, 0x01	; 1
    3fb6:	df 91       	pop	r29
    3fb8:	cf 91       	pop	r28
    3fba:	1f 91       	pop	r17
    3fbc:	08 95       	ret

00003fbe <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3fbe:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    3fc0:	0e 94 e4 18 	call	0x31c8	; 0x31c8 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3fc4:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    3fc8:	e0 91 d5 07 	lds	r30, 0x07D5
    3fcc:	f0 91 d6 07 	lds	r31, 0x07D6
    3fd0:	81 e0       	ldi	r24, 0x01	; 1
    3fd2:	90 e0       	ldi	r25, 0x00	; 0
    3fd4:	90 a3       	std	Z+32, r25	; 0x20
    3fd6:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    3fd8:	81 e0       	ldi	r24, 0x01	; 1
    3fda:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3fdc:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    3fe0:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3fe2:	88 3f       	cpi	r24, 0xF8	; 248
    3fe4:	88 f4       	brcc	.+34     	; 0x4008 <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3fe6:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    3fea:	21 2f       	mov	r18, r17
    3fec:	30 e0       	ldi	r19, 0x00	; 0
    3fee:	2f 5f       	subi	r18, 0xFF	; 255
    3ff0:	3f 4f       	sbci	r19, 0xFF	; 255
    3ff2:	48 2f       	mov	r20, r24
    3ff4:	50 e0       	ldi	r21, 0x00	; 0
    3ff6:	24 17       	cp	r18, r20
    3ff8:	35 07       	cpc	r19, r21
    3ffa:	34 f4       	brge	.+12     	; 0x4008 <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    3ffc:	81 2f       	mov	r24, r17
    3ffe:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4000:	80 93 32 06 	sts	0x0632, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4004:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    4008:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    400c:	0e 94 b7 1e 	call	0x3d6e	; 0x3d6e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    4010:	81 e0       	ldi	r24, 0x01	; 1
    4012:	1f 91       	pop	r17
    4014:	08 95       	ret

00004016 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4016:	e0 91 d5 07 	lds	r30, 0x07D5
    401a:	f0 91 d6 07 	lds	r31, 0x07D6
    401e:	80 85       	ldd	r24, Z+8	; 0x08
    4020:	0e 94 d9 1d 	call	0x3bb2	; 0x3bb2 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    4024:	e0 91 d5 07 	lds	r30, 0x07D5
    4028:	f0 91 d6 07 	lds	r31, 0x07D6
    402c:	84 e0       	ldi	r24, 0x04	; 4
    402e:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    4030:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <nrk_wait_until_next_period>
	return NRK_OK;
}
    4034:	81 e0       	ldi	r24, 0x01	; 1
    4036:	08 95       	ret

00004038 <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4038:	8f 92       	push	r8
    403a:	9f 92       	push	r9
    403c:	af 92       	push	r10
    403e:	bf 92       	push	r11
    4040:	cf 92       	push	r12
    4042:	df 92       	push	r13
    4044:	ef 92       	push	r14
    4046:	ff 92       	push	r15
    4048:	0f 93       	push	r16
    404a:	1f 93       	push	r17
    404c:	df 93       	push	r29
    404e:	cf 93       	push	r28
    4050:	cd b7       	in	r28, 0x3d	; 61
    4052:	de b7       	in	r29, 0x3e	; 62
    4054:	60 97       	sbiw	r28, 0x10	; 16
    4056:	0f b6       	in	r0, 0x3f	; 63
    4058:	f8 94       	cli
    405a:	de bf       	out	0x3e, r29	; 62
    405c:	0f be       	out	0x3f, r0	; 63
    405e:	cd bf       	out	0x3d, r28	; 61
    4060:	29 87       	std	Y+9, r18	; 0x09
    4062:	3a 87       	std	Y+10, r19	; 0x0a
    4064:	4b 87       	std	Y+11, r20	; 0x0b
    4066:	5c 87       	std	Y+12, r21	; 0x0c
    4068:	6d 87       	std	Y+13, r22	; 0x0d
    406a:	7e 87       	std	Y+14, r23	; 0x0e
    406c:	8f 87       	std	Y+15, r24	; 0x0f
    406e:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    4070:	ce 01       	movw	r24, r28
    4072:	01 96       	adiw	r24, 0x01	; 1
    4074:	0e 94 78 20 	call	0x40f0	; 0x40f0 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    4078:	ce 01       	movw	r24, r28
    407a:	09 96       	adiw	r24, 0x09	; 9
    407c:	09 85       	ldd	r16, Y+9	; 0x09
    407e:	1a 85       	ldd	r17, Y+10	; 0x0a
    4080:	2b 85       	ldd	r18, Y+11	; 0x0b
    4082:	3c 85       	ldd	r19, Y+12	; 0x0c
    4084:	4d 85       	ldd	r20, Y+13	; 0x0d
    4086:	5e 85       	ldd	r21, Y+14	; 0x0e
    4088:	6f 85       	ldd	r22, Y+15	; 0x0f
    408a:	78 89       	ldd	r23, Y+16	; 0x10
    408c:	89 80       	ldd	r8, Y+1	; 0x01
    408e:	9a 80       	ldd	r9, Y+2	; 0x02
    4090:	ab 80       	ldd	r10, Y+3	; 0x03
    4092:	bc 80       	ldd	r11, Y+4	; 0x04
    4094:	cd 80       	ldd	r12, Y+5	; 0x05
    4096:	de 80       	ldd	r13, Y+6	; 0x06
    4098:	ef 80       	ldd	r14, Y+7	; 0x07
    409a:	f8 84       	ldd	r15, Y+8	; 0x08
    409c:	0e 94 d6 20 	call	0x41ac	; 0x41ac <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    40a0:	8f 3f       	cpi	r24, 0xFF	; 255
    40a2:	61 f0       	breq	.+24     	; 0x40bc <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    40a4:	29 85       	ldd	r18, Y+9	; 0x09
    40a6:	3a 85       	ldd	r19, Y+10	; 0x0a
    40a8:	4b 85       	ldd	r20, Y+11	; 0x0b
    40aa:	5c 85       	ldd	r21, Y+12	; 0x0c
    40ac:	6d 85       	ldd	r22, Y+13	; 0x0d
    40ae:	7e 85       	ldd	r23, Y+14	; 0x0e
    40b0:	8f 85       	ldd	r24, Y+15	; 0x0f
    40b2:	98 89       	ldd	r25, Y+16	; 0x10
    40b4:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_wait>

	return NRK_OK;
    40b8:	81 e0       	ldi	r24, 0x01	; 1
    40ba:	01 c0       	rjmp	.+2      	; 0x40be <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    40bc:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    40be:	60 96       	adiw	r28, 0x10	; 16
    40c0:	0f b6       	in	r0, 0x3f	; 63
    40c2:	f8 94       	cli
    40c4:	de bf       	out	0x3e, r29	; 62
    40c6:	0f be       	out	0x3f, r0	; 63
    40c8:	cd bf       	out	0x3d, r28	; 61
    40ca:	cf 91       	pop	r28
    40cc:	df 91       	pop	r29
    40ce:	1f 91       	pop	r17
    40d0:	0f 91       	pop	r16
    40d2:	ff 90       	pop	r15
    40d4:	ef 90       	pop	r14
    40d6:	df 90       	pop	r13
    40d8:	cf 90       	pop	r12
    40da:	bf 90       	pop	r11
    40dc:	af 90       	pop	r10
    40de:	9f 90       	pop	r9
    40e0:	8f 90       	pop	r8
    40e2:	08 95       	ret

000040e4 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    40e4:	e0 91 d5 07 	lds	r30, 0x07D5
    40e8:	f0 91 d6 07 	lds	r31, 0x07D6
}
    40ec:	80 85       	ldd	r24, Z+8	; 0x08
    40ee:	08 95       	ret

000040f0 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    40f0:	ef 92       	push	r14
    40f2:	ff 92       	push	r15
    40f4:	0f 93       	push	r16
    40f6:	1f 93       	push	r17
    40f8:	cf 93       	push	r28
    40fa:	df 93       	push	r29
    40fc:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    40fe:	1c 82       	std	Y+4, r1	; 0x04
    4100:	1d 82       	std	Y+5, r1	; 0x05
    4102:	1e 82       	std	Y+6, r1	; 0x06
    4104:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4106:	80 91 cc 07 	lds	r24, 0x07CC
    410a:	90 91 cd 07 	lds	r25, 0x07CD
    410e:	a0 91 ce 07 	lds	r26, 0x07CE
    4112:	b0 91 cf 07 	lds	r27, 0x07CF
    4116:	88 83       	st	Y, r24
    4118:	99 83       	std	Y+1, r25	; 0x01
    411a:	aa 83       	std	Y+2, r26	; 0x02
    411c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    411e:	e0 90 d0 07 	lds	r14, 0x07D0
    4122:	f0 90 d1 07 	lds	r15, 0x07D1
    4126:	00 91 d2 07 	lds	r16, 0x07D2
    412a:	10 91 d3 07 	lds	r17, 0x07D3
    412e:	ec 82       	std	Y+4, r14	; 0x04
    4130:	fd 82       	std	Y+5, r15	; 0x05
    4132:	0e 83       	std	Y+6, r16	; 0x06
    4134:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4136:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    413a:	68 2f       	mov	r22, r24
    413c:	70 e0       	ldi	r23, 0x00	; 0
    413e:	80 e0       	ldi	r24, 0x00	; 0
    4140:	90 e0       	ldi	r25, 0x00	; 0
    4142:	23 eb       	ldi	r18, 0xB3	; 179
    4144:	36 ee       	ldi	r19, 0xE6	; 230
    4146:	4e e0       	ldi	r20, 0x0E	; 14
    4148:	50 e0       	ldi	r21, 0x00	; 0
    414a:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    414e:	6e 0d       	add	r22, r14
    4150:	7f 1d       	adc	r23, r15
    4152:	80 1f       	adc	r24, r16
    4154:	91 1f       	adc	r25, r17
    4156:	6c 83       	std	Y+4, r22	; 0x04
    4158:	7d 83       	std	Y+5, r23	; 0x05
    415a:	8e 83       	std	Y+6, r24	; 0x06
    415c:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    415e:	13 c0       	rjmp	.+38     	; 0x4186 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4160:	80 50       	subi	r24, 0x00	; 0
    4162:	9a 4c       	sbci	r25, 0xCA	; 202
    4164:	aa 49       	sbci	r26, 0x9A	; 154
    4166:	bb 43       	sbci	r27, 0x3B	; 59
    4168:	8c 83       	std	Y+4, r24	; 0x04
    416a:	9d 83       	std	Y+5, r25	; 0x05
    416c:	ae 83       	std	Y+6, r26	; 0x06
    416e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4170:	88 81       	ld	r24, Y
    4172:	99 81       	ldd	r25, Y+1	; 0x01
    4174:	aa 81       	ldd	r26, Y+2	; 0x02
    4176:	bb 81       	ldd	r27, Y+3	; 0x03
    4178:	01 96       	adiw	r24, 0x01	; 1
    417a:	a1 1d       	adc	r26, r1
    417c:	b1 1d       	adc	r27, r1
    417e:	88 83       	st	Y, r24
    4180:	99 83       	std	Y+1, r25	; 0x01
    4182:	aa 83       	std	Y+2, r26	; 0x02
    4184:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4186:	8c 81       	ldd	r24, Y+4	; 0x04
    4188:	9d 81       	ldd	r25, Y+5	; 0x05
    418a:	ae 81       	ldd	r26, Y+6	; 0x06
    418c:	bf 81       	ldd	r27, Y+7	; 0x07
    418e:	80 30       	cpi	r24, 0x00	; 0
    4190:	2a ec       	ldi	r18, 0xCA	; 202
    4192:	92 07       	cpc	r25, r18
    4194:	2a e9       	ldi	r18, 0x9A	; 154
    4196:	a2 07       	cpc	r26, r18
    4198:	2b e3       	ldi	r18, 0x3B	; 59
    419a:	b2 07       	cpc	r27, r18
    419c:	08 f7       	brcc	.-62     	; 0x4160 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    419e:	df 91       	pop	r29
    41a0:	cf 91       	pop	r28
    41a2:	1f 91       	pop	r17
    41a4:	0f 91       	pop	r16
    41a6:	ff 90       	pop	r15
    41a8:	ef 90       	pop	r14
    41aa:	08 95       	ret

000041ac <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    41ac:	8f 92       	push	r8
    41ae:	9f 92       	push	r9
    41b0:	af 92       	push	r10
    41b2:	bf 92       	push	r11
    41b4:	cf 92       	push	r12
    41b6:	df 92       	push	r13
    41b8:	ef 92       	push	r14
    41ba:	ff 92       	push	r15
    41bc:	0f 93       	push	r16
    41be:	1f 93       	push	r17
    41c0:	df 93       	push	r29
    41c2:	cf 93       	push	r28
    41c4:	cd b7       	in	r28, 0x3d	; 61
    41c6:	de b7       	in	r29, 0x3e	; 62
    41c8:	60 97       	sbiw	r28, 0x10	; 16
    41ca:	0f b6       	in	r0, 0x3f	; 63
    41cc:	f8 94       	cli
    41ce:	de bf       	out	0x3e, r29	; 62
    41d0:	0f be       	out	0x3f, r0	; 63
    41d2:	cd bf       	out	0x3d, r28	; 61
    41d4:	fc 01       	movw	r30, r24
    41d6:	09 83       	std	Y+1, r16	; 0x01
    41d8:	1a 83       	std	Y+2, r17	; 0x02
    41da:	2b 83       	std	Y+3, r18	; 0x03
    41dc:	3c 83       	std	Y+4, r19	; 0x04
    41de:	4d 83       	std	Y+5, r20	; 0x05
    41e0:	5e 83       	std	Y+6, r21	; 0x06
    41e2:	6f 83       	std	Y+7, r22	; 0x07
    41e4:	78 87       	std	Y+8, r23	; 0x08
    41e6:	89 86       	std	Y+9, r8	; 0x09
    41e8:	9a 86       	std	Y+10, r9	; 0x0a
    41ea:	ab 86       	std	Y+11, r10	; 0x0b
    41ec:	bc 86       	std	Y+12, r11	; 0x0c
    41ee:	cd 86       	std	Y+13, r12	; 0x0d
    41f0:	de 86       	std	Y+14, r13	; 0x0e
    41f2:	ef 86       	std	Y+15, r14	; 0x0f
    41f4:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    41f6:	e9 80       	ldd	r14, Y+1	; 0x01
    41f8:	fa 80       	ldd	r15, Y+2	; 0x02
    41fa:	0b 81       	ldd	r16, Y+3	; 0x03
    41fc:	1c 81       	ldd	r17, Y+4	; 0x04
    41fe:	2d 81       	ldd	r18, Y+5	; 0x05
    4200:	3e 81       	ldd	r19, Y+6	; 0x06
    4202:	4f 81       	ldd	r20, Y+7	; 0x07
    4204:	58 85       	ldd	r21, Y+8	; 0x08
    4206:	a9 84       	ldd	r10, Y+9	; 0x09
    4208:	ba 84       	ldd	r11, Y+10	; 0x0a
    420a:	cb 84       	ldd	r12, Y+11	; 0x0b
    420c:	dc 84       	ldd	r13, Y+12	; 0x0c
    420e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4210:	9e 85       	ldd	r25, Y+14	; 0x0e
    4212:	af 85       	ldd	r26, Y+15	; 0x0f
    4214:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4216:	ea 14       	cp	r14, r10
    4218:	fb 04       	cpc	r15, r11
    421a:	0c 05       	cpc	r16, r12
    421c:	1d 05       	cpc	r17, r13
    421e:	08 f4       	brcc	.+2      	; 0x4222 <nrk_time_sub+0x76>
    4220:	40 c0       	rjmp	.+128    	; 0x42a2 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4222:	ae 14       	cp	r10, r14
    4224:	bf 04       	cpc	r11, r15
    4226:	c0 06       	cpc	r12, r16
    4228:	d1 06       	cpc	r13, r17
    422a:	91 f4       	brne	.+36     	; 0x4250 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    422c:	28 17       	cp	r18, r24
    422e:	39 07       	cpc	r19, r25
    4230:	4a 07       	cpc	r20, r26
    4232:	5b 07       	cpc	r21, r27
    4234:	b0 f1       	brcs	.+108    	; 0x42a2 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4236:	28 1b       	sub	r18, r24
    4238:	39 0b       	sbc	r19, r25
    423a:	4a 0b       	sbc	r20, r26
    423c:	5b 0b       	sbc	r21, r27
    423e:	24 83       	std	Z+4, r18	; 0x04
    4240:	35 83       	std	Z+5, r19	; 0x05
    4242:	46 83       	std	Z+6, r20	; 0x06
    4244:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4246:	10 82       	st	Z, r1
    4248:	11 82       	std	Z+1, r1	; 0x01
    424a:	12 82       	std	Z+2, r1	; 0x02
    424c:	13 82       	std	Z+3, r1	; 0x03
    424e:	27 c0       	rjmp	.+78     	; 0x429e <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4250:	28 17       	cp	r18, r24
    4252:	39 07       	cpc	r19, r25
    4254:	4a 07       	cpc	r20, r26
    4256:	5b 07       	cpc	r21, r27
    4258:	90 f4       	brcc	.+36     	; 0x427e <nrk_time_sub+0xd2>
{
	high.secs--;
    425a:	08 94       	sec
    425c:	e1 08       	sbc	r14, r1
    425e:	f1 08       	sbc	r15, r1
    4260:	01 09       	sbc	r16, r1
    4262:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4264:	ea 18       	sub	r14, r10
    4266:	fb 08       	sbc	r15, r11
    4268:	0c 09       	sbc	r16, r12
    426a:	1d 09       	sbc	r17, r13
    426c:	e0 82       	st	Z, r14
    426e:	f1 82       	std	Z+1, r15	; 0x01
    4270:	02 83       	std	Z+2, r16	; 0x02
    4272:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4274:	20 50       	subi	r18, 0x00	; 0
    4276:	36 43       	sbci	r19, 0x36	; 54
    4278:	45 46       	sbci	r20, 0x65	; 101
    427a:	54 4c       	sbci	r21, 0xC4	; 196
    427c:	08 c0       	rjmp	.+16     	; 0x428e <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    427e:	ea 18       	sub	r14, r10
    4280:	fb 08       	sbc	r15, r11
    4282:	0c 09       	sbc	r16, r12
    4284:	1d 09       	sbc	r17, r13
    4286:	e0 82       	st	Z, r14
    4288:	f1 82       	std	Z+1, r15	; 0x01
    428a:	02 83       	std	Z+2, r16	; 0x02
    428c:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    428e:	28 1b       	sub	r18, r24
    4290:	39 0b       	sbc	r19, r25
    4292:	4a 0b       	sbc	r20, r26
    4294:	5b 0b       	sbc	r21, r27
    4296:	24 83       	std	Z+4, r18	; 0x04
    4298:	35 83       	std	Z+5, r19	; 0x05
    429a:	46 83       	std	Z+6, r20	; 0x06
    429c:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    429e:	81 e0       	ldi	r24, 0x01	; 1
    42a0:	01 c0       	rjmp	.+2      	; 0x42a4 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    42a2:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    42a4:	60 96       	adiw	r28, 0x10	; 16
    42a6:	0f b6       	in	r0, 0x3f	; 63
    42a8:	f8 94       	cli
    42aa:	de bf       	out	0x3e, r29	; 62
    42ac:	0f be       	out	0x3f, r0	; 63
    42ae:	cd bf       	out	0x3d, r28	; 61
    42b0:	cf 91       	pop	r28
    42b2:	df 91       	pop	r29
    42b4:	1f 91       	pop	r17
    42b6:	0f 91       	pop	r16
    42b8:	ff 90       	pop	r15
    42ba:	ef 90       	pop	r14
    42bc:	df 90       	pop	r13
    42be:	cf 90       	pop	r12
    42c0:	bf 90       	pop	r11
    42c2:	af 90       	pop	r10
    42c4:	9f 90       	pop	r9
    42c6:	8f 90       	pop	r8
    42c8:	08 95       	ret

000042ca <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    42ca:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    42cc:	14 c0       	rjmp	.+40     	; 0x42f6 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    42ce:	20 50       	subi	r18, 0x00	; 0
    42d0:	3a 4c       	sbci	r19, 0xCA	; 202
    42d2:	4a 49       	sbci	r20, 0x9A	; 154
    42d4:	5b 43       	sbci	r21, 0x3B	; 59
    42d6:	24 83       	std	Z+4, r18	; 0x04
    42d8:	35 83       	std	Z+5, r19	; 0x05
    42da:	46 83       	std	Z+6, r20	; 0x06
    42dc:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    42de:	20 81       	ld	r18, Z
    42e0:	31 81       	ldd	r19, Z+1	; 0x01
    42e2:	42 81       	ldd	r20, Z+2	; 0x02
    42e4:	53 81       	ldd	r21, Z+3	; 0x03
    42e6:	2f 5f       	subi	r18, 0xFF	; 255
    42e8:	3f 4f       	sbci	r19, 0xFF	; 255
    42ea:	4f 4f       	sbci	r20, 0xFF	; 255
    42ec:	5f 4f       	sbci	r21, 0xFF	; 255
    42ee:	20 83       	st	Z, r18
    42f0:	31 83       	std	Z+1, r19	; 0x01
    42f2:	42 83       	std	Z+2, r20	; 0x02
    42f4:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    42f6:	24 81       	ldd	r18, Z+4	; 0x04
    42f8:	35 81       	ldd	r19, Z+5	; 0x05
    42fa:	46 81       	ldd	r20, Z+6	; 0x06
    42fc:	57 81       	ldd	r21, Z+7	; 0x07
    42fe:	20 30       	cpi	r18, 0x00	; 0
    4300:	8a ec       	ldi	r24, 0xCA	; 202
    4302:	38 07       	cpc	r19, r24
    4304:	8a e9       	ldi	r24, 0x9A	; 154
    4306:	48 07       	cpc	r20, r24
    4308:	8b e3       	ldi	r24, 0x3B	; 59
    430a:	58 07       	cpc	r21, r24
    430c:	00 f7       	brcc	.-64     	; 0x42ce <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    430e:	08 95       	ret

00004310 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4310:	8f 92       	push	r8
    4312:	9f 92       	push	r9
    4314:	af 92       	push	r10
    4316:	bf 92       	push	r11
    4318:	cf 92       	push	r12
    431a:	df 92       	push	r13
    431c:	ef 92       	push	r14
    431e:	ff 92       	push	r15
    4320:	0f 93       	push	r16
    4322:	1f 93       	push	r17
    4324:	df 93       	push	r29
    4326:	cf 93       	push	r28
    4328:	cd b7       	in	r28, 0x3d	; 61
    432a:	de b7       	in	r29, 0x3e	; 62
    432c:	60 97       	sbiw	r28, 0x10	; 16
    432e:	0f b6       	in	r0, 0x3f	; 63
    4330:	f8 94       	cli
    4332:	de bf       	out	0x3e, r29	; 62
    4334:	0f be       	out	0x3f, r0	; 63
    4336:	cd bf       	out	0x3d, r28	; 61
    4338:	09 83       	std	Y+1, r16	; 0x01
    433a:	1a 83       	std	Y+2, r17	; 0x02
    433c:	2b 83       	std	Y+3, r18	; 0x03
    433e:	3c 83       	std	Y+4, r19	; 0x04
    4340:	4d 83       	std	Y+5, r20	; 0x05
    4342:	5e 83       	std	Y+6, r21	; 0x06
    4344:	6f 83       	std	Y+7, r22	; 0x07
    4346:	78 87       	std	Y+8, r23	; 0x08
    4348:	89 86       	std	Y+9, r8	; 0x09
    434a:	9a 86       	std	Y+10, r9	; 0x0a
    434c:	ab 86       	std	Y+11, r10	; 0x0b
    434e:	bc 86       	std	Y+12, r11	; 0x0c
    4350:	cd 86       	std	Y+13, r12	; 0x0d
    4352:	de 86       	std	Y+14, r13	; 0x0e
    4354:	ef 86       	std	Y+15, r14	; 0x0f
    4356:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4358:	29 85       	ldd	r18, Y+9	; 0x09
    435a:	3a 85       	ldd	r19, Y+10	; 0x0a
    435c:	4b 85       	ldd	r20, Y+11	; 0x0b
    435e:	5c 85       	ldd	r21, Y+12	; 0x0c
    4360:	e9 80       	ldd	r14, Y+1	; 0x01
    4362:	fa 80       	ldd	r15, Y+2	; 0x02
    4364:	0b 81       	ldd	r16, Y+3	; 0x03
    4366:	1c 81       	ldd	r17, Y+4	; 0x04
    4368:	2e 0d       	add	r18, r14
    436a:	3f 1d       	adc	r19, r15
    436c:	40 1f       	adc	r20, r16
    436e:	51 1f       	adc	r21, r17
    4370:	fc 01       	movw	r30, r24
    4372:	20 83       	st	Z, r18
    4374:	31 83       	std	Z+1, r19	; 0x01
    4376:	42 83       	std	Z+2, r20	; 0x02
    4378:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    437a:	2d 85       	ldd	r18, Y+13	; 0x0d
    437c:	3e 85       	ldd	r19, Y+14	; 0x0e
    437e:	4f 85       	ldd	r20, Y+15	; 0x0f
    4380:	58 89       	ldd	r21, Y+16	; 0x10
    4382:	ed 80       	ldd	r14, Y+5	; 0x05
    4384:	fe 80       	ldd	r15, Y+6	; 0x06
    4386:	0f 81       	ldd	r16, Y+7	; 0x07
    4388:	18 85       	ldd	r17, Y+8	; 0x08
    438a:	2e 0d       	add	r18, r14
    438c:	3f 1d       	adc	r19, r15
    438e:	40 1f       	adc	r20, r16
    4390:	51 1f       	adc	r21, r17
    4392:	24 83       	std	Z+4, r18	; 0x04
    4394:	35 83       	std	Z+5, r19	; 0x05
    4396:	46 83       	std	Z+6, r20	; 0x06
    4398:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    439a:	0e 94 65 21 	call	0x42ca	; 0x42ca <nrk_time_compact_nanos>
return NRK_OK;
}
    439e:	81 e0       	ldi	r24, 0x01	; 1
    43a0:	60 96       	adiw	r28, 0x10	; 16
    43a2:	0f b6       	in	r0, 0x3f	; 63
    43a4:	f8 94       	cli
    43a6:	de bf       	out	0x3e, r29	; 62
    43a8:	0f be       	out	0x3f, r0	; 63
    43aa:	cd bf       	out	0x3d, r28	; 61
    43ac:	cf 91       	pop	r28
    43ae:	df 91       	pop	r29
    43b0:	1f 91       	pop	r17
    43b2:	0f 91       	pop	r16
    43b4:	ff 90       	pop	r15
    43b6:	ef 90       	pop	r14
    43b8:	df 90       	pop	r13
    43ba:	cf 90       	pop	r12
    43bc:	bf 90       	pop	r11
    43be:	af 90       	pop	r10
    43c0:	9f 90       	pop	r9
    43c2:	8f 90       	pop	r8
    43c4:	08 95       	ret

000043c6 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    43c6:	60 93 cc 07 	sts	0x07CC, r22
    43ca:	70 93 cd 07 	sts	0x07CD, r23
    43ce:	80 93 ce 07 	sts	0x07CE, r24
    43d2:	90 93 cf 07 	sts	0x07CF, r25
  nrk_system_time.nano_secs=nano_secs;
    43d6:	20 93 d0 07 	sts	0x07D0, r18
    43da:	30 93 d1 07 	sts	0x07D1, r19
    43de:	40 93 d2 07 	sts	0x07D2, r20
    43e2:	50 93 d3 07 	sts	0x07D3, r21
}
    43e6:	08 95       	ret

000043e8 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    43e8:	8f 92       	push	r8
    43ea:	9f 92       	push	r9
    43ec:	af 92       	push	r10
    43ee:	bf 92       	push	r11
    43f0:	cf 92       	push	r12
    43f2:	df 92       	push	r13
    43f4:	ef 92       	push	r14
    43f6:	ff 92       	push	r15
    43f8:	0f 93       	push	r16
    43fa:	1f 93       	push	r17
    43fc:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    43fe:	20 81       	ld	r18, Z
    4400:	31 81       	ldd	r19, Z+1	; 0x01
    4402:	42 81       	ldd	r20, Z+2	; 0x02
    4404:	53 81       	ldd	r21, Z+3	; 0x03
    4406:	64 81       	ldd	r22, Z+4	; 0x04
    4408:	75 81       	ldd	r23, Z+5	; 0x05
    440a:	86 81       	ldd	r24, Z+6	; 0x06
    440c:	97 81       	ldd	r25, Z+7	; 0x07
    440e:	21 15       	cp	r18, r1
    4410:	31 05       	cpc	r19, r1
    4412:	41 05       	cpc	r20, r1
    4414:	51 05       	cpc	r21, r1
    4416:	09 f4       	brne	.+2      	; 0x441a <_nrk_time_to_ticks+0x32>
    4418:	61 c0       	rjmp	.+194    	; 0x44dc <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    441a:	22 34       	cpi	r18, 0x42	; 66
    441c:	31 05       	cpc	r19, r1
    441e:	41 05       	cpc	r20, r1
    4420:	51 05       	cpc	r21, r1
    4422:	08 f0       	brcs	.+2      	; 0x4426 <_nrk_time_to_ticks+0x3e>
    4424:	62 c0       	rjmp	.+196    	; 0x44ea <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4426:	5b 01       	movw	r10, r22
    4428:	6c 01       	movw	r12, r24
    442a:	ee 24       	eor	r14, r14
    442c:	ff 24       	eor	r15, r15
    442e:	87 01       	movw	r16, r14
    4430:	60 e0       	ldi	r22, 0x00	; 0
    4432:	38 c0       	rjmp	.+112    	; 0x44a4 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4434:	8a 2c       	mov	r8, r10
    4436:	ab 2d       	mov	r26, r11
    4438:	a6 53       	subi	r26, 0x36	; 54
    443a:	f1 e0       	ldi	r31, 0x01	; 1
    443c:	ab 15       	cp	r26, r11
    443e:	08 f0       	brcs	.+2      	; 0x4442 <_nrk_time_to_ticks+0x5a>
    4440:	f0 e0       	ldi	r31, 0x00	; 0
    4442:	8c 2d       	mov	r24, r12
    4444:	86 56       	subi	r24, 0x66	; 102
    4446:	91 e0       	ldi	r25, 0x01	; 1
    4448:	8c 15       	cp	r24, r12
    444a:	08 f0       	brcs	.+2      	; 0x444e <_nrk_time_to_ticks+0x66>
    444c:	90 e0       	ldi	r25, 0x00	; 0
    444e:	f8 0f       	add	r31, r24
    4450:	71 e0       	ldi	r23, 0x01	; 1
    4452:	f8 17       	cp	r31, r24
    4454:	08 f0       	brcs	.+2      	; 0x4458 <_nrk_time_to_ticks+0x70>
    4456:	70 e0       	ldi	r23, 0x00	; 0
    4458:	97 2b       	or	r25, r23
    445a:	7d 2d       	mov	r23, r13
    445c:	75 5c       	subi	r23, 0xC5	; 197
    445e:	e1 e0       	ldi	r30, 0x01	; 1
    4460:	7d 15       	cp	r23, r13
    4462:	08 f0       	brcs	.+2      	; 0x4466 <_nrk_time_to_ticks+0x7e>
    4464:	e0 e0       	ldi	r30, 0x00	; 0
    4466:	97 0f       	add	r25, r23
    4468:	81 e0       	ldi	r24, 0x01	; 1
    446a:	97 17       	cp	r25, r23
    446c:	08 f0       	brcs	.+2      	; 0x4470 <_nrk_time_to_ticks+0x88>
    446e:	80 e0       	ldi	r24, 0x00	; 0
    4470:	8e 2b       	or	r24, r30
    4472:	8e 0d       	add	r24, r14
    4474:	e1 e0       	ldi	r30, 0x01	; 1
    4476:	8e 15       	cp	r24, r14
    4478:	08 f0       	brcs	.+2      	; 0x447c <_nrk_time_to_ticks+0x94>
    447a:	e0 e0       	ldi	r30, 0x00	; 0
    447c:	ef 0d       	add	r30, r15
    447e:	71 e0       	ldi	r23, 0x01	; 1
    4480:	ef 15       	cp	r30, r15
    4482:	08 f0       	brcs	.+2      	; 0x4486 <_nrk_time_to_ticks+0x9e>
    4484:	70 e0       	ldi	r23, 0x00	; 0
    4486:	70 0f       	add	r23, r16
    4488:	b1 e0       	ldi	r27, 0x01	; 1
    448a:	70 17       	cp	r23, r16
    448c:	08 f0       	brcs	.+2      	; 0x4490 <_nrk_time_to_ticks+0xa8>
    448e:	b0 e0       	ldi	r27, 0x00	; 0
    4490:	b1 0f       	add	r27, r17
    4492:	a8 2c       	mov	r10, r8
    4494:	ba 2e       	mov	r11, r26
    4496:	cf 2e       	mov	r12, r31
    4498:	d9 2e       	mov	r13, r25
    449a:	e8 2e       	mov	r14, r24
    449c:	fe 2e       	mov	r15, r30
    449e:	07 2f       	mov	r16, r23
    44a0:	1b 2f       	mov	r17, r27
    44a2:	6f 5f       	subi	r22, 0xFF	; 255
    44a4:	86 2f       	mov	r24, r22
    44a6:	90 e0       	ldi	r25, 0x00	; 0
    44a8:	a0 e0       	ldi	r26, 0x00	; 0
    44aa:	b0 e0       	ldi	r27, 0x00	; 0
    44ac:	82 17       	cp	r24, r18
    44ae:	93 07       	cpc	r25, r19
    44b0:	a4 07       	cpc	r26, r20
    44b2:	b5 07       	cpc	r27, r21
    44b4:	08 f4       	brcc	.+2      	; 0x44b8 <_nrk_time_to_ticks+0xd0>
    44b6:	be cf       	rjmp	.-132    	; 0x4434 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    44b8:	95 01       	movw	r18, r10
    44ba:	a6 01       	movw	r20, r12
    44bc:	b7 01       	movw	r22, r14
    44be:	c8 01       	movw	r24, r16
    44c0:	a3 eb       	ldi	r26, 0xB3	; 179
    44c2:	aa 2e       	mov	r10, r26
    44c4:	f6 ee       	ldi	r31, 0xE6	; 230
    44c6:	bf 2e       	mov	r11, r31
    44c8:	ee e0       	ldi	r30, 0x0E	; 14
    44ca:	ce 2e       	mov	r12, r30
    44cc:	dd 24       	eor	r13, r13
    44ce:	ee 24       	eor	r14, r14
    44d0:	ff 24       	eor	r15, r15
    44d2:	00 e0       	ldi	r16, 0x00	; 0
    44d4:	10 e0       	ldi	r17, 0x00	; 0
    44d6:	0e 94 3d 35 	call	0x6a7a	; 0x6a7a <__udivdi3>
    44da:	09 c0       	rjmp	.+18     	; 0x44ee <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    44dc:	23 eb       	ldi	r18, 0xB3	; 179
    44de:	36 ee       	ldi	r19, 0xE6	; 230
    44e0:	4e e0       	ldi	r20, 0x0E	; 14
    44e2:	50 e0       	ldi	r21, 0x00	; 0
    44e4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    44e8:	02 c0       	rjmp	.+4      	; 0x44ee <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    44ea:	20 e0       	ldi	r18, 0x00	; 0
    44ec:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    44ee:	c9 01       	movw	r24, r18
    44f0:	1f 91       	pop	r17
    44f2:	0f 91       	pop	r16
    44f4:	ff 90       	pop	r15
    44f6:	ef 90       	pop	r14
    44f8:	df 90       	pop	r13
    44fa:	cf 90       	pop	r12
    44fc:	bf 90       	pop	r11
    44fe:	af 90       	pop	r10
    4500:	9f 90       	pop	r9
    4502:	8f 90       	pop	r8
    4504:	08 95       	ret

00004506 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4506:	ef 92       	push	r14
    4508:	ff 92       	push	r15
    450a:	0f 93       	push	r16
    450c:	1f 93       	push	r17
    450e:	df 93       	push	r29
    4510:	cf 93       	push	r28
    4512:	cd b7       	in	r28, 0x3d	; 61
    4514:	de b7       	in	r29, 0x3e	; 62
    4516:	28 97       	sbiw	r28, 0x08	; 8
    4518:	0f b6       	in	r0, 0x3f	; 63
    451a:	f8 94       	cli
    451c:	de bf       	out	0x3e, r29	; 62
    451e:	0f be       	out	0x3f, r0	; 63
    4520:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4522:	7b 01       	movw	r14, r22
    4524:	8c 01       	movw	r16, r24
    4526:	ba e0       	ldi	r27, 0x0A	; 10
    4528:	16 95       	lsr	r17
    452a:	07 95       	ror	r16
    452c:	f7 94       	ror	r15
    452e:	e7 94       	ror	r14
    4530:	ba 95       	dec	r27
    4532:	d1 f7       	brne	.-12     	; 0x4528 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4534:	e9 82       	std	Y+1, r14	; 0x01
    4536:	fa 82       	std	Y+2, r15	; 0x02
    4538:	0b 83       	std	Y+3, r16	; 0x03
    453a:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    453c:	73 70       	andi	r23, 0x03	; 3
    453e:	80 70       	andi	r24, 0x00	; 0
    4540:	90 70       	andi	r25, 0x00	; 0
    4542:	23 eb       	ldi	r18, 0xB3	; 179
    4544:	36 ee       	ldi	r19, 0xE6	; 230
    4546:	4e e0       	ldi	r20, 0x0E	; 14
    4548:	50 e0       	ldi	r21, 0x00	; 0
    454a:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    454e:	6d 83       	std	Y+5, r22	; 0x05
    4550:	7e 83       	std	Y+6, r23	; 0x06
    4552:	8f 83       	std	Y+7, r24	; 0x07
    4554:	98 87       	std	Y+8, r25	; 0x08
    4556:	2e 2d       	mov	r18, r14
    4558:	3a 81       	ldd	r19, Y+2	; 0x02
    455a:	4b 81       	ldd	r20, Y+3	; 0x03
    455c:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    455e:	28 96       	adiw	r28, 0x08	; 8
    4560:	0f b6       	in	r0, 0x3f	; 63
    4562:	f8 94       	cli
    4564:	de bf       	out	0x3e, r29	; 62
    4566:	0f be       	out	0x3f, r0	; 63
    4568:	cd bf       	out	0x3d, r28	; 61
    456a:	cf 91       	pop	r28
    456c:	df 91       	pop	r29
    456e:	1f 91       	pop	r17
    4570:	0f 91       	pop	r16
    4572:	ff 90       	pop	r15
    4574:	ef 90       	pop	r14
    4576:	08 95       	ret

00004578 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4578:	8f 92       	push	r8
    457a:	9f 92       	push	r9
    457c:	af 92       	push	r10
    457e:	bf 92       	push	r11
    4580:	cf 92       	push	r12
    4582:	df 92       	push	r13
    4584:	ef 92       	push	r14
    4586:	ff 92       	push	r15
    4588:	0f 93       	push	r16
    458a:	1f 93       	push	r17
    458c:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    458e:	20 81       	ld	r18, Z
    4590:	31 81       	ldd	r19, Z+1	; 0x01
    4592:	42 81       	ldd	r20, Z+2	; 0x02
    4594:	53 81       	ldd	r21, Z+3	; 0x03
    4596:	64 81       	ldd	r22, Z+4	; 0x04
    4598:	75 81       	ldd	r23, Z+5	; 0x05
    459a:	86 81       	ldd	r24, Z+6	; 0x06
    459c:	97 81       	ldd	r25, Z+7	; 0x07
    459e:	21 15       	cp	r18, r1
    45a0:	31 05       	cpc	r19, r1
    45a2:	41 05       	cpc	r20, r1
    45a4:	51 05       	cpc	r21, r1
    45a6:	09 f4       	brne	.+2      	; 0x45aa <_nrk_time_to_ticks_long+0x32>
    45a8:	5b c0       	rjmp	.+182    	; 0x4660 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    45aa:	5b 01       	movw	r10, r22
    45ac:	6c 01       	movw	r12, r24
    45ae:	ee 24       	eor	r14, r14
    45b0:	ff 24       	eor	r15, r15
    45b2:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    45b4:	60 e0       	ldi	r22, 0x00	; 0
    45b6:	38 c0       	rjmp	.+112    	; 0x4628 <_nrk_time_to_ticks_long+0xb0>
    45b8:	8a 2c       	mov	r8, r10
    45ba:	ab 2d       	mov	r26, r11
    45bc:	a6 53       	subi	r26, 0x36	; 54
    45be:	f1 e0       	ldi	r31, 0x01	; 1
    45c0:	ab 15       	cp	r26, r11
    45c2:	08 f0       	brcs	.+2      	; 0x45c6 <_nrk_time_to_ticks_long+0x4e>
    45c4:	f0 e0       	ldi	r31, 0x00	; 0
    45c6:	8c 2d       	mov	r24, r12
    45c8:	86 56       	subi	r24, 0x66	; 102
    45ca:	91 e0       	ldi	r25, 0x01	; 1
    45cc:	8c 15       	cp	r24, r12
    45ce:	08 f0       	brcs	.+2      	; 0x45d2 <_nrk_time_to_ticks_long+0x5a>
    45d0:	90 e0       	ldi	r25, 0x00	; 0
    45d2:	f8 0f       	add	r31, r24
    45d4:	71 e0       	ldi	r23, 0x01	; 1
    45d6:	f8 17       	cp	r31, r24
    45d8:	08 f0       	brcs	.+2      	; 0x45dc <_nrk_time_to_ticks_long+0x64>
    45da:	70 e0       	ldi	r23, 0x00	; 0
    45dc:	97 2b       	or	r25, r23
    45de:	7d 2d       	mov	r23, r13
    45e0:	75 5c       	subi	r23, 0xC5	; 197
    45e2:	e1 e0       	ldi	r30, 0x01	; 1
    45e4:	7d 15       	cp	r23, r13
    45e6:	08 f0       	brcs	.+2      	; 0x45ea <_nrk_time_to_ticks_long+0x72>
    45e8:	e0 e0       	ldi	r30, 0x00	; 0
    45ea:	97 0f       	add	r25, r23
    45ec:	81 e0       	ldi	r24, 0x01	; 1
    45ee:	97 17       	cp	r25, r23
    45f0:	08 f0       	brcs	.+2      	; 0x45f4 <_nrk_time_to_ticks_long+0x7c>
    45f2:	80 e0       	ldi	r24, 0x00	; 0
    45f4:	8e 2b       	or	r24, r30
    45f6:	8e 0d       	add	r24, r14
    45f8:	e1 e0       	ldi	r30, 0x01	; 1
    45fa:	8e 15       	cp	r24, r14
    45fc:	08 f0       	brcs	.+2      	; 0x4600 <_nrk_time_to_ticks_long+0x88>
    45fe:	e0 e0       	ldi	r30, 0x00	; 0
    4600:	ef 0d       	add	r30, r15
    4602:	71 e0       	ldi	r23, 0x01	; 1
    4604:	ef 15       	cp	r30, r15
    4606:	08 f0       	brcs	.+2      	; 0x460a <_nrk_time_to_ticks_long+0x92>
    4608:	70 e0       	ldi	r23, 0x00	; 0
    460a:	70 0f       	add	r23, r16
    460c:	b1 e0       	ldi	r27, 0x01	; 1
    460e:	70 17       	cp	r23, r16
    4610:	08 f0       	brcs	.+2      	; 0x4614 <_nrk_time_to_ticks_long+0x9c>
    4612:	b0 e0       	ldi	r27, 0x00	; 0
    4614:	b1 0f       	add	r27, r17
    4616:	a8 2c       	mov	r10, r8
    4618:	ba 2e       	mov	r11, r26
    461a:	cf 2e       	mov	r12, r31
    461c:	d9 2e       	mov	r13, r25
    461e:	e8 2e       	mov	r14, r24
    4620:	fe 2e       	mov	r15, r30
    4622:	07 2f       	mov	r16, r23
    4624:	1b 2f       	mov	r17, r27
    4626:	6f 5f       	subi	r22, 0xFF	; 255
    4628:	86 2f       	mov	r24, r22
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	a0 e0       	ldi	r26, 0x00	; 0
    462e:	b0 e0       	ldi	r27, 0x00	; 0
    4630:	82 17       	cp	r24, r18
    4632:	93 07       	cpc	r25, r19
    4634:	a4 07       	cpc	r26, r20
    4636:	b5 07       	cpc	r27, r21
    4638:	08 f4       	brcc	.+2      	; 0x463c <_nrk_time_to_ticks_long+0xc4>
    463a:	be cf       	rjmp	.-132    	; 0x45b8 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    463c:	95 01       	movw	r18, r10
    463e:	a6 01       	movw	r20, r12
    4640:	b7 01       	movw	r22, r14
    4642:	c8 01       	movw	r24, r16
    4644:	e3 eb       	ldi	r30, 0xB3	; 179
    4646:	ae 2e       	mov	r10, r30
    4648:	06 ee       	ldi	r16, 0xE6	; 230
    464a:	b0 2e       	mov	r11, r16
    464c:	1e e0       	ldi	r17, 0x0E	; 14
    464e:	c1 2e       	mov	r12, r17
    4650:	dd 24       	eor	r13, r13
    4652:	ee 24       	eor	r14, r14
    4654:	ff 24       	eor	r15, r15
    4656:	00 e0       	ldi	r16, 0x00	; 0
    4658:	10 e0       	ldi	r17, 0x00	; 0
    465a:	0e 94 3d 35 	call	0x6a7a	; 0x6a7a <__udivdi3>
    465e:	06 c0       	rjmp	.+12     	; 0x466c <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4660:	23 eb       	ldi	r18, 0xB3	; 179
    4662:	36 ee       	ldi	r19, 0xE6	; 230
    4664:	4e e0       	ldi	r20, 0x0E	; 14
    4666:	50 e0       	ldi	r21, 0x00	; 0
    4668:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    466c:	b9 01       	movw	r22, r18
    466e:	ca 01       	movw	r24, r20
}
return ticks;
}
    4670:	1f 91       	pop	r17
    4672:	0f 91       	pop	r16
    4674:	ff 90       	pop	r15
    4676:	ef 90       	pop	r14
    4678:	df 90       	pop	r13
    467a:	cf 90       	pop	r12
    467c:	bf 90       	pop	r11
    467e:	af 90       	pop	r10
    4680:	9f 90       	pop	r9
    4682:	8f 90       	pop	r8
    4684:	08 95       	ret

00004686 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    4686:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4688:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    468a:	0e 94 e4 18 	call	0x31c8	; 0x31c8 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    468e:	0e 94 e7 27 	call	0x4fce	; 0x4fce <_nrk_get_next_wakeup>
    4692:	85 31       	cpi	r24, 0x15	; 21
    4694:	10 f4       	brcc	.+4      	; 0x469a <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4696:	10 93 c9 07 	sts	0x07C9, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    469a:	0e 94 59 29 	call	0x52b2	; 0x52b2 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    469e:	80 91 57 06 	lds	r24, 0x0657
    46a2:	85 35       	cpi	r24, 0x55	; 85
    46a4:	19 f0       	breq	.+6      	; 0x46ac <nrk_idle_task+0x26>
    46a6:	88 e0       	ldi	r24, 0x08	; 8
    46a8:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    46ac:	80 91 06 05 	lds	r24, 0x0506
    46b0:	85 35       	cpi	r24, 0x55	; 85
    46b2:	59 f3       	breq	.-42     	; 0x468a <nrk_idle_task+0x4>
    46b4:	88 e0       	ldi	r24, 0x08	; 8
    46b6:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>
    46ba:	e7 cf       	rjmp	.-50     	; 0x468a <nrk_idle_task+0x4>

000046bc <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    46bc:	2f 92       	push	r2
    46be:	3f 92       	push	r3
    46c0:	4f 92       	push	r4
    46c2:	5f 92       	push	r5
    46c4:	6f 92       	push	r6
    46c6:	7f 92       	push	r7
    46c8:	8f 92       	push	r8
    46ca:	9f 92       	push	r9
    46cc:	af 92       	push	r10
    46ce:	bf 92       	push	r11
    46d0:	cf 92       	push	r12
    46d2:	df 92       	push	r13
    46d4:	ef 92       	push	r14
    46d6:	ff 92       	push	r15
    46d8:	0f 93       	push	r16
    46da:	1f 93       	push	r17
    46dc:	df 93       	push	r29
    46de:	cf 93       	push	r28
    46e0:	0f 92       	push	r0
    46e2:	cd b7       	in	r28, 0x3d	; 61
    46e4:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    46e6:	0e 94 e6 27 	call	0x4fcc	; 0x4fcc <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    46ea:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    46ee:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    46f2:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_high_speed_timer_get>
    46f6:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    46f8:	8a ef       	ldi	r24, 0xFA	; 250
    46fa:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    46fe:	60 91 32 06 	lds	r22, 0x0632
    4702:	70 e0       	ldi	r23, 0x00	; 0
    4704:	80 e0       	ldi	r24, 0x00	; 0
    4706:	90 e0       	ldi	r25, 0x00	; 0
    4708:	23 eb       	ldi	r18, 0xB3	; 179
    470a:	36 ee       	ldi	r19, 0xE6	; 230
    470c:	4e e0       	ldi	r20, 0x0E	; 14
    470e:	50 e0       	ldi	r21, 0x00	; 0
    4710:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    4714:	7b 01       	movw	r14, r22
    4716:	8c 01       	movw	r16, r24
    4718:	80 91 d0 07 	lds	r24, 0x07D0
    471c:	90 91 d1 07 	lds	r25, 0x07D1
    4720:	a0 91 d2 07 	lds	r26, 0x07D2
    4724:	b0 91 d3 07 	lds	r27, 0x07D3
    4728:	e8 0e       	add	r14, r24
    472a:	f9 1e       	adc	r15, r25
    472c:	0a 1f       	adc	r16, r26
    472e:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4730:	c8 01       	movw	r24, r16
    4732:	b7 01       	movw	r22, r14
    4734:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    4738:	e6 1a       	sub	r14, r22
    473a:	f7 0a       	sbc	r15, r23
    473c:	08 0b       	sbc	r16, r24
    473e:	19 0b       	sbc	r17, r25
    4740:	80 91 cc 07 	lds	r24, 0x07CC
    4744:	90 91 cd 07 	lds	r25, 0x07CD
    4748:	a0 91 ce 07 	lds	r26, 0x07CE
    474c:	b0 91 cf 07 	lds	r27, 0x07CF

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4750:	23 eb       	ldi	r18, 0xB3	; 179
    4752:	a2 2e       	mov	r10, r18
    4754:	26 ee       	ldi	r18, 0xE6	; 230
    4756:	b2 2e       	mov	r11, r18
    4758:	2e e0       	ldi	r18, 0x0E	; 14
    475a:	c2 2e       	mov	r12, r18
    475c:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    475e:	14 c0       	rjmp	.+40     	; 0x4788 <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4760:	80 e0       	ldi	r24, 0x00	; 0
    4762:	96 e3       	ldi	r25, 0x36	; 54
    4764:	a5 e6       	ldi	r26, 0x65	; 101
    4766:	b4 ec       	ldi	r27, 0xC4	; 196
    4768:	e8 0e       	add	r14, r24
    476a:	f9 1e       	adc	r15, r25
    476c:	0a 1f       	adc	r16, r26
    476e:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4770:	c8 01       	movw	r24, r16
    4772:	b7 01       	movw	r22, r14
    4774:	a6 01       	movw	r20, r12
    4776:	95 01       	movw	r18, r10
    4778:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    477c:	e6 1a       	sub	r14, r22
    477e:	f7 0a       	sbc	r15, r23
    4780:	08 0b       	sbc	r16, r24
    4782:	19 0b       	sbc	r17, r25
    4784:	d4 01       	movw	r26, r8
    4786:	c3 01       	movw	r24, r6
    4788:	3c 01       	movw	r6, r24
    478a:	4d 01       	movw	r8, r26
    478c:	08 94       	sec
    478e:	61 1c       	adc	r6, r1
    4790:	71 1c       	adc	r7, r1
    4792:	81 1c       	adc	r8, r1
    4794:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4796:	e0 e0       	ldi	r30, 0x00	; 0
    4798:	ee 16       	cp	r14, r30
    479a:	ea ec       	ldi	r30, 0xCA	; 202
    479c:	fe 06       	cpc	r15, r30
    479e:	ea e9       	ldi	r30, 0x9A	; 154
    47a0:	0e 07       	cpc	r16, r30
    47a2:	eb e3       	ldi	r30, 0x3B	; 59
    47a4:	1e 07       	cpc	r17, r30
    47a6:	e0 f6       	brcc	.-72     	; 0x4760 <_nrk_scheduler+0xa4>
    47a8:	80 93 cc 07 	sts	0x07CC, r24
    47ac:	90 93 cd 07 	sts	0x07CD, r25
    47b0:	a0 93 ce 07 	sts	0x07CE, r26
    47b4:	b0 93 cf 07 	sts	0x07CF, r27
    47b8:	e0 92 d0 07 	sts	0x07D0, r14
    47bc:	f0 92 d1 07 	sts	0x07D1, r15
    47c0:	00 93 d2 07 	sts	0x07D2, r16
    47c4:	10 93 d3 07 	sts	0x07D3, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    47c8:	e0 91 d5 07 	lds	r30, 0x07D5
    47cc:	f0 91 d6 07 	lds	r31, 0x07D6
    47d0:	85 81       	ldd	r24, Z+5	; 0x05
    47d2:	88 23       	and	r24, r24
    47d4:	b9 f0       	breq	.+46     	; 0x4804 <_nrk_scheduler+0x148>
    47d6:	81 85       	ldd	r24, Z+9	; 0x09
    47d8:	84 30       	cpi	r24, 0x04	; 4
    47da:	a1 f0       	breq	.+40     	; 0x4804 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    47dc:	87 81       	ldd	r24, Z+7	; 0x07
    47de:	82 30       	cpi	r24, 0x02	; 2
    47e0:	29 f0       	breq	.+10     	; 0x47ec <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    47e2:	88 23       	and	r24, r24
    47e4:	41 f0       	breq	.+16     	; 0x47f6 <_nrk_scheduler+0x13a>
    47e6:	86 81       	ldd	r24, Z+6	; 0x06
    47e8:	88 23       	and	r24, r24
    47ea:	11 f4       	brne	.+4      	; 0x47f0 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    47ec:	85 e0       	ldi	r24, 0x05	; 5
    47ee:	01 c0       	rjmp	.+2      	; 0x47f2 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    47f0:	83 e0       	ldi	r24, 0x03	; 3
    47f2:	81 87       	std	Z+9, r24	; 0x09
    47f4:	04 c0       	rjmp	.+8      	; 0x47fe <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    47f6:	83 e0       	ldi	r24, 0x03	; 3
    47f8:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    47fa:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    47fc:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    47fe:	80 85       	ldd	r24, Z+8	; 0x08
    4800:	0e 94 d9 1d 	call	0x3bb2	; 0x3bb2 <nrk_rem_from_readyQ>
     
    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4804:	e0 91 d5 07 	lds	r30, 0x07D5
    4808:	f0 91 d6 07 	lds	r31, 0x07D6
    480c:	85 8d       	ldd	r24, Z+29	; 0x1d
    480e:	96 8d       	ldd	r25, Z+30	; 0x1e
    4810:	00 97       	sbiw	r24, 0x00	; 0
    4812:	09 f4       	brne	.+2      	; 0x4816 <_nrk_scheduler+0x15a>
    4814:	df c0       	rjmp	.+446    	; 0x49d4 <_nrk_scheduler+0x318>
    4816:	80 85       	ldd	r24, Z+8	; 0x08
    4818:	88 23       	and	r24, r24
    481a:	09 f4       	brne	.+2      	; 0x481e <_nrk_scheduler+0x162>
    481c:	db c0       	rjmp	.+438    	; 0x49d4 <_nrk_scheduler+0x318>
    481e:	91 85       	ldd	r25, Z+9	; 0x09
    4820:	94 30       	cpi	r25, 0x04	; 4
    4822:	09 f4       	brne	.+2      	; 0x4826 <_nrk_scheduler+0x16a>
    4824:	d7 c0       	rjmp	.+430    	; 0x49d4 <_nrk_scheduler+0x318>
    {

	#ifdef CBS_CASH
		// Update cash value and period for ended task
		// if current budget not set or the new value greater than old value
		if(nrk_task_TCB[nrk_cur_task_TCB->task_ID].cash == 0 || (nrk_task_TCB[nrk_cur_task_TCB->task_ID].cash < nrk_cur_task_TCB->cpu_remaining)){
    4826:	99 27       	eor	r25, r25
    4828:	87 fd       	sbrc	r24, 7
    482a:	90 95       	com	r25
    482c:	26 e2       	ldi	r18, 0x26	; 38
    482e:	30 e0       	ldi	r19, 0x00	; 0
    4830:	82 9f       	mul	r24, r18
    4832:	d0 01       	movw	r26, r0
    4834:	83 9f       	mul	r24, r19
    4836:	b0 0d       	add	r27, r0
    4838:	92 9f       	mul	r25, r18
    483a:	b0 0d       	add	r27, r0
    483c:	11 24       	eor	r1, r1
    483e:	ac 50       	subi	r26, 0x0C	; 12
    4840:	b9 4f       	sbci	r27, 0xF9	; 249
    4842:	92 96       	adiw	r26, 0x22	; 34
    4844:	2d 91       	ld	r18, X+
    4846:	3c 91       	ld	r19, X
    4848:	93 97       	sbiw	r26, 0x23	; 35
    484a:	21 15       	cp	r18, r1
    484c:	31 05       	cpc	r19, r1
    484e:	29 f0       	breq	.+10     	; 0x485a <_nrk_scheduler+0x19e>
    4850:	41 8d       	ldd	r20, Z+25	; 0x19
    4852:	52 8d       	ldd	r21, Z+26	; 0x1a
    4854:	24 17       	cp	r18, r20
    4856:	35 07       	cpc	r19, r21
    4858:	b8 f4       	brcc	.+46     	; 0x4888 <_nrk_scheduler+0x1cc>
			 nrk_task_TCB[nrk_cur_task_TCB->task_ID].cash = nrk_cur_task_TCB->cpu_remaining;
    485a:	26 e2       	ldi	r18, 0x26	; 38
    485c:	30 e0       	ldi	r19, 0x00	; 0
    485e:	82 9f       	mul	r24, r18
    4860:	d0 01       	movw	r26, r0
    4862:	83 9f       	mul	r24, r19
    4864:	b0 0d       	add	r27, r0
    4866:	92 9f       	mul	r25, r18
    4868:	b0 0d       	add	r27, r0
    486a:	11 24       	eor	r1, r1
    486c:	ac 50       	subi	r26, 0x0C	; 12
    486e:	b9 4f       	sbci	r27, 0xF9	; 249
    4870:	81 8d       	ldd	r24, Z+25	; 0x19
    4872:	92 8d       	ldd	r25, Z+26	; 0x1a
    4874:	93 96       	adiw	r26, 0x23	; 35
    4876:	9c 93       	st	X, r25
    4878:	8e 93       	st	-X, r24
    487a:	92 97       	sbiw	r26, 0x22	; 34
			 nrk_task_TCB[nrk_cur_task_TCB->task_ID].cash_period = nrk_cur_task_TCB->next_period;		
    487c:	87 89       	ldd	r24, Z+23	; 0x17
    487e:	90 8d       	ldd	r25, Z+24	; 0x18
    4880:	95 96       	adiw	r26, 0x25	; 37
    4882:	9c 93       	st	X, r25
    4884:	8e 93       	st	-X, r24
    4886:	94 97       	sbiw	r26, 0x24	; 36
		int i = 0;
		for(i = 0; i < NRK_MAX_TASKS; i++){
			if(nrk_task_TCB[i].task_ID != IDLE_TASK) {
				// update all cash period
				if (nrk_task_TCB[i].task_type == CBS_TASK && nrk_task_TCB[i].cash > 0){
					if(nrk_task_TCB[i].cash_period < _nrk_prev_timer_val){
    4888:	20 91 32 06 	lds	r18, 0x0632
    488c:	30 e0       	ldi	r19, 0x00	; 0
    488e:	ec ef       	ldi	r30, 0xFC	; 252
    4890:	f6 e0       	ldi	r31, 0x06	; 6

		// CASH book keeping - update cash given prev timer val
		// Loop through all nrk tasks - Delete CBS tasks that passed deadline or reduce cash_period.
		int i = 0;
		for(i = 0; i < NRK_MAX_TASKS; i++){
			if(nrk_task_TCB[i].task_ID != IDLE_TASK) {
    4892:	80 81       	ld	r24, Z
    4894:	82 30       	cpi	r24, 0x02	; 2
    4896:	d9 f0       	breq	.+54     	; 0x48ce <_nrk_scheduler+0x212>
				// update all cash period
				if (nrk_task_TCB[i].task_type == CBS_TASK && nrk_task_TCB[i].cash > 0){
    4898:	81 8d       	ldd	r24, Z+25	; 0x19
    489a:	83 30       	cpi	r24, 0x03	; 3
    489c:	c1 f4       	brne	.+48     	; 0x48ce <_nrk_scheduler+0x212>
    489e:	42 8d       	ldd	r20, Z+26	; 0x1a
    48a0:	53 8d       	ldd	r21, Z+27	; 0x1b
    48a2:	41 15       	cp	r20, r1
    48a4:	51 05       	cpc	r21, r1
    48a6:	99 f0       	breq	.+38     	; 0x48ce <_nrk_scheduler+0x212>
					if(nrk_task_TCB[i].cash_period < _nrk_prev_timer_val){
    48a8:	84 8d       	ldd	r24, Z+28	; 0x1c
    48aa:	95 8d       	ldd	r25, Z+29	; 0x1d
    48ac:	82 17       	cp	r24, r18
    48ae:	93 07       	cpc	r25, r19
    48b0:	28 f4       	brcc	.+10     	; 0x48bc <_nrk_scheduler+0x200>
						// delete cash where deadline pass
						nrk_task_TCB[i].cash = 0;
    48b2:	13 8e       	std	Z+27, r1	; 0x1b
    48b4:	12 8e       	std	Z+26, r1	; 0x1a
						nrk_task_TCB[i].cash_period = 0;
    48b6:	15 8e       	std	Z+29, r1	; 0x1d
    48b8:	14 8e       	std	Z+28, r1	; 0x1c
    48ba:	09 c0       	rjmp	.+18     	; 0x48ce <_nrk_scheduler+0x212>
					}
					else{
						// if cash_period is greater than prev_timer_val, reduce cash_period
						nrk_task_TCB[i].cash_period -= _nrk_prev_timer_val;
    48bc:	82 1b       	sub	r24, r18
    48be:	93 0b       	sbc	r25, r19
    48c0:	95 8f       	std	Z+29, r25	; 0x1d
    48c2:	84 8f       	std	Z+28, r24	; 0x1c
						if(nrk_task_TCB[i].cash > nrk_task_TCB[i].cash_period){
    48c4:	84 17       	cp	r24, r20
    48c6:	95 07       	cpc	r25, r21
    48c8:	10 f4       	brcc	.+4      	; 0x48ce <_nrk_scheduler+0x212>
							// if cash is greater than new cash period set the new cash to cash_period period
							nrk_task_TCB[i].cash = nrk_task_TCB[i].cash_period;
    48ca:	93 8f       	std	Z+27, r25	; 0x1b
    48cc:	82 8f       	std	Z+26, r24	; 0x1a
    48ce:	b6 96       	adiw	r30, 0x26	; 38
		}

		// CASH book keeping - update cash given prev timer val
		// Loop through all nrk tasks - Delete CBS tasks that passed deadline or reduce cash_period.
		int i = 0;
		for(i = 0; i < NRK_MAX_TASKS; i++){
    48d0:	87 e0       	ldi	r24, 0x07	; 7
    48d2:	ea 3b       	cpi	r30, 0xBA	; 186
    48d4:	f8 07       	cpc	r31, r24
    48d6:	e9 f6       	brne	.-70     	; 0x4892 <_nrk_scheduler+0x1d6>
				continue;
			} 			
		}
	#endif

        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    48d8:	e0 91 d5 07 	lds	r30, 0x07D5
    48dc:	f0 91 d6 07 	lds	r31, 0x07D6
    48e0:	21 8d       	ldd	r18, Z+25	; 0x19
    48e2:	32 8d       	ldd	r19, Z+26	; 0x1a
    48e4:	80 91 32 06 	lds	r24, 0x0632
    48e8:	90 e0       	ldi	r25, 0x00	; 0
    48ea:	28 17       	cp	r18, r24
    48ec:	39 07       	cpc	r19, r25
    48ee:	70 f5       	brcc	.+92     	; 0x494c <_nrk_scheduler+0x290>
	    // It's an error for BASIC_TASK but for aperiodic CBS task it is possible to be the case.
	    // We need make sure the CBC will not be forced to set its cpu_remaining to 0 if it hasnt finished its executions. Also we register to error only when it is BASIC_TASK
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            if(nrk_cur_task_TCB->task_type == CBS_TASK && nrk_cur_task_TCB->task_state != SUSPENDED){
    48f0:	81 a1       	ldd	r24, Z+33	; 0x21
    48f2:	83 30       	cpi	r24, 0x03	; 3
    48f4:	21 f5       	brne	.+72     	; 0x493e <_nrk_scheduler+0x282>
    48f6:	81 85       	ldd	r24, Z+9	; 0x09
    48f8:	83 30       	cpi	r24, 0x03	; 3
    48fa:	09 f1       	breq	.+66     	; 0x493e <_nrk_scheduler+0x282>
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    48fc:	83 8d       	ldd	r24, Z+27	; 0x1b
    48fe:	94 8d       	ldd	r25, Z+28	; 0x1c
    4900:	90 8f       	std	Z+24, r25	; 0x18
    4902:	87 8b       	std	Z+23, r24	; 0x17
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    4904:	85 8d       	ldd	r24, Z+29	; 0x1d
    4906:	96 8d       	ldd	r25, Z+30	; 0x1e
    4908:	92 8f       	std	Z+26, r25	; 0x1a
    490a:	81 8f       	std	Z+25, r24	; 0x19
                printf("Replenish CBS of Task %d\n",nrk_cur_task_TCB->task_ID);
    490c:	00 d0       	rcall	.+0      	; 0x490e <_nrk_scheduler+0x252>
    490e:	00 d0       	rcall	.+0      	; 0x4910 <_nrk_scheduler+0x254>
    4910:	88 e7       	ldi	r24, 0x78	; 120
    4912:	92 e0       	ldi	r25, 0x02	; 2
    4914:	ad b7       	in	r26, 0x3d	; 61
    4916:	be b7       	in	r27, 0x3e	; 62
    4918:	12 96       	adiw	r26, 0x02	; 2
    491a:	9c 93       	st	X, r25
    491c:	8e 93       	st	-X, r24
    491e:	11 97       	sbiw	r26, 0x01	; 1
    4920:	80 85       	ldd	r24, Z+8	; 0x08
    4922:	99 27       	eor	r25, r25
    4924:	87 fd       	sbrc	r24, 7
    4926:	90 95       	com	r25
    4928:	14 96       	adiw	r26, 0x04	; 4
    492a:	9c 93       	st	X, r25
    492c:	8e 93       	st	-X, r24
    492e:	13 97       	sbiw	r26, 0x03	; 3
    4930:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
    4934:	0f 90       	pop	r0
    4936:	0f 90       	pop	r0
    4938:	0f 90       	pop	r0
    493a:	0f 90       	pop	r0
    493c:	0b c0       	rjmp	.+22     	; 0x4954 <_nrk_scheduler+0x298>
            }else{
                nrk_cur_task_TCB->cpu_remaining=0;
    493e:	12 8e       	std	Z+26, r1	; 0x1a
    4940:	11 8e       	std	Z+25, r1	; 0x19
		nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    4942:	82 e0       	ldi	r24, 0x02	; 2
    4944:	60 85       	ldd	r22, Z+8	; 0x08
    4946:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
    494a:	04 c0       	rjmp	.+8      	; 0x4954 <_nrk_scheduler+0x298>
            }
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    494c:	28 1b       	sub	r18, r24
    494e:	39 0b       	sbc	r19, r25
    4950:	32 8f       	std	Z+26, r19	; 0x1a
    4952:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    4954:	e0 91 d5 07 	lds	r30, 0x07D5
    4958:	f0 91 d6 07 	lds	r31, 0x07D6
    495c:	00 85       	ldd	r16, Z+8	; 0x08
      //                  printf("cpu remaining of %d is %d \n",task_ID,nrk_task_TCB[task_ID].cpu_remaining);

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    495e:	21 8d       	ldd	r18, Z+25	; 0x19
    4960:	32 8d       	ldd	r19, Z+26	; 0x1a
    4962:	21 15       	cp	r18, r1
    4964:	31 05       	cpc	r19, r1
    4966:	b1 f5       	brne	.+108    	; 0x49d4 <_nrk_scheduler+0x318>
        {
            //printf("Task %d cpu remaining = 0\n", task_ID);
            //printf("Task type is %d\n", nrk_cur_task_TCB->task_type);
            // Here we dont need to suspend CBS
            if(nrk_cur_task_TCB->task_type == BASIC_TASK){
    4968:	81 a1       	ldd	r24, Z+33	; 0x21
    496a:	81 30       	cpi	r24, 0x01	; 1
    496c:	71 f4       	brne	.+28     	; 0x498a <_nrk_scheduler+0x2ce>
#ifdef NRK_STATS_TRACKER
                _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
                nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    496e:	83 e0       	ldi	r24, 0x03	; 3
    4970:	60 2f       	mov	r22, r16
    4972:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
                nrk_cur_task_TCB->task_state = SUSPENDED;
    4976:	e0 91 d5 07 	lds	r30, 0x07D5
    497a:	f0 91 d6 07 	lds	r31, 0x07D6
    497e:	83 e0       	ldi	r24, 0x03	; 3
    4980:	81 87       	std	Z+9, r24	; 0x09
                nrk_rem_from_readyQ(task_ID);
    4982:	80 2f       	mov	r24, r16
    4984:	0e 94 d9 1d 	call	0x3bb2	; 0x3bb2 <nrk_rem_from_readyQ>
    4988:	25 c0       	rjmp	.+74     	; 0x49d4 <_nrk_scheduler+0x318>
            }else if(nrk_cur_task_TCB->task_type == CBS_TASK
    498a:	83 30       	cpi	r24, 0x03	; 3
    498c:	19 f5       	brne	.+70     	; 0x49d4 <_nrk_scheduler+0x318>
		    && nrk_cur_task_TCB->task_state != SUSPENDED
    498e:	81 85       	ldd	r24, Z+9	; 0x09
    4990:	83 30       	cpi	r24, 0x03	; 3
    4992:	01 f1       	breq	.+64     	; 0x49d4 <_nrk_scheduler+0x318>
		    ){
                // We need replenish the budget for CBS
                printf("Task %d: Replenish CBS <-------- \n", task_ID);
    4994:	00 d0       	rcall	.+0      	; 0x4996 <_nrk_scheduler+0x2da>
    4996:	00 d0       	rcall	.+0      	; 0x4998 <_nrk_scheduler+0x2dc>
    4998:	22 e9       	ldi	r18, 0x92	; 146
    499a:	32 e0       	ldi	r19, 0x02	; 2
    499c:	ed b7       	in	r30, 0x3d	; 61
    499e:	fe b7       	in	r31, 0x3e	; 62
    49a0:	32 83       	std	Z+2, r19	; 0x02
    49a2:	21 83       	std	Z+1, r18	; 0x01
    49a4:	80 2f       	mov	r24, r16
    49a6:	99 27       	eor	r25, r25
    49a8:	87 fd       	sbrc	r24, 7
    49aa:	90 95       	com	r25
    49ac:	94 83       	std	Z+4, r25	; 0x04
    49ae:	83 83       	std	Z+3, r24	; 0x03
    49b0:	0e 94 5d 45 	call	0x8aba	; 0x8aba <printf>
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    49b4:	e0 91 d5 07 	lds	r30, 0x07D5
    49b8:	f0 91 d6 07 	lds	r31, 0x07D6
    49bc:	83 8d       	ldd	r24, Z+27	; 0x1b
    49be:	94 8d       	ldd	r25, Z+28	; 0x1c
    49c0:	90 8f       	std	Z+24, r25	; 0x18
    49c2:	87 8b       	std	Z+23, r24	; 0x17
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    49c4:	85 8d       	ldd	r24, Z+29	; 0x1d
    49c6:	96 8d       	ldd	r25, Z+30	; 0x1e
    49c8:	92 8f       	std	Z+26, r25	; 0x1a
    49ca:	81 8f       	std	Z+25, r24	; 0x19
    49cc:	0f 90       	pop	r0
    49ce:	0f 90       	pop	r0
    49d0:	0f 90       	pop	r0
    49d2:	0f 90       	pop	r0
    49d4:	f9 ef       	ldi	r31, 0xF9	; 249
    49d6:	2f 2e       	mov	r2, r31
    49d8:	f6 e0       	ldi	r31, 0x06	; 6
    49da:	3f 2e       	mov	r3, r31

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    49dc:	00 e6       	ldi	r16, 0x60	; 96
    49de:	1a ee       	ldi	r17, 0xEA	; 234
    49e0:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    49e2:	e1 e0       	ldi	r30, 0x01	; 1
    49e4:	6e 2e       	mov	r6, r30
    49e6:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    49e8:	7a ef       	ldi	r23, 0xFA	; 250
    49ea:	e7 2e       	mov	r14, r23
    49ec:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    49ee:	62 e0       	ldi	r22, 0x02	; 2
    49f0:	96 2e       	mov	r9, r22
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    49f2:	51 e0       	ldi	r21, 0x01	; 1
    49f4:	a5 2e       	mov	r10, r21
    49f6:	b1 2c       	mov	r11, r1
    49f8:	c1 2c       	mov	r12, r1
    49fa:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    49fc:	d1 01       	movw	r26, r2
    49fe:	13 96       	adiw	r26, 0x03	; 3
    4a00:	8c 91       	ld	r24, X
    4a02:	13 97       	sbiw	r26, 0x03	; 3
    4a04:	8f 3f       	cpi	r24, 0xFF	; 255
    4a06:	09 f4       	brne	.+2      	; 0x4a0a <_nrk_scheduler+0x34e>
    4a08:	c4 c0       	rjmp	.+392    	; 0x4b92 <_nrk_scheduler+0x4d6>
        nrk_task_TCB[task_ID].suspend_flag=0;
    4a0a:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4a0c:	88 23       	and	r24, r24
    4a0e:	09 f4       	brne	.+2      	; 0x4a12 <_nrk_scheduler+0x356>
    4a10:	43 c0       	rjmp	.+134    	; 0x4a98 <_nrk_scheduler+0x3dc>
    4a12:	14 96       	adiw	r26, 0x04	; 4
    4a14:	8c 91       	ld	r24, X
    4a16:	14 97       	sbiw	r26, 0x04	; 4
    4a18:	84 30       	cpi	r24, 0x04	; 4
    4a1a:	f1 f1       	breq	.+124    	; 0x4a98 <_nrk_scheduler+0x3dc>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4a1c:	50 96       	adiw	r26, 0x10	; 16
    4a1e:	4d 91       	ld	r20, X+
    4a20:	5c 91       	ld	r21, X
    4a22:	51 97       	sbiw	r26, 0x11	; 17
    4a24:	80 91 32 06 	lds	r24, 0x0632
    4a28:	90 e0       	ldi	r25, 0x00	; 0
    4a2a:	48 17       	cp	r20, r24
    4a2c:	59 07       	cpc	r21, r25
    4a2e:	38 f0       	brcs	.+14     	; 0x4a3e <_nrk_scheduler+0x382>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4a30:	48 1b       	sub	r20, r24
    4a32:	59 0b       	sbc	r21, r25
    4a34:	51 96       	adiw	r26, 0x11	; 17
    4a36:	5c 93       	st	X, r21
    4a38:	4e 93       	st	-X, r20
    4a3a:	50 97       	sbiw	r26, 0x10	; 16
    4a3c:	03 c0       	rjmp	.+6      	; 0x4a44 <_nrk_scheduler+0x388>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    4a3e:	f1 01       	movw	r30, r2
    4a40:	11 8a       	std	Z+17, r1	; 0x11
    4a42:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    4a44:	d1 01       	movw	r26, r2
    4a46:	52 96       	adiw	r26, 0x12	; 18
    4a48:	4d 91       	ld	r20, X+
    4a4a:	5c 91       	ld	r21, X
    4a4c:	53 97       	sbiw	r26, 0x13	; 19
    4a4e:	48 17       	cp	r20, r24
    4a50:	59 07       	cpc	r21, r25
    4a52:	38 f0       	brcs	.+14     	; 0x4a62 <_nrk_scheduler+0x3a6>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    4a54:	48 1b       	sub	r20, r24
    4a56:	59 0b       	sbc	r21, r25
    4a58:	53 96       	adiw	r26, 0x13	; 19
    4a5a:	5c 93       	st	X, r21
    4a5c:	4e 93       	st	-X, r20
    4a5e:	52 97       	sbiw	r26, 0x12	; 18
    4a60:	12 c0       	rjmp	.+36     	; 0x4a86 <_nrk_scheduler+0x3ca>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    4a62:	f1 01       	movw	r30, r2
    4a64:	66 89       	ldd	r22, Z+22	; 0x16
    4a66:	77 89       	ldd	r23, Z+23	; 0x17
    4a68:	86 17       	cp	r24, r22
    4a6a:	97 07       	cpc	r25, r23
    4a6c:	28 f4       	brcc	.+10     	; 0x4a78 <_nrk_scheduler+0x3bc>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4a6e:	68 1b       	sub	r22, r24
    4a70:	79 0b       	sbc	r23, r25
    4a72:	73 8b       	std	Z+19, r23	; 0x13
    4a74:	62 8b       	std	Z+18, r22	; 0x12
    4a76:	07 c0       	rjmp	.+14     	; 0x4a86 <_nrk_scheduler+0x3ca>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    4a78:	0e 94 d8 42 	call	0x85b0	; 0x85b0 <__udivmodhi4>
    4a7c:	d1 01       	movw	r26, r2
    4a7e:	53 96       	adiw	r26, 0x13	; 19
    4a80:	9c 93       	st	X, r25
    4a82:	8e 93       	st	-X, r24
    4a84:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    4a86:	f1 01       	movw	r30, r2
    4a88:	82 89       	ldd	r24, Z+18	; 0x12
    4a8a:	93 89       	ldd	r25, Z+19	; 0x13
    4a8c:	00 97       	sbiw	r24, 0x00	; 0
    4a8e:	21 f4       	brne	.+8      	; 0x4a98 <_nrk_scheduler+0x3dc>
    4a90:	86 89       	ldd	r24, Z+22	; 0x16
    4a92:	97 89       	ldd	r25, Z+23	; 0x17
    4a94:	93 8b       	std	Z+19, r25	; 0x13
    4a96:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4a98:	d1 01       	movw	r26, r2
    4a9a:	14 96       	adiw	r26, 0x04	; 4
    4a9c:	8c 91       	ld	r24, X
    4a9e:	14 97       	sbiw	r26, 0x04	; 4
    4aa0:	83 30       	cpi	r24, 0x03	; 3
    4aa2:	09 f0       	breq	.+2      	; 0x4aa6 <_nrk_scheduler+0x3ea>
    4aa4:	76 c0       	rjmp	.+236    	; 0x4b92 <_nrk_scheduler+0x4d6>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    4aa6:	50 96       	adiw	r26, 0x10	; 16
    4aa8:	8d 91       	ld	r24, X+
    4aaa:	9c 91       	ld	r25, X
    4aac:	51 97       	sbiw	r26, 0x11	; 17
    4aae:	00 97       	sbiw	r24, 0x00	; 0
    4ab0:	09 f0       	breq	.+2      	; 0x4ab4 <_nrk_scheduler+0x3f8>
    4ab2:	66 c0       	rjmp	.+204    	; 0x4b80 <_nrk_scheduler+0x4c4>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4ab4:	12 96       	adiw	r26, 0x02	; 2
    4ab6:	8c 91       	ld	r24, X
    4ab8:	12 97       	sbiw	r26, 0x02	; 2
    4aba:	88 23       	and	r24, r24
    4abc:	a9 f0       	breq	.+42     	; 0x4ae8 <_nrk_scheduler+0x42c>
    4abe:	11 96       	adiw	r26, 0x01	; 1
    4ac0:	8c 91       	ld	r24, X
    4ac2:	11 97       	sbiw	r26, 0x01	; 1
    4ac4:	88 23       	and	r24, r24
    4ac6:	81 f0       	breq	.+32     	; 0x4ae8 <_nrk_scheduler+0x42c>
    4ac8:	d6 01       	movw	r26, r12
    4aca:	c5 01       	movw	r24, r10
    4acc:	00 90 c5 07 	lds	r0, 0x07C5
    4ad0:	04 c0       	rjmp	.+8      	; 0x4ada <_nrk_scheduler+0x41e>
    4ad2:	88 0f       	add	r24, r24
    4ad4:	99 1f       	adc	r25, r25
    4ad6:	aa 1f       	adc	r26, r26
    4ad8:	bb 1f       	adc	r27, r27
    4ada:	0a 94       	dec	r0
    4adc:	d2 f7       	brpl	.-12     	; 0x4ad2 <_nrk_scheduler+0x416>
    4ade:	f1 01       	movw	r30, r2
    4ae0:	84 87       	std	Z+12, r24	; 0x0c
    4ae2:	95 87       	std	Z+13, r25	; 0x0d
    4ae4:	a6 87       	std	Z+14, r26	; 0x0e
    4ae6:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4ae8:	d1 01       	movw	r26, r2
    4aea:	12 96       	adiw	r26, 0x02	; 2
    4aec:	1c 92       	st	X, r1
    4aee:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4af0:	11 96       	adiw	r26, 0x01	; 1
    4af2:	1c 92       	st	X, r1
    4af4:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    4af6:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4af8:	5a 96       	adiw	r26, 0x1a	; 26
    4afa:	4d 91       	ld	r20, X+
    4afc:	5c 91       	ld	r21, X
    4afe:	5b 97       	sbiw	r26, 0x1b	; 27
    4b00:	56 96       	adiw	r26, 0x16	; 22
    4b02:	8d 91       	ld	r24, X+
    4b04:	9c 91       	ld	r25, X
    4b06:	57 97       	sbiw	r26, 0x17	; 23
    4b08:	58 96       	adiw	r26, 0x18	; 24
    4b0a:	6d 91       	ld	r22, X+
    4b0c:	7c 91       	ld	r23, X
    4b0e:	59 97       	sbiw	r26, 0x19	; 25
    4b10:	41 30       	cpi	r20, 0x01	; 1
    4b12:	51 05       	cpc	r21, r1
    4b14:	d9 f4       	brne	.+54     	; 0x4b4c <_nrk_scheduler+0x490>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4b16:	55 96       	adiw	r26, 0x15	; 21
    4b18:	7c 93       	st	X, r23
    4b1a:	6e 93       	st	-X, r22
    4b1c:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    4b1e:	14 96       	adiw	r26, 0x04	; 4
    4b20:	9c 92       	st	X, r9
    4b22:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4b24:	52 96       	adiw	r26, 0x12	; 18
    4b26:	4d 91       	ld	r20, X+
    4b28:	5c 91       	ld	r21, X
    4b2a:	53 97       	sbiw	r26, 0x13	; 19
    4b2c:	51 96       	adiw	r26, 0x11	; 17
    4b2e:	5c 93       	st	X, r21
    4b30:	4e 93       	st	-X, r20
    4b32:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4b34:	00 97       	sbiw	r24, 0x00	; 0
    4b36:	21 f4       	brne	.+8      	; 0x4b40 <_nrk_scheduler+0x484>
    4b38:	51 96       	adiw	r26, 0x11	; 17
    4b3a:	fc 92       	st	X, r15
    4b3c:	ee 92       	st	-X, r14
    4b3e:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    4b40:	82 2f       	mov	r24, r18
    4b42:	29 83       	std	Y+1, r18	; 0x01
    4b44:	0e 94 37 1d 	call	0x3a6e	; 0x3a6e <nrk_add_to_readyQ>
    4b48:	29 81       	ldd	r18, Y+1	; 0x01
    4b4a:	1a c0       	rjmp	.+52     	; 0x4b80 <_nrk_scheduler+0x4c4>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4b4c:	f1 01       	movw	r30, r2
    4b4e:	75 8b       	std	Z+21, r23	; 0x15
    4b50:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4b52:	ba 01       	movw	r22, r20
    4b54:	61 50       	subi	r22, 0x01	; 1
    4b56:	70 40       	sbci	r23, 0x00	; 0
    4b58:	68 9f       	mul	r22, r24
    4b5a:	a0 01       	movw	r20, r0
    4b5c:	69 9f       	mul	r22, r25
    4b5e:	50 0d       	add	r21, r0
    4b60:	78 9f       	mul	r23, r24
    4b62:	50 0d       	add	r21, r0
    4b64:	11 24       	eor	r1, r1
    4b66:	51 8b       	std	Z+17, r21	; 0x11
    4b68:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4b6a:	53 8b       	std	Z+19, r21	; 0x13
    4b6c:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4b6e:	00 97       	sbiw	r24, 0x00	; 0
    4b70:	11 f4       	brne	.+4      	; 0x4b76 <_nrk_scheduler+0x4ba>
    4b72:	f1 8a       	std	Z+17, r15	; 0x11
    4b74:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    4b76:	d1 01       	movw	r26, r2
    4b78:	5b 96       	adiw	r26, 0x1b	; 27
    4b7a:	7c 92       	st	X, r7
    4b7c:	6e 92       	st	-X, r6
    4b7e:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4b80:	f1 01       	movw	r30, r2
    4b82:	80 89       	ldd	r24, Z+16	; 0x10
    4b84:	91 89       	ldd	r25, Z+17	; 0x11
    4b86:	00 97       	sbiw	r24, 0x00	; 0
    4b88:	21 f0       	breq	.+8      	; 0x4b92 <_nrk_scheduler+0x4d6>
    4b8a:	80 17       	cp	r24, r16
    4b8c:	91 07       	cpc	r25, r17
    4b8e:	08 f4       	brcc	.+2      	; 0x4b92 <_nrk_scheduler+0x4d6>
    4b90:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4b92:	2f 5f       	subi	r18, 0xFF	; 255
    4b94:	86 e2       	ldi	r24, 0x26	; 38
    4b96:	90 e0       	ldi	r25, 0x00	; 0
    4b98:	28 0e       	add	r2, r24
    4b9a:	39 1e       	adc	r3, r25
    4b9c:	25 30       	cpi	r18, 0x05	; 5
    4b9e:	09 f0       	breq	.+2      	; 0x4ba2 <_nrk_scheduler+0x4e6>
    4ba0:	2d cf       	rjmp	.-422    	; 0x49fc <_nrk_scheduler+0x340>
        }
    }

	#ifdef CBS_CASH
	// if current task is CBS_TASK then find earliest deadline CASH to use before using it's own resource
	if(nrk_cur_task_TCB->task_type == CBS_TASK) {
    4ba2:	e0 91 d5 07 	lds	r30, 0x07D5
    4ba6:	f0 91 d6 07 	lds	r31, 0x07D6
    4baa:	81 a1       	ldd	r24, Z+33	; 0x21
    4bac:	83 30       	cpi	r24, 0x03	; 3
    4bae:	09 f0       	breq	.+2      	; 0x4bb2 <_nrk_scheduler+0x4f6>
    4bb0:	07 c1       	rjmp	.+526    	; 0x4dc0 <_nrk_scheduler+0x704>
    4bb2:	45 e1       	ldi	r20, 0x15	; 21
    4bb4:	a4 2e       	mov	r10, r20
    4bb6:	47 e0       	ldi	r20, 0x07	; 7
    4bb8:	b4 2e       	mov	r11, r20
				

				// check if the cash task_id is updated and the next highest CBS task is not cash task
				if (cash_task_id > 0 && nrk_get_high_ready_task_ID() != cash_task_id){
					// check if the earliest deadline cash__task_id cash_period is less than highest ready task period
					if( nrk_task_TCB[cash_task_id].cash_period < nrk_task_TCB[nrk_get_high_ready_task_ID()].next_period ){
    4bba:	36 e2       	ldi	r19, 0x26	; 38
    4bbc:	e3 2e       	mov	r14, r19
    4bbe:	f1 2c       	mov	r15, r1

		int i = 0;			
		for(i = 0; i < NRK_MAX_TASKS; i++){
			
			// for each CBS task available, find the next earliest cash deadline
			if(nrk_task_TCB[i].task_type == CBS_TASK){
    4bc0:	d5 01       	movw	r26, r10
    4bc2:	8c 91       	ld	r24, X
    4bc4:	83 30       	cpi	r24, 0x03	; 3
    4bc6:	09 f0       	breq	.+2      	; 0x4bca <_nrk_scheduler+0x50e>
    4bc8:	f1 c0       	rjmp	.+482    	; 0x4dac <_nrk_scheduler+0x6f0>
    4bca:	ec ef       	ldi	r30, 0xFC	; 252
    4bcc:	f6 e0       	ldi	r31, 0x06	; 6
//#define CONTEXT_SWAP_TIME_BOUND    750
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
    4bce:	cc 24       	eor	r12, r12
    4bd0:	dd 24       	eor	r13, r13
			if(nrk_task_TCB[i].task_type == CBS_TASK){
				int j = 0;
				int cash_task_id = 0;
				
				for(j = 0; j < NRK_MAX_TASKS; j++){
					if(nrk_task_TCB[j].task_type == CBS_TASK && nrk_task_TCB[j].cash_period > 0) {
    4bd2:	81 8d       	ldd	r24, Z+25	; 0x19
    4bd4:	83 30       	cpi	r24, 0x03	; 3
    4bd6:	99 f4       	brne	.+38     	; 0x4bfe <_nrk_scheduler+0x542>
    4bd8:	84 8d       	ldd	r24, Z+28	; 0x1c
    4bda:	95 8d       	ldd	r25, Z+29	; 0x1d
    4bdc:	00 97       	sbiw	r24, 0x00	; 0
    4bde:	79 f0       	breq	.+30     	; 0x4bfe <_nrk_scheduler+0x542>
						if(cash_task_id == 0){
    4be0:	c1 14       	cp	r12, r1
    4be2:	d1 04       	cpc	r13, r1
    4be4:	41 f0       	breq	.+16     	; 0x4bf6 <_nrk_scheduler+0x53a>
							cash_task_id = nrk_task_TCB[j].task_ID;
						}
						else{
							if(nrk_task_TCB[j].cash_period < nrk_task_TCB[i].cash_period){
    4be6:	d5 01       	movw	r26, r10
    4be8:	13 96       	adiw	r26, 0x03	; 3
    4bea:	2d 91       	ld	r18, X+
    4bec:	3c 91       	ld	r19, X
    4bee:	14 97       	sbiw	r26, 0x04	; 4
    4bf0:	82 17       	cp	r24, r18
    4bf2:	93 07       	cpc	r25, r19
    4bf4:	20 f4       	brcc	.+8      	; 0x4bfe <_nrk_scheduler+0x542>
								cash_task_id = nrk_task_TCB[j].task_ID;
    4bf6:	c0 80       	ld	r12, Z
    4bf8:	dd 24       	eor	r13, r13
    4bfa:	c7 fc       	sbrc	r12, 7
    4bfc:	d0 94       	com	r13
    4bfe:	b6 96       	adiw	r30, 0x26	; 38
			// for each CBS task available, find the next earliest cash deadline
			if(nrk_task_TCB[i].task_type == CBS_TASK){
				int j = 0;
				int cash_task_id = 0;
				
				for(j = 0; j < NRK_MAX_TASKS; j++){
    4c00:	b7 e0       	ldi	r27, 0x07	; 7
    4c02:	ea 3b       	cpi	r30, 0xBA	; 186
    4c04:	fb 07       	cpc	r31, r27
    4c06:	29 f7       	brne	.-54     	; 0x4bd2 <_nrk_scheduler+0x516>
					}
				}
				

				// check if the cash task_id is updated and the next highest CBS task is not cash task
				if (cash_task_id > 0 && nrk_get_high_ready_task_ID() != cash_task_id){
    4c08:	1c 14       	cp	r1, r12
    4c0a:	1d 04       	cpc	r1, r13
    4c0c:	0c f0       	brlt	.+2      	; 0x4c10 <_nrk_scheduler+0x554>
    4c0e:	ce c0       	rjmp	.+412    	; 0x4dac <_nrk_scheduler+0x6f0>
    4c10:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4c14:	90 e0       	ldi	r25, 0x00	; 0
    4c16:	8c 15       	cp	r24, r12
    4c18:	9d 05       	cpc	r25, r13
    4c1a:	09 f4       	brne	.+2      	; 0x4c1e <_nrk_scheduler+0x562>
    4c1c:	c7 c0       	rjmp	.+398    	; 0x4dac <_nrk_scheduler+0x6f0>
					// check if the earliest deadline cash__task_id cash_period is less than highest ready task period
					if( nrk_task_TCB[cash_task_id].cash_period < nrk_task_TCB[nrk_get_high_ready_task_ID()].next_period ){
    4c1e:	ce 9c       	mul	r12, r14
    4c20:	30 01       	movw	r6, r0
    4c22:	cf 9c       	mul	r12, r15
    4c24:	70 0c       	add	r7, r0
    4c26:	de 9c       	mul	r13, r14
    4c28:	70 0c       	add	r7, r0
    4c2a:	11 24       	eor	r1, r1
    4c2c:	e4 ef       	ldi	r30, 0xF4	; 244
    4c2e:	f6 e0       	ldi	r31, 0x06	; 6
    4c30:	6e 0e       	add	r6, r30
    4c32:	7f 1e       	adc	r7, r31
    4c34:	d3 01       	movw	r26, r6
    4c36:	94 96       	adiw	r26, 0x24	; 36
    4c38:	cd 90       	ld	r12, X+
    4c3a:	dc 90       	ld	r13, X
    4c3c:	95 97       	sbiw	r26, 0x25	; 37
    4c3e:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4c42:	90 e0       	ldi	r25, 0x00	; 0
    4c44:	8e 9d       	mul	r24, r14
    4c46:	f0 01       	movw	r30, r0
    4c48:	8f 9d       	mul	r24, r15
    4c4a:	f0 0d       	add	r31, r0
    4c4c:	9e 9d       	mul	r25, r14
    4c4e:	f0 0d       	add	r31, r0
    4c50:	11 24       	eor	r1, r1
    4c52:	ec 50       	subi	r30, 0x0C	; 12
    4c54:	f9 4f       	sbci	r31, 0xF9	; 249
    4c56:	87 89       	ldd	r24, Z+23	; 0x17
    4c58:	90 8d       	ldd	r25, Z+24	; 0x18
    4c5a:	c8 16       	cp	r12, r24
    4c5c:	d9 06       	cpc	r13, r25
    4c5e:	08 f0       	brcs	.+2      	; 0x4c62 <_nrk_scheduler+0x5a6>
    4c60:	a5 c0       	rjmp	.+330    	; 0x4dac <_nrk_scheduler+0x6f0>
						// increment cash_period and cash up to max of task execution
						if((nrk_task_TCB[cash_task_id].cash + nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining) < 2*nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_reserve){
    4c62:	f3 01       	movw	r30, r6
    4c64:	c2 a0       	ldd	r12, Z+34	; 0x22
    4c66:	d3 a0       	ldd	r13, Z+35	; 0x23
    4c68:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4c6c:	90 e0       	ldi	r25, 0x00	; 0
    4c6e:	8e 9d       	mul	r24, r14
    4c70:	f0 01       	movw	r30, r0
    4c72:	8f 9d       	mul	r24, r15
    4c74:	f0 0d       	add	r31, r0
    4c76:	9e 9d       	mul	r25, r14
    4c78:	f0 0d       	add	r31, r0
    4c7a:	11 24       	eor	r1, r1
    4c7c:	ec 50       	subi	r30, 0x0C	; 12
    4c7e:	f9 4f       	sbci	r31, 0xF9	; 249
    4c80:	81 8d       	ldd	r24, Z+25	; 0x19
    4c82:	92 8d       	ldd	r25, Z+26	; 0x1a
    4c84:	c8 0e       	add	r12, r24
    4c86:	d9 1e       	adc	r13, r25
    4c88:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4c8c:	90 e0       	ldi	r25, 0x00	; 0
    4c8e:	8e 9d       	mul	r24, r14
    4c90:	f0 01       	movw	r30, r0
    4c92:	8f 9d       	mul	r24, r15
    4c94:	f0 0d       	add	r31, r0
    4c96:	9e 9d       	mul	r25, r14
    4c98:	f0 0d       	add	r31, r0
    4c9a:	11 24       	eor	r1, r1
    4c9c:	ec 50       	subi	r30, 0x0C	; 12
    4c9e:	f9 4f       	sbci	r31, 0xF9	; 249
    4ca0:	85 8d       	ldd	r24, Z+29	; 0x1d
    4ca2:	96 8d       	ldd	r25, Z+30	; 0x1e
    4ca4:	88 0f       	add	r24, r24
    4ca6:	99 1f       	adc	r25, r25
    4ca8:	c8 16       	cp	r12, r24
    4caa:	d9 06       	cpc	r13, r25
    4cac:	30 f1       	brcs	.+76     	; 0x4cfa <_nrk_scheduler+0x63e>
							nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining += nrk_task_TCB[cash_task_id].cash;
							nrk_task_TCB[cash_task_id].cash = 0;
							nrk_task_TCB[cash_task_id].cash_period = 0;
						}
						else {
							if((2*nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_reserve - nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining) > nrk_task_TCB[cash_task_id].cash){								
    4cae:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4cb2:	90 e0       	ldi	r25, 0x00	; 0
    4cb4:	8e 9d       	mul	r24, r14
    4cb6:	f0 01       	movw	r30, r0
    4cb8:	8f 9d       	mul	r24, r15
    4cba:	f0 0d       	add	r31, r0
    4cbc:	9e 9d       	mul	r25, r14
    4cbe:	f0 0d       	add	r31, r0
    4cc0:	11 24       	eor	r1, r1
    4cc2:	ec 50       	subi	r30, 0x0C	; 12
    4cc4:	f9 4f       	sbci	r31, 0xF9	; 249
    4cc6:	c5 8c       	ldd	r12, Z+29	; 0x1d
    4cc8:	d6 8c       	ldd	r13, Z+30	; 0x1e
    4cca:	cc 0c       	add	r12, r12
    4ccc:	dd 1c       	adc	r13, r13
    4cce:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4cd2:	90 e0       	ldi	r25, 0x00	; 0
    4cd4:	8e 9d       	mul	r24, r14
    4cd6:	f0 01       	movw	r30, r0
    4cd8:	8f 9d       	mul	r24, r15
    4cda:	f0 0d       	add	r31, r0
    4cdc:	9e 9d       	mul	r25, r14
    4cde:	f0 0d       	add	r31, r0
    4ce0:	11 24       	eor	r1, r1
    4ce2:	ec 50       	subi	r30, 0x0C	; 12
    4ce4:	f9 4f       	sbci	r31, 0xF9	; 249
    4ce6:	81 8d       	ldd	r24, Z+25	; 0x19
    4ce8:	92 8d       	ldd	r25, Z+26	; 0x1a
    4cea:	c8 1a       	sub	r12, r24
    4cec:	d9 0a       	sbc	r13, r25
    4cee:	f3 01       	movw	r30, r6
    4cf0:	82 a1       	ldd	r24, Z+34	; 0x22
    4cf2:	93 a1       	ldd	r25, Z+35	; 0x23
    4cf4:	8c 15       	cp	r24, r12
    4cf6:	9d 05       	cpc	r25, r13
    4cf8:	00 f5       	brcc	.+64     	; 0x4d3a <_nrk_scheduler+0x67e>
								nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining += nrk_task_TCB[cash_task_id].cash;
    4cfa:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4cfe:	90 e0       	ldi	r25, 0x00	; 0
    4d00:	8e 9d       	mul	r24, r14
    4d02:	f0 01       	movw	r30, r0
    4d04:	8f 9d       	mul	r24, r15
    4d06:	f0 0d       	add	r31, r0
    4d08:	9e 9d       	mul	r25, r14
    4d0a:	f0 0d       	add	r31, r0
    4d0c:	11 24       	eor	r1, r1
    4d0e:	ec 50       	subi	r30, 0x0C	; 12
    4d10:	f9 4f       	sbci	r31, 0xF9	; 249
    4d12:	d3 01       	movw	r26, r6
    4d14:	92 96       	adiw	r26, 0x22	; 34
    4d16:	8d 91       	ld	r24, X+
    4d18:	9c 91       	ld	r25, X
    4d1a:	93 97       	sbiw	r26, 0x23	; 35
    4d1c:	21 8d       	ldd	r18, Z+25	; 0x19
    4d1e:	32 8d       	ldd	r19, Z+26	; 0x1a
    4d20:	82 0f       	add	r24, r18
    4d22:	93 1f       	adc	r25, r19
    4d24:	92 8f       	std	Z+26, r25	; 0x1a
    4d26:	81 8f       	std	Z+25, r24	; 0x19
								nrk_task_TCB[cash_task_id].cash = 0;
    4d28:	93 96       	adiw	r26, 0x23	; 35
    4d2a:	1c 92       	st	X, r1
    4d2c:	1e 92       	st	-X, r1
    4d2e:	92 97       	sbiw	r26, 0x22	; 34
								nrk_task_TCB[cash_task_id].cash_period = 0;
    4d30:	95 96       	adiw	r26, 0x25	; 37
    4d32:	1c 92       	st	X, r1
    4d34:	1e 92       	st	-X, r1
    4d36:	94 97       	sbiw	r26, 0x24	; 36
    4d38:	39 c0       	rjmp	.+114    	; 0x4dac <_nrk_scheduler+0x6f0>
							}
							else {
								// use up none or partial cash
								int use_cash = (2*nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_reserve - nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining);
    4d3a:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4d3e:	90 e0       	ldi	r25, 0x00	; 0
    4d40:	8e 9d       	mul	r24, r14
    4d42:	f0 01       	movw	r30, r0
    4d44:	8f 9d       	mul	r24, r15
    4d46:	f0 0d       	add	r31, r0
    4d48:	9e 9d       	mul	r25, r14
    4d4a:	f0 0d       	add	r31, r0
    4d4c:	11 24       	eor	r1, r1
    4d4e:	ec 50       	subi	r30, 0x0C	; 12
    4d50:	f9 4f       	sbci	r31, 0xF9	; 249
    4d52:	c5 8c       	ldd	r12, Z+29	; 0x1d
    4d54:	d6 8c       	ldd	r13, Z+30	; 0x1e
    4d56:	cc 0c       	add	r12, r12
    4d58:	dd 1c       	adc	r13, r13
    4d5a:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4d5e:	90 e0       	ldi	r25, 0x00	; 0
    4d60:	8e 9d       	mul	r24, r14
    4d62:	f0 01       	movw	r30, r0
    4d64:	8f 9d       	mul	r24, r15
    4d66:	f0 0d       	add	r31, r0
    4d68:	9e 9d       	mul	r25, r14
    4d6a:	f0 0d       	add	r31, r0
    4d6c:	11 24       	eor	r1, r1
    4d6e:	ec 50       	subi	r30, 0x0C	; 12
    4d70:	f9 4f       	sbci	r31, 0xF9	; 249
    4d72:	81 8d       	ldd	r24, Z+25	; 0x19
    4d74:	92 8d       	ldd	r25, Z+26	; 0x1a
    4d76:	c8 1a       	sub	r12, r24
    4d78:	d9 0a       	sbc	r13, r25
								nrk_task_TCB[nrk_get_high_ready_task_ID()].cpu_remaining += use_cash;
    4d7a:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4d7e:	90 e0       	ldi	r25, 0x00	; 0
    4d80:	8e 9d       	mul	r24, r14
    4d82:	f0 01       	movw	r30, r0
    4d84:	8f 9d       	mul	r24, r15
    4d86:	f0 0d       	add	r31, r0
    4d88:	9e 9d       	mul	r25, r14
    4d8a:	f0 0d       	add	r31, r0
    4d8c:	11 24       	eor	r1, r1
    4d8e:	ec 50       	subi	r30, 0x0C	; 12
    4d90:	f9 4f       	sbci	r31, 0xF9	; 249
    4d92:	81 8d       	ldd	r24, Z+25	; 0x19
    4d94:	92 8d       	ldd	r25, Z+26	; 0x1a
    4d96:	8c 0d       	add	r24, r12
    4d98:	9d 1d       	adc	r25, r13
    4d9a:	92 8f       	std	Z+26, r25	; 0x1a
    4d9c:	81 8f       	std	Z+25, r24	; 0x19
								nrk_task_TCB[cash_task_id].cash -= use_cash; 
    4d9e:	f3 01       	movw	r30, r6
    4da0:	82 a1       	ldd	r24, Z+34	; 0x22
    4da2:	93 a1       	ldd	r25, Z+35	; 0x23
    4da4:	8c 19       	sub	r24, r12
    4da6:	9d 09       	sbc	r25, r13
    4da8:	93 a3       	std	Z+35, r25	; 0x23
    4daa:	82 a3       	std	Z+34, r24	; 0x22
    4dac:	86 e2       	ldi	r24, 0x26	; 38
    4dae:	90 e0       	ldi	r25, 0x00	; 0
    4db0:	a8 0e       	add	r10, r24
    4db2:	b9 1e       	adc	r11, r25
		// allocate cash to the next highest ready cbs task and update cash and cash_period.
		// Loop through all tasks with cash and find the earliest cash deadline and increment the current task cpu remaining
		// Such that the current task can use up the residual resource before it uses its own.

		int i = 0;			
		for(i = 0; i < NRK_MAX_TASKS; i++){
    4db4:	93 ed       	ldi	r25, 0xD3	; 211
    4db6:	a9 16       	cp	r10, r25
    4db8:	97 e0       	ldi	r25, 0x07	; 7
    4dba:	b9 06       	cpc	r11, r25
    4dbc:	09 f0       	breq	.+2      	; 0x4dc0 <_nrk_scheduler+0x704>
    4dbe:	00 cf       	rjmp	.-512    	; 0x4bc0 <_nrk_scheduler+0x504>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4dc0:	0e 94 f3 1c 	call	0x39e6	; 0x39e6 <nrk_get_high_ready_task_ID>
    4dc4:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4dc6:	48 2f       	mov	r20, r24
    4dc8:	55 27       	eor	r21, r21
    4dca:	47 fd       	sbrc	r20, 7
    4dcc:	50 95       	com	r21
    4dce:	26 e2       	ldi	r18, 0x26	; 38
    4dd0:	30 e0       	ldi	r19, 0x00	; 0
    4dd2:	42 9f       	mul	r20, r18
    4dd4:	f0 01       	movw	r30, r0
    4dd6:	43 9f       	mul	r20, r19
    4dd8:	f0 0d       	add	r31, r0
    4dda:	52 9f       	mul	r21, r18
    4ddc:	f0 0d       	add	r31, r0
    4dde:	11 24       	eor	r1, r1
    4de0:	ec 50       	subi	r30, 0x0C	; 12
    4de2:	f9 4f       	sbci	r31, 0xF9	; 249
    4de4:	82 85       	ldd	r24, Z+10	; 0x0a
    4de6:	80 93 d7 07 	sts	0x07D7, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4dea:	f0 93 c7 07 	sts	0x07C7, r31
    4dee:	e0 93 c6 07 	sts	0x07C6, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4df2:	ee 20       	and	r14, r14
    4df4:	b9 f0       	breq	.+46     	; 0x4e24 <_nrk_scheduler+0x768>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4df6:	25 8d       	ldd	r18, Z+29	; 0x1d
    4df8:	36 8d       	ldd	r19, Z+30	; 0x1e
    4dfa:	21 15       	cp	r18, r1
    4dfc:	31 05       	cpc	r19, r1
    4dfe:	51 f0       	breq	.+20     	; 0x4e14 <_nrk_scheduler+0x758>
    4e00:	21 8d       	ldd	r18, Z+25	; 0x19
    4e02:	32 8d       	ldd	r19, Z+26	; 0x1a
    4e04:	2a 3f       	cpi	r18, 0xFA	; 250
    4e06:	31 05       	cpc	r19, r1
    4e08:	28 f4       	brcc	.+10     	; 0x4e14 <_nrk_scheduler+0x758>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4e0a:	20 17       	cp	r18, r16
    4e0c:	31 07       	cpc	r19, r17
    4e0e:	08 f4       	brcc	.+2      	; 0x4e12 <_nrk_scheduler+0x756>
    4e10:	4b c0       	rjmp	.+150    	; 0x4ea8 <_nrk_scheduler+0x7ec>
    4e12:	0d c0       	rjmp	.+26     	; 0x4e2e <_nrk_scheduler+0x772>
    4e14:	98 01       	movw	r18, r16
    4e16:	0b 3f       	cpi	r16, 0xFB	; 251
    4e18:	11 05       	cpc	r17, r1
    4e1a:	08 f4       	brcc	.+2      	; 0x4e1e <_nrk_scheduler+0x762>
    4e1c:	45 c0       	rjmp	.+138    	; 0x4ea8 <_nrk_scheduler+0x7ec>
    4e1e:	2a ef       	ldi	r18, 0xFA	; 250
    4e20:	30 e0       	ldi	r19, 0x00	; 0
    4e22:	42 c0       	rjmp	.+132    	; 0x4ea8 <_nrk_scheduler+0x7ec>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4e24:	0b 3f       	cpi	r16, 0xFB	; 251
    4e26:	11 05       	cpc	r17, r1
    4e28:	10 f0       	brcs	.+4      	; 0x4e2e <_nrk_scheduler+0x772>
    4e2a:	0a ef       	ldi	r16, 0xFA	; 250
    4e2c:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4e2e:	80 93 c8 07 	sts	0x07C8, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4e32:	f0 93 d6 07 	sts	0x07D6, r31
    4e36:	e0 93 d5 07 	sts	0x07D5, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    4e3a:	00 93 32 06 	sts	0x0632, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4e3e:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    4e42:	28 2f       	mov	r18, r24
    4e44:	30 e0       	ldi	r19, 0x00	; 0
    4e46:	2f 5f       	subi	r18, 0xFF	; 255
    4e48:	3f 4f       	sbci	r19, 0xFF	; 255
    4e4a:	20 17       	cp	r18, r16
    4e4c:	31 07       	cpc	r19, r17
    4e4e:	40 f0       	brcs	.+16     	; 0x4e60 <_nrk_scheduler+0x7a4>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4e50:	0e 94 ed 27 	call	0x4fda	; 0x4fda <_nrk_os_timer_get>
    4e54:	08 2f       	mov	r16, r24
    4e56:	10 e0       	ldi	r17, 0x00	; 0
    4e58:	0e 5f       	subi	r16, 0xFE	; 254
    4e5a:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    4e5c:	00 93 32 06 	sts	0x0632, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4e60:	ee 20       	and	r14, r14
    4e62:	11 f0       	breq	.+4      	; 0x4e68 <_nrk_scheduler+0x7ac>
    4e64:	10 92 c9 07 	sts	0x07C9, r1

    _nrk_set_next_wakeup(next_wake);
    4e68:	80 2f       	mov	r24, r16
    4e6a:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    4e6e:	c2 01       	movw	r24, r4
    4e70:	6e ee       	ldi	r22, 0xEE	; 238
    4e72:	72 e0       	ldi	r23, 0x02	; 2
    4e74:	0e 94 79 27 	call	0x4ef2	; 0x4ef2 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    4e78:	0e 94 ae 29 	call	0x535c	; 0x535c <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    4e7c:	0e 94 12 35 	call	0x6a24	; 0x6a24 <nrk_start_high_ready_task>

}
    4e80:	0f 90       	pop	r0
    4e82:	cf 91       	pop	r28
    4e84:	df 91       	pop	r29
    4e86:	1f 91       	pop	r17
    4e88:	0f 91       	pop	r16
    4e8a:	ff 90       	pop	r15
    4e8c:	ef 90       	pop	r14
    4e8e:	df 90       	pop	r13
    4e90:	cf 90       	pop	r12
    4e92:	bf 90       	pop	r11
    4e94:	af 90       	pop	r10
    4e96:	9f 90       	pop	r9
    4e98:	8f 90       	pop	r8
    4e9a:	7f 90       	pop	r7
    4e9c:	6f 90       	pop	r6
    4e9e:	5f 90       	pop	r5
    4ea0:	4f 90       	pop	r4
    4ea2:	3f 90       	pop	r3
    4ea4:	2f 90       	pop	r2
    4ea6:	08 95       	ret
//#define CONTEXT_SWAP_TIME_BOUND    750
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
    4ea8:	89 01       	movw	r16, r18
    4eaa:	c1 cf       	rjmp	.-126    	; 0x4e2e <_nrk_scheduler+0x772>

00004eac <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    4eb4:	01 97       	sbiw	r24, 0x01	; 1
    4eb6:	d1 f7       	brne	.-12     	; 0x4eac <nrk_spin_wait_us>

}
    4eb8:	08 95       	ret

00004eba <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4eba:	1e bc       	out	0x2e, r1	; 46
}
    4ebc:	08 95       	ret

00004ebe <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4ebe:	81 e0       	ldi	r24, 0x01	; 1
    4ec0:	8e bd       	out	0x2e, r24	; 46
}
    4ec2:	08 95       	ret

00004ec4 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4ec4:	80 b5       	in	r24, 0x20	; 32
    4ec6:	81 60       	ori	r24, 0x01	; 1
    4ec8:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4eca:	1d bc       	out	0x2d, r1	; 45
    4ecc:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4ece:	08 95       	ret

00004ed0 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4ed0:	df 93       	push	r29
    4ed2:	cf 93       	push	r28
    4ed4:	00 d0       	rcall	.+0      	; 0x4ed6 <_nrk_high_speed_timer_get+0x6>
    4ed6:	cd b7       	in	r28, 0x3d	; 61
    4ed8:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4eda:	8c b5       	in	r24, 0x2c	; 44
    4edc:	9d b5       	in	r25, 0x2d	; 45
    4ede:	9a 83       	std	Y+2, r25	; 0x02
    4ee0:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4ee2:	29 81       	ldd	r18, Y+1	; 0x01
    4ee4:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4ee6:	c9 01       	movw	r24, r18
    4ee8:	0f 90       	pop	r0
    4eea:	0f 90       	pop	r0
    4eec:	cf 91       	pop	r28
    4eee:	df 91       	pop	r29
    4ef0:	08 95       	ret

00004ef2 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4ef2:	ef 92       	push	r14
    4ef4:	ff 92       	push	r15
    4ef6:	0f 93       	push	r16
    4ef8:	1f 93       	push	r17
    4efa:	cf 93       	push	r28
    4efc:	df 93       	push	r29
    4efe:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4f00:	8f ef       	ldi	r24, 0xFF	; 255
    4f02:	c9 37       	cpi	r28, 0x79	; 121
    4f04:	d8 07       	cpc	r29, r24
    4f06:	10 f0       	brcs	.+4      	; 0x4f0c <nrk_high_speed_timer_wait+0x1a>
    4f08:	c0 e0       	ldi	r28, 0x00	; 0
    4f0a:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4f0c:	7e 01       	movw	r14, r28
    4f0e:	00 e0       	ldi	r16, 0x00	; 0
    4f10:	10 e0       	ldi	r17, 0x00	; 0
    4f12:	80 e0       	ldi	r24, 0x00	; 0
    4f14:	90 e0       	ldi	r25, 0x00	; 0
    4f16:	e6 0e       	add	r14, r22
    4f18:	f7 1e       	adc	r15, r23
    4f1a:	08 1f       	adc	r16, r24
    4f1c:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4f1e:	91 e0       	ldi	r25, 0x01	; 1
    4f20:	e9 16       	cp	r14, r25
    4f22:	90 e0       	ldi	r25, 0x00	; 0
    4f24:	f9 06       	cpc	r15, r25
    4f26:	91 e0       	ldi	r25, 0x01	; 1
    4f28:	09 07       	cpc	r16, r25
    4f2a:	90 e0       	ldi	r25, 0x00	; 0
    4f2c:	19 07       	cpc	r17, r25
    4f2e:	68 f0       	brcs	.+26     	; 0x4f4a <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4f30:	80 e0       	ldi	r24, 0x00	; 0
    4f32:	90 e0       	ldi	r25, 0x00	; 0
    4f34:	af ef       	ldi	r26, 0xFF	; 255
    4f36:	bf ef       	ldi	r27, 0xFF	; 255
    4f38:	e8 0e       	add	r14, r24
    4f3a:	f9 1e       	adc	r15, r25
    4f3c:	0a 1f       	adc	r16, r26
    4f3e:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4f40:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_high_speed_timer_get>
    4f44:	c8 17       	cp	r28, r24
    4f46:	d9 07       	cpc	r29, r25
    4f48:	d8 f3       	brcs	.-10     	; 0x4f40 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4f4a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_high_speed_timer_get>
    4f4e:	8e 15       	cp	r24, r14
    4f50:	9f 05       	cpc	r25, r15
    4f52:	d8 f3       	brcs	.-10     	; 0x4f4a <nrk_high_speed_timer_wait+0x58>
}
    4f54:	df 91       	pop	r29
    4f56:	cf 91       	pop	r28
    4f58:	1f 91       	pop	r17
    4f5a:	0f 91       	pop	r16
    4f5c:	ff 90       	pop	r15
    4f5e:	ef 90       	pop	r14
    4f60:	08 95       	ret

00004f62 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4f62:	82 bf       	out	0x32, r24	; 50
}
    4f64:	08 95       	ret

00004f66 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4f66:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4f68:	87 b7       	in	r24, 0x37	; 55
    4f6a:	8d 7f       	andi	r24, 0xFD	; 253
    4f6c:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4f6e:	87 b7       	in	r24, 0x37	; 55
    4f70:	8e 7f       	andi	r24, 0xFE	; 254
    4f72:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4f74:	08 95       	ret

00004f76 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4f76:	8b e0       	ldi	r24, 0x0B	; 11
    4f78:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4f7a:	87 b7       	in	r24, 0x37	; 55
    4f7c:	83 60       	ori	r24, 0x03	; 3
    4f7e:	87 bf       	out	0x37, r24	; 55
}
    4f80:	08 95       	ret

00004f82 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4f82:	80 b5       	in	r24, 0x20	; 32
    4f84:	82 60       	ori	r24, 0x02	; 2
    4f86:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4f88:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4f8a:	10 92 e2 04 	sts	0x04E2, r1
    _nrk_prev_timer_val=0;
    4f8e:	10 92 32 06 	sts	0x0632, r1
}
    4f92:	08 95       	ret

00004f94 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4f94:	8e ef       	ldi	r24, 0xFE	; 254
    4f96:	80 93 32 06 	sts	0x0632, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4f9a:	98 e0       	ldi	r25, 0x08	; 8
    4f9c:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4f9e:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4fa0:	83 e0       	ldi	r24, 0x03	; 3
    4fa2:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4fa4:	8b e0       	ldi	r24, 0x0B	; 11
    4fa6:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4fa8:	80 b5       	in	r24, 0x20	; 32
    4faa:	87 60       	ori	r24, 0x07	; 7
    4fac:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4fae:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4fb0:	81 e0       	ldi	r24, 0x01	; 1
    4fb2:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4fb4:	1d bc       	out	0x2d, r1	; 45
    4fb6:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4fb8:	80 b5       	in	r24, 0x20	; 32
    4fba:	81 60       	ori	r24, 0x01	; 1
    4fbc:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4fbe:	0e 94 c1 27 	call	0x4f82	; 0x4f82 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4fc2:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4fc6:	10 92 e2 04 	sts	0x04E2, r1
}
    4fca:	08 95       	ret

00004fcc <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4fcc:	08 95       	ret

00004fce <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4fce:	81 b7       	in	r24, 0x31	; 49
}
    4fd0:	8f 5f       	subi	r24, 0xFF	; 255
    4fd2:	08 95       	ret

00004fd4 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4fd4:	81 50       	subi	r24, 0x01	; 1
    4fd6:	81 bf       	out	0x31, r24	; 49
}
    4fd8:	08 95       	ret

00004fda <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4fda:	82 b7       	in	r24, 0x32	; 50
}
    4fdc:	08 95       	ret

00004fde <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4fde:	1f 92       	push	r1
    4fe0:	0f 92       	push	r0
    4fe2:	0f b6       	in	r0, 0x3f	; 63
    4fe4:	0f 92       	push	r0
    4fe6:	0b b6       	in	r0, 0x3b	; 59
    4fe8:	0f 92       	push	r0
    4fea:	11 24       	eor	r1, r1
    4fec:	2f 93       	push	r18
    4fee:	3f 93       	push	r19
    4ff0:	4f 93       	push	r20
    4ff2:	5f 93       	push	r21
    4ff4:	6f 93       	push	r22
    4ff6:	7f 93       	push	r23
    4ff8:	8f 93       	push	r24
    4ffa:	9f 93       	push	r25
    4ffc:	af 93       	push	r26
    4ffe:	bf 93       	push	r27
    5000:	ef 93       	push	r30
    5002:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5004:	8a e0       	ldi	r24, 0x0A	; 10
    5006:	60 e0       	ldi	r22, 0x00	; 0
    5008:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
}
    500c:	ff 91       	pop	r31
    500e:	ef 91       	pop	r30
    5010:	bf 91       	pop	r27
    5012:	af 91       	pop	r26
    5014:	9f 91       	pop	r25
    5016:	8f 91       	pop	r24
    5018:	7f 91       	pop	r23
    501a:	6f 91       	pop	r22
    501c:	5f 91       	pop	r21
    501e:	4f 91       	pop	r20
    5020:	3f 91       	pop	r19
    5022:	2f 91       	pop	r18
    5024:	0f 90       	pop	r0
    5026:	0b be       	out	0x3b, r0	; 59
    5028:	0f 90       	pop	r0
    502a:	0f be       	out	0x3f, r0	; 63
    502c:	0f 90       	pop	r0
    502e:	1f 90       	pop	r1
    5030:	18 95       	reti

00005032 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5032:	0f 92       	push	r0
    5034:	0f b6       	in	r0, 0x3f	; 63
    5036:	0f 92       	push	r0
    5038:	1f 92       	push	r1
    503a:	2f 92       	push	r2
    503c:	3f 92       	push	r3
    503e:	4f 92       	push	r4
    5040:	5f 92       	push	r5
    5042:	6f 92       	push	r6
    5044:	7f 92       	push	r7
    5046:	8f 92       	push	r8
    5048:	9f 92       	push	r9
    504a:	af 92       	push	r10
    504c:	bf 92       	push	r11
    504e:	cf 92       	push	r12
    5050:	df 92       	push	r13
    5052:	ef 92       	push	r14
    5054:	ff 92       	push	r15
    5056:	0f 93       	push	r16
    5058:	1f 93       	push	r17
    505a:	2f 93       	push	r18
    505c:	3f 93       	push	r19
    505e:	4f 93       	push	r20
    5060:	5f 93       	push	r21
    5062:	6f 93       	push	r22
    5064:	7f 93       	push	r23
    5066:	8f 93       	push	r24
    5068:	9f 93       	push	r25
    506a:	af 93       	push	r26
    506c:	bf 93       	push	r27
    506e:	cf 93       	push	r28
    5070:	df 93       	push	r29
    5072:	ef 93       	push	r30
    5074:	ff 93       	push	r31
    5076:	a0 91 d5 07 	lds	r26, 0x07D5
    507a:	b0 91 d6 07 	lds	r27, 0x07D6
    507e:	0d b6       	in	r0, 0x3d	; 61
    5080:	0d 92       	st	X+, r0
    5082:	0e b6       	in	r0, 0x3e	; 62
    5084:	0d 92       	st	X+, r0
    5086:	1f 92       	push	r1
    5088:	a0 91 0c 06 	lds	r26, 0x060C
    508c:	b0 91 0d 06 	lds	r27, 0x060D
    5090:	1e 90       	ld	r1, -X
    5092:	be bf       	out	0x3e, r27	; 62
    5094:	ad bf       	out	0x3d, r26	; 61
    5096:	08 95       	ret

00005098 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5098:	88 23       	and	r24, r24
    509a:	19 f4       	brne	.+6      	; 0x50a2 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    509c:	87 b7       	in	r24, 0x37	; 55
    509e:	8f 77       	andi	r24, 0x7F	; 127
    50a0:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    50a2:	8f ef       	ldi	r24, 0xFF	; 255
    50a4:	08 95       	ret

000050a6 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    50a6:	88 23       	and	r24, r24
    50a8:	19 f4       	brne	.+6      	; 0x50b0 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    50aa:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    50ac:	81 e0       	ldi	r24, 0x01	; 1
    50ae:	08 95       	ret
    }
    return NRK_ERROR;
    50b0:	8f ef       	ldi	r24, 0xFF	; 255
}
    50b2:	08 95       	ret

000050b4 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    50b4:	88 23       	and	r24, r24
    50b6:	19 f4       	brne	.+6      	; 0x50be <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    50b8:	24 b5       	in	r18, 0x24	; 36
    50ba:	30 e0       	ldi	r19, 0x00	; 0
    50bc:	02 c0       	rjmp	.+4      	; 0x50c2 <nrk_timer_int_read+0xe>
    }
    return 0;
    50be:	20 e0       	ldi	r18, 0x00	; 0
    50c0:	30 e0       	ldi	r19, 0x00	; 0

}
    50c2:	c9 01       	movw	r24, r18
    50c4:	08 95       	ret

000050c6 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    50c6:	88 23       	and	r24, r24
    50c8:	29 f4       	brne	.+10     	; 0x50d4 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    50ca:	87 b7       	in	r24, 0x37	; 55
    50cc:	80 68       	ori	r24, 0x80	; 128
    50ce:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    50d0:	81 e0       	ldi	r24, 0x01	; 1
    50d2:	08 95       	ret
    }
    return NRK_ERROR;
    50d4:	8f ef       	ldi	r24, 0xFF	; 255
}
    50d6:	08 95       	ret

000050d8 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    50d8:	88 23       	and	r24, r24
    50da:	59 f5       	brne	.+86     	; 0x5132 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    50dc:	cb 01       	movw	r24, r22
    50de:	01 97       	sbiw	r24, 0x01	; 1
    50e0:	85 30       	cpi	r24, 0x05	; 5
    50e2:	91 05       	cpc	r25, r1
    50e4:	10 f4       	brcc	.+4      	; 0x50ea <nrk_timer_int_configure+0x12>
    50e6:	60 93 31 06 	sts	0x0631, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    50ea:	88 e0       	ldi	r24, 0x08	; 8
    50ec:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    50ee:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    50f0:	30 93 e0 03 	sts	0x03E0, r19
    50f4:	20 93 df 03 	sts	0x03DF, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    50f8:	80 91 31 06 	lds	r24, 0x0631
    50fc:	81 30       	cpi	r24, 0x01	; 1
    50fe:	19 f4       	brne	.+6      	; 0x5106 <nrk_timer_int_configure+0x2e>
    5100:	85 b5       	in	r24, 0x25	; 37
    5102:	81 60       	ori	r24, 0x01	; 1
    5104:	09 c0       	rjmp	.+18     	; 0x5118 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    5106:	82 30       	cpi	r24, 0x02	; 2
    5108:	19 f4       	brne	.+6      	; 0x5110 <nrk_timer_int_configure+0x38>
    510a:	85 b5       	in	r24, 0x25	; 37
    510c:	82 60       	ori	r24, 0x02	; 2
    510e:	04 c0       	rjmp	.+8      	; 0x5118 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    5110:	83 30       	cpi	r24, 0x03	; 3
    5112:	29 f4       	brne	.+10     	; 0x511e <nrk_timer_int_configure+0x46>
    5114:	85 b5       	in	r24, 0x25	; 37
    5116:	83 60       	ori	r24, 0x03	; 3
    5118:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    511a:	81 e0       	ldi	r24, 0x01	; 1
    511c:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    511e:	84 30       	cpi	r24, 0x04	; 4
    5120:	19 f4       	brne	.+6      	; 0x5128 <nrk_timer_int_configure+0x50>
    5122:	85 b5       	in	r24, 0x25	; 37
    5124:	84 60       	ori	r24, 0x04	; 4
    5126:	f8 cf       	rjmp	.-16     	; 0x5118 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    5128:	85 30       	cpi	r24, 0x05	; 5
    512a:	29 f4       	brne	.+10     	; 0x5136 <nrk_timer_int_configure+0x5e>
    512c:	85 b5       	in	r24, 0x25	; 37
    512e:	85 60       	ori	r24, 0x05	; 5
    5130:	f3 cf       	rjmp	.-26     	; 0x5118 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    5132:	8f ef       	ldi	r24, 0xFF	; 255
    5134:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    5136:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    5138:	08 95       	ret

0000513a <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    513a:	1f 92       	push	r1
    513c:	0f 92       	push	r0
    513e:	0f b6       	in	r0, 0x3f	; 63
    5140:	0f 92       	push	r0
    5142:	0b b6       	in	r0, 0x3b	; 59
    5144:	0f 92       	push	r0
    5146:	11 24       	eor	r1, r1
    5148:	2f 93       	push	r18
    514a:	3f 93       	push	r19
    514c:	4f 93       	push	r20
    514e:	5f 93       	push	r21
    5150:	6f 93       	push	r22
    5152:	7f 93       	push	r23
    5154:	8f 93       	push	r24
    5156:	9f 93       	push	r25
    5158:	af 93       	push	r26
    515a:	bf 93       	push	r27
    515c:	ef 93       	push	r30
    515e:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    5160:	e0 91 df 03 	lds	r30, 0x03DF
    5164:	f0 91 e0 03 	lds	r31, 0x03E0
    5168:	30 97       	sbiw	r30, 0x00	; 0
    516a:	11 f0       	breq	.+4      	; 0x5170 <__vector_9+0x36>
    516c:	09 95       	icall
    516e:	04 c0       	rjmp	.+8      	; 0x5178 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5170:	8a e0       	ldi	r24, 0x0A	; 10
    5172:	60 e0       	ldi	r22, 0x00	; 0
    5174:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
    return;
}
    5178:	ff 91       	pop	r31
    517a:	ef 91       	pop	r30
    517c:	bf 91       	pop	r27
    517e:	af 91       	pop	r26
    5180:	9f 91       	pop	r25
    5182:	8f 91       	pop	r24
    5184:	7f 91       	pop	r23
    5186:	6f 91       	pop	r22
    5188:	5f 91       	pop	r21
    518a:	4f 91       	pop	r20
    518c:	3f 91       	pop	r19
    518e:	2f 91       	pop	r18
    5190:	0f 90       	pop	r0
    5192:	0b be       	out	0x3b, r0	; 59
    5194:	0f 90       	pop	r0
    5196:	0f be       	out	0x3f, r0	; 63
    5198:	0f 90       	pop	r0
    519a:	1f 90       	pop	r1
    519c:	18 95       	reti

0000519e <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    519e:	04 b6       	in	r0, 0x34	; 52
    51a0:	03 fc       	sbrc	r0, 3
    51a2:	02 c0       	rjmp	.+4      	; 0x51a8 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    51a4:	80 e0       	ldi	r24, 0x00	; 0
    51a6:	01 c0       	rjmp	.+2      	; 0x51aa <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    51a8:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    51aa:	04 b6       	in	r0, 0x34	; 52
    51ac:	02 fe       	sbrs	r0, 2
    51ae:	06 c0       	rjmp	.+12     	; 0x51bc <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    51b0:	94 b7       	in	r25, 0x34	; 52
    51b2:	9b 7f       	andi	r25, 0xFB	; 251
    51b4:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    51b6:	04 b6       	in	r0, 0x34	; 52
    51b8:	00 fe       	sbrs	r0, 0
		error|=0x04;
    51ba:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    51bc:	04 b6       	in	r0, 0x34	; 52
    51be:	01 fe       	sbrs	r0, 1
    51c0:	05 c0       	rjmp	.+10     	; 0x51cc <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    51c2:	94 b7       	in	r25, 0x34	; 52
    51c4:	9d 7f       	andi	r25, 0xFD	; 253
    51c6:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    51c8:	82 60       	ori	r24, 0x02	; 2
    51ca:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    51cc:	88 23       	and	r24, r24
    51ce:	59 f4       	brne	.+22     	; 0x51e6 <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    51d0:	04 b6       	in	r0, 0x34	; 52
    51d2:	00 fe       	sbrs	r0, 0
    51d4:	04 c0       	rjmp	.+8      	; 0x51de <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    51d6:	94 b7       	in	r25, 0x34	; 52
    51d8:	9e 7f       	andi	r25, 0xFE	; 254
    51da:	94 bf       	out	0x34, r25	; 52
    51dc:	01 c0       	rjmp	.+2      	; 0x51e0 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    51de:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    51e0:	93 b7       	in	r25, 0x33	; 51
    51e2:	91 11       	cpse	r25, r1
    51e4:	81 60       	ori	r24, 0x01	; 1

return error;
}
    51e6:	08 95       	ret

000051e8 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    51e8:	8f ef       	ldi	r24, 0xFF	; 255
    51ea:	08 95       	ret

000051ec <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    51ec:	8f ef       	ldi	r24, 0xFF	; 255
    51ee:	08 95       	ret

000051f0 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    51f0:	8f ef       	ldi	r24, 0xFF	; 255
    51f2:	08 95       	ret

000051f4 <__vector_1>:



SIGNAL(INT0_vect) {
    51f4:	1f 92       	push	r1
    51f6:	0f 92       	push	r0
    51f8:	0f b6       	in	r0, 0x3f	; 63
    51fa:	0f 92       	push	r0
    51fc:	0b b6       	in	r0, 0x3b	; 59
    51fe:	0f 92       	push	r0
    5200:	11 24       	eor	r1, r1
    5202:	2f 93       	push	r18
    5204:	3f 93       	push	r19
    5206:	4f 93       	push	r20
    5208:	5f 93       	push	r21
    520a:	6f 93       	push	r22
    520c:	7f 93       	push	r23
    520e:	8f 93       	push	r24
    5210:	9f 93       	push	r25
    5212:	af 93       	push	r26
    5214:	bf 93       	push	r27
    5216:	ef 93       	push	r30
    5218:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    521a:	8a e0       	ldi	r24, 0x0A	; 10
    521c:	60 e0       	ldi	r22, 0x00	; 0
    521e:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <nrk_kernel_error_add>
	return;  	
}
    5222:	ff 91       	pop	r31
    5224:	ef 91       	pop	r30
    5226:	bf 91       	pop	r27
    5228:	af 91       	pop	r26
    522a:	9f 91       	pop	r25
    522c:	8f 91       	pop	r24
    522e:	7f 91       	pop	r23
    5230:	6f 91       	pop	r22
    5232:	5f 91       	pop	r21
    5234:	4f 91       	pop	r20
    5236:	3f 91       	pop	r19
    5238:	2f 91       	pop	r18
    523a:	0f 90       	pop	r0
    523c:	0b be       	out	0x3b, r0	; 59
    523e:	0f 90       	pop	r0
    5240:	0f be       	out	0x3f, r0	; 63
    5242:	0f 90       	pop	r0
    5244:	1f 90       	pop	r1
    5246:	18 95       	reti

00005248 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    5248:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    524c:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    524e:	84 b7       	in	r24, 0x34	; 52
    5250:	87 7f       	andi	r24, 0xF7	; 247
    5252:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5254:	81 b5       	in	r24, 0x21	; 33
    5256:	88 61       	ori	r24, 0x18	; 24
    5258:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    525a:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    525c:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>
}
    5260:	08 95       	ret

00005262 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    5262:	0e 94 c3 13 	call	0x2786	; 0x2786 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    5266:	84 b7       	in	r24, 0x34	; 52
    5268:	87 7f       	andi	r24, 0xF7	; 247
    526a:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    526c:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    526e:	81 b5       	in	r24, 0x21	; 33
    5270:	88 61       	ori	r24, 0x18	; 24
    5272:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    5274:	8f e0       	ldi	r24, 0x0F	; 15
    5276:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    5278:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

}
    527c:	08 95       	ret

0000527e <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    527e:	04 b6       	in	r0, 0x34	; 52
    5280:	03 fc       	sbrc	r0, 3
    5282:	02 c0       	rjmp	.+4      	; 0x5288 <nrk_watchdog_check+0xa>
    5284:	81 e0       	ldi	r24, 0x01	; 1
    5286:	08 95       	ret
    return NRK_ERROR;
    5288:	8f ef       	ldi	r24, 0xFF	; 255
}
    528a:	08 95       	ret

0000528c <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    528c:	a8 95       	wdr

}
    528e:	08 95       	ret

00005290 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    5290:	08 95       	ret

00005292 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    5292:	fc 01       	movw	r30, r24
    5294:	76 83       	std	Z+6, r23	; 0x06
    5296:	65 83       	std	Z+5, r22	; 0x05
}
    5298:	08 95       	ret

0000529a <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    529a:	85 b7       	in	r24, 0x35	; 53
    529c:	83 7e       	andi	r24, 0xE3	; 227
    529e:	88 61       	ori	r24, 0x18	; 24
    52a0:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    52a2:	85 b7       	in	r24, 0x35	; 53
    52a4:	80 62       	ori	r24, 0x20	; 32
    52a6:	85 bf       	out	0x35, r24	; 53
    52a8:	88 95       	sleep
    52aa:	85 b7       	in	r24, 0x35	; 53
    52ac:	8f 7d       	andi	r24, 0xDF	; 223
    52ae:	85 bf       	out	0x35, r24	; 53

}
    52b0:	08 95       	ret

000052b2 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    52b2:	85 b7       	in	r24, 0x35	; 53
    52b4:	83 7e       	andi	r24, 0xE3	; 227
    52b6:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    52b8:	85 b7       	in	r24, 0x35	; 53
    52ba:	80 62       	ori	r24, 0x20	; 32
    52bc:	85 bf       	out	0x35, r24	; 53
    52be:	88 95       	sleep
    52c0:	85 b7       	in	r24, 0x35	; 53
    52c2:	8f 7d       	andi	r24, 0xDF	; 223
    52c4:	85 bf       	out	0x35, r24	; 53

}
    52c6:	08 95       	ret

000052c8 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    52c8:	25 e5       	ldi	r18, 0x55	; 85
    52ca:	fa 01       	movw	r30, r20
    52cc:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    52ce:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    52d0:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    52d2:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    52d4:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    52d6:	12 92       	st	-Z, r1
    52d8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52da:	12 92       	st	-Z, r1
    52dc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52de:	12 92       	st	-Z, r1
    52e0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52e2:	12 92       	st	-Z, r1
    52e4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52e6:	12 92       	st	-Z, r1
    52e8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52ea:	12 92       	st	-Z, r1
    52ec:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52ee:	12 92       	st	-Z, r1
    52f0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52f2:	12 92       	st	-Z, r1
    52f4:	12 92       	st	-Z, r1

    *(--stk) = 0;
    52f6:	12 92       	st	-Z, r1
    52f8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52fa:	12 92       	st	-Z, r1
    52fc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    52fe:	12 92       	st	-Z, r1
    5300:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5302:	12 92       	st	-Z, r1
    5304:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5306:	12 92       	st	-Z, r1
    5308:	12 92       	st	-Z, r1
    *(--stk) = 0;
    530a:	12 92       	st	-Z, r1
    530c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    530e:	12 92       	st	-Z, r1
    5310:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5312:	12 92       	st	-Z, r1
    5314:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5316:	12 92       	st	-Z, r1
    5318:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    531a:	cf 01       	movw	r24, r30
    531c:	08 95       	ret

0000531e <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    531e:	ef 92       	push	r14
    5320:	ff 92       	push	r15
    5322:	0f 93       	push	r16
    5324:	1f 93       	push	r17
    5326:	cf 93       	push	r28
    5328:	df 93       	push	r29
    532a:	ec 01       	movw	r28, r24
    532c:	8b 01       	movw	r16, r22
    532e:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5330:	40 32       	cpi	r20, 0x20	; 32
    5332:	51 05       	cpc	r21, r1
    5334:	18 f4       	brcc	.+6      	; 0x533c <nrk_task_set_stk+0x1e>
    5336:	81 e1       	ldi	r24, 0x11	; 17
    5338:	0e 94 ed 17 	call	0x2fda	; 0x2fda <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    533c:	08 94       	sec
    533e:	e1 08       	sbc	r14, r1
    5340:	f1 08       	sbc	r15, r1
    5342:	e0 0e       	add	r14, r16
    5344:	f1 1e       	adc	r15, r17
    5346:	fa 82       	std	Y+2, r15	; 0x02
    5348:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    534a:	1c 83       	std	Y+4, r17	; 0x04
    534c:	0b 83       	std	Y+3, r16	; 0x03

}
    534e:	df 91       	pop	r29
    5350:	cf 91       	pop	r28
    5352:	1f 91       	pop	r17
    5354:	0f 91       	pop	r16
    5356:	ff 90       	pop	r15
    5358:	ef 90       	pop	r14
    535a:	08 95       	ret

0000535c <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    535c:	88 ec       	ldi	r24, 0xC8	; 200
    535e:	95 e1       	ldi	r25, 0x15	; 21
    5360:	90 93 85 05 	sts	0x0585, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5364:	80 93 86 05 	sts	0x0586, r24
}
    5368:	08 95       	ret

0000536a <nrk_stack_pointer_init>:
inline void nrk_stack_pointer_init()
{
    unsigned char *stkc;
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    536a:	85 e5       	ldi	r24, 0x55	; 85
    536c:	80 93 06 05 	sts	0x0506, r24
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    5370:	85 e8       	ldi	r24, 0x85	; 133
    5372:	95 e0       	ldi	r25, 0x05	; 5
    5374:	90 93 0d 06 	sts	0x060D, r25
    5378:	80 93 0c 06 	sts	0x060C, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    537c:	88 ec       	ldi	r24, 0xC8	; 200
    537e:	95 e1       	ldi	r25, 0x15	; 21
    5380:	90 93 85 05 	sts	0x0585, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5384:	80 93 86 05 	sts	0x0586, r24

}
    5388:	08 95       	ret

0000538a <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    538a:	0e 94 ca 27 	call	0x4f94	; 0x4f94 <_nrk_setup_timer>
    nrk_int_enable();
    538e:	0e 94 c5 13 	call	0x278a	; 0x278a <nrk_int_enable>

}
    5392:	08 95       	ret

00005394 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    5394:	0e 94 20 2a 	call	0x5440	; 0x5440 <i2c_init>
}
    5398:	08 95       	ret

0000539a <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    539a:	1f 93       	push	r17
    539c:	df 93       	push	r29
    539e:	cf 93       	push	r28
    53a0:	0f 92       	push	r0
    53a2:	cd b7       	in	r28, 0x3d	; 61
    53a4:	de b7       	in	r29, 0x3e	; 62
    53a6:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    53a8:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    53aa:	8c 62       	ori	r24, 0x2C	; 44
    53ac:	69 83       	std	Y+1, r22	; 0x01
    53ae:	0e 94 8b 2a 	call	0x5516	; 0x5516 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    53b2:	69 81       	ldd	r22, Y+1	; 0x01
    53b4:	61 30       	cpi	r22, 0x01	; 1
    53b6:	11 f4       	brne	.+4      	; 0x53bc <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    53b8:	80 e0       	ldi	r24, 0x00	; 0
    53ba:	01 c0       	rjmp	.+2      	; 0x53be <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    53bc:	80 e8       	ldi	r24, 0x80	; 128
    53be:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    53c2:	81 2f       	mov	r24, r17
    53c4:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <i2c_send>
		
	i2c_stop();
    53c8:	0e 94 47 2a 	call	0x548e	; 0x548e <i2c_stop>
}
    53cc:	0f 90       	pop	r0
    53ce:	cf 91       	pop	r28
    53d0:	df 91       	pop	r29
    53d2:	1f 91       	pop	r17
    53d4:	08 95       	ret

000053d6 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    53d6:	df 93       	push	r29
    53d8:	cf 93       	push	r28
    53da:	00 d0       	rcall	.+0      	; 0x53dc <adc_init+0x6>
    53dc:	cd b7       	in	r28, 0x3d	; 61
    53de:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    53e0:	80 e4       	ldi	r24, 0x40	; 64
    53e2:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    53e4:	86 e0       	ldi	r24, 0x06	; 6
    53e6:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    53e8:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    53ea:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    53ec:	36 99       	sbic	0x06, 6	; 6
    53ee:	fe cf       	rjmp	.-4      	; 0x53ec <adc_init+0x16>
  dummy = ADCW;
    53f0:	84 b1       	in	r24, 0x04	; 4
    53f2:	95 b1       	in	r25, 0x05	; 5
    53f4:	9a 83       	std	Y+2, r25	; 0x02
    53f6:	89 83       	std	Y+1, r24	; 0x01
}
    53f8:	0f 90       	pop	r0
    53fa:	0f 90       	pop	r0
    53fc:	cf 91       	pop	r28
    53fe:	df 91       	pop	r29
    5400:	08 95       	ret

00005402 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    5402:	37 98       	cbi	0x06, 7	; 6
}
    5404:	08 95       	ret

00005406 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    5406:	97 b1       	in	r25, 0x07	; 7
    5408:	8f 71       	andi	r24, 0x1F	; 31
    540a:	90 7e       	andi	r25, 0xE0	; 224
    540c:	89 2b       	or	r24, r25
    540e:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    5410:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    5412:	36 99       	sbic	0x06, 6	; 6
    5414:	fe cf       	rjmp	.-4      	; 0x5412 <adc_GetChannel+0xc>
  return ADCW;
    5416:	24 b1       	in	r18, 0x04	; 4
    5418:	35 b1       	in	r19, 0x05	; 5
}
    541a:	c9 01       	movw	r24, r18
    541c:	08 95       	ret

0000541e <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    541e:	8e e1       	ldi	r24, 0x1E	; 30
    5420:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    5424:	bc 01       	movw	r22, r24
    5426:	80 e0       	ldi	r24, 0x00	; 0
    5428:	90 e0       	ldi	r25, 0x00	; 0
    542a:	0e 94 3b 40 	call	0x8076	; 0x8076 <__floatunsisf>
    542e:	9b 01       	movw	r18, r22
    5430:	ac 01       	movw	r20, r24
    5432:	64 ea       	ldi	r22, 0xA4	; 164
    5434:	70 e7       	ldi	r23, 0x70	; 112
    5436:	8d e9       	ldi	r24, 0x9D	; 157
    5438:	94 e4       	ldi	r25, 0x44	; 68
    543a:	0e 94 a7 3f 	call	0x7f4e	; 0x7f4e <__divsf3>
}
    543e:	08 95       	ret

00005440 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    5440:	e1 e7       	ldi	r30, 0x71	; 113
    5442:	f0 e0       	ldi	r31, 0x00	; 0
    5444:	80 81       	ld	r24, Z
    5446:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    5448:	81 e0       	ldi	r24, 0x01	; 1
    544a:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    544e:	84 e0       	ldi	r24, 0x04	; 4
    5450:	80 93 74 00 	sts	0x0074, r24
}
    5454:	08 95       	ret

00005456 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    5456:	80 91 74 00 	lds	r24, 0x0074
    545a:	87 ff       	sbrs	r24, 7
    545c:	fc cf       	rjmp	.-8      	; 0x5456 <i2c_waitForInterruptFlag>
}
    545e:	08 95       	ret

00005460 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    5460:	e4 e7       	ldi	r30, 0x74	; 116
    5462:	f0 e0       	ldi	r31, 0x00	; 0
    5464:	80 81       	ld	r24, Z
    5466:	80 68       	ori	r24, 0x80	; 128
    5468:	80 83       	st	Z, r24
}
    546a:	08 95       	ret

0000546c <i2c_start>:



void i2c_start()
{
    546c:	cf 93       	push	r28
    546e:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    5470:	c4 e7       	ldi	r28, 0x74	; 116
    5472:	d0 e0       	ldi	r29, 0x00	; 0
    5474:	88 81       	ld	r24, Y
    5476:	80 62       	ori	r24, 0x20	; 32
    5478:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    547a:	0e 94 30 2a 	call	0x5460	; 0x5460 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    547e:	0e 94 2b 2a 	call	0x5456	; 0x5456 <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    5482:	88 81       	ld	r24, Y
    5484:	8f 7d       	andi	r24, 0xDF	; 223
    5486:	88 83       	st	Y, r24
}
    5488:	df 91       	pop	r29
    548a:	cf 91       	pop	r28
    548c:	08 95       	ret

0000548e <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    548e:	80 91 74 00 	lds	r24, 0x0074
    5492:	80 61       	ori	r24, 0x10	; 16
    5494:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    5498:	0e 94 30 2a 	call	0x5460	; 0x5460 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    549c:	80 91 74 00 	lds	r24, 0x0074
    54a0:	84 fd       	sbrc	r24, 4
    54a2:	fc cf       	rjmp	.-8      	; 0x549c <i2c_stop+0xe>
}
    54a4:	08 95       	ret

000054a6 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    54a6:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    54aa:	0e 94 30 2a 	call	0x5460	; 0x5460 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    54ae:	0e 94 2b 2a 	call	0x5456	; 0x5456 <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    54b2:	80 91 71 00 	lds	r24, 0x0071
    54b6:	88 7f       	andi	r24, 0xF8	; 248
    54b8:	88 32       	cpi	r24, 0x28	; 40
    54ba:	41 f0       	breq	.+16     	; 0x54cc <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    54bc:	90 91 71 00 	lds	r25, 0x0071
    54c0:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    54c2:	81 e0       	ldi	r24, 0x01	; 1
    54c4:	98 31       	cpi	r25, 0x18	; 24
    54c6:	19 f4       	brne	.+6      	; 0x54ce <i2c_send+0x28>
    54c8:	80 e0       	ldi	r24, 0x00	; 0
    54ca:	08 95       	ret
    54cc:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    54ce:	08 95       	ret

000054d0 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    54d0:	00 97       	sbiw	r24, 0x00	; 0
    54d2:	21 f0       	breq	.+8      	; 0x54dc <i2c_receive+0xc>
    54d4:	80 91 74 00 	lds	r24, 0x0074
    54d8:	80 64       	ori	r24, 0x40	; 64
    54da:	03 c0       	rjmp	.+6      	; 0x54e2 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    54dc:	80 91 74 00 	lds	r24, 0x0074
    54e0:	8f 7b       	andi	r24, 0xBF	; 191
    54e2:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    54e6:	0e 94 30 2a 	call	0x5460	; 0x5460 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    54ea:	0e 94 2b 2a 	call	0x5456	; 0x5456 <i2c_waitForInterruptFlag>
	return TWDR;
    54ee:	80 91 73 00 	lds	r24, 0x0073
}
    54f2:	08 95       	ret

000054f4 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    54f4:	df 93       	push	r29
    54f6:	cf 93       	push	r28
    54f8:	0f 92       	push	r0
    54fa:	cd b7       	in	r28, 0x3d	; 61
    54fc:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    54fe:	89 83       	std	Y+1, r24	; 0x01
    5500:	0e 94 36 2a 	call	0x546c	; 0x546c <i2c_start>
	i2c_send((address << 1) | 0x01);
    5504:	89 81       	ldd	r24, Y+1	; 0x01
    5506:	88 0f       	add	r24, r24
    5508:	81 60       	ori	r24, 0x01	; 1
    550a:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <i2c_send>
}
    550e:	0f 90       	pop	r0
    5510:	cf 91       	pop	r28
    5512:	df 91       	pop	r29
    5514:	08 95       	ret

00005516 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    5516:	df 93       	push	r29
    5518:	cf 93       	push	r28
    551a:	0f 92       	push	r0
    551c:	cd b7       	in	r28, 0x3d	; 61
    551e:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5520:	89 83       	std	Y+1, r24	; 0x01
    5522:	0e 94 36 2a 	call	0x546c	; 0x546c <i2c_start>
	i2c_send(address << 1);
    5526:	89 81       	ldd	r24, Y+1	; 0x01
    5528:	88 0f       	add	r24, r24
    552a:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <i2c_send>
}
    552e:	0f 90       	pop	r0
    5530:	cf 91       	pop	r28
    5532:	df 91       	pop	r29
    5534:	08 95       	ret

00005536 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    5536:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <adc_init>
	mda100_initDone = 1;
    553a:	81 e0       	ldi	r24, 0x01	; 1
    553c:	80 93 d0 03 	sts	0x03D0, r24
}
    5540:	08 95       	ret

00005542 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5542:	80 91 d0 03 	lds	r24, 0x03D0
    5546:	88 23       	and	r24, r24
    5548:	11 f4       	brne	.+4      	; 0x554e <mda100_Powersave+0xc>
    554a:	0e 94 9b 2a 	call	0x5536	; 0x5536 <mda100_init>
	adc_Powersave();
    554e:	0e 94 01 2a 	call	0x5402	; 0x5402 <adc_Powersave>
}
    5552:	08 95       	ret

00005554 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    5554:	df 93       	push	r29
    5556:	cf 93       	push	r28
    5558:	0f 92       	push	r0
    555a:	cd b7       	in	r28, 0x3d	; 61
    555c:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    555e:	90 91 d0 03 	lds	r25, 0x03D0
    5562:	99 23       	and	r25, r25
    5564:	21 f4       	brne	.+8      	; 0x556e <mda100_LightSensor_Power+0x1a>
    5566:	89 83       	std	Y+1, r24	; 0x01
    5568:	0e 94 9b 2a 	call	0x5536	; 0x5536 <mda100_init>
    556c:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    556e:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    5570:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5572:	81 30       	cpi	r24, 0x01	; 1
    5574:	19 f4       	brne	.+6      	; 0x557c <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    5576:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5578:	15 9a       	sbi	0x02, 5	; 2
    557a:	02 c0       	rjmp	.+4      	; 0x5580 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    557c:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    557e:	15 98       	cbi	0x02, 5	; 2
	}
}
    5580:	0f 90       	pop	r0
    5582:	cf 91       	pop	r28
    5584:	df 91       	pop	r29
    5586:	08 95       	ret

00005588 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    5588:	df 93       	push	r29
    558a:	cf 93       	push	r28
    558c:	0f 92       	push	r0
    558e:	cd b7       	in	r28, 0x3d	; 61
    5590:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5592:	90 91 d0 03 	lds	r25, 0x03D0
    5596:	99 23       	and	r25, r25
    5598:	21 f4       	brne	.+8      	; 0x55a2 <mda100_TemperatureSensor_Power+0x1a>
    559a:	89 83       	std	Y+1, r24	; 0x01
    559c:	0e 94 9b 2a 	call	0x5536	; 0x5536 <mda100_init>
    55a0:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    55a2:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    55a4:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    55a6:	81 30       	cpi	r24, 0x01	; 1
    55a8:	19 f4       	brne	.+6      	; 0x55b0 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    55aa:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    55ac:	a0 9a       	sbi	0x14, 0	; 20
    55ae:	02 c0       	rjmp	.+4      	; 0x55b4 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    55b0:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    55b2:	a0 98       	cbi	0x14, 0	; 20
	}
}
    55b4:	0f 90       	pop	r0
    55b6:	cf 91       	pop	r28
    55b8:	df 91       	pop	r29
    55ba:	08 95       	ret

000055bc <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    55bc:	80 91 d0 03 	lds	r24, 0x03D0
    55c0:	88 23       	and	r24, r24
    55c2:	11 f4       	brne	.+4      	; 0x55c8 <mda100_LightSensor_GetCounts+0xc>
    55c4:	0e 94 9b 2a 	call	0x5536	; 0x5536 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    55c8:	81 e0       	ldi	r24, 0x01	; 1
    55ca:	0e 94 aa 2a 	call	0x5554	; 0x5554 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    55ce:	81 e0       	ldi	r24, 0x01	; 1
    55d0:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    55d4:	08 95       	ret

000055d6 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    55d6:	80 91 d0 03 	lds	r24, 0x03D0
    55da:	88 23       	and	r24, r24
    55dc:	11 f4       	brne	.+4      	; 0x55e2 <mda100_TemperatureSensor_GetCounts+0xc>
    55de:	0e 94 9b 2a 	call	0x5536	; 0x5536 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    55e2:	81 e0       	ldi	r24, 0x01	; 1
    55e4:	0e 94 c4 2a 	call	0x5588	; 0x5588 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    55e8:	81 e0       	ldi	r24, 0x01	; 1
    55ea:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    55ee:	08 95       	ret

000055f0 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    55f0:	af 92       	push	r10
    55f2:	bf 92       	push	r11
    55f4:	cf 92       	push	r12
    55f6:	df 92       	push	r13
    55f8:	ef 92       	push	r14
    55fa:	ff 92       	push	r15
    55fc:	0f 93       	push	r16
    55fe:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    5600:	0e 94 eb 2a 	call	0x55d6	; 0x55d6 <mda100_TemperatureSensor_GetCounts>
    5604:	bc 01       	movw	r22, r24
    5606:	80 e0       	ldi	r24, 0x00	; 0
    5608:	90 e0       	ldi	r25, 0x00	; 0
    560a:	0e 94 3b 40 	call	0x8076	; 0x8076 <__floatunsisf>
    560e:	8b 01       	movw	r16, r22
    5610:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5612:	60 e0       	ldi	r22, 0x00	; 0
    5614:	70 ec       	ldi	r23, 0xC0	; 192
    5616:	8f e7       	ldi	r24, 0x7F	; 127
    5618:	94 e4       	ldi	r25, 0x44	; 68
    561a:	20 2f       	mov	r18, r16
    561c:	31 2f       	mov	r19, r17
    561e:	4e 2d       	mov	r20, r14
    5620:	5f 2d       	mov	r21, r15
    5622:	0e 94 42 3f 	call	0x7e84	; 0x7e84 <__subsf3>
    5626:	20 e0       	ldi	r18, 0x00	; 0
    5628:	30 e4       	ldi	r19, 0x40	; 64
    562a:	4c e1       	ldi	r20, 0x1C	; 28
    562c:	56 e4       	ldi	r21, 0x46	; 70
    562e:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    5632:	20 2f       	mov	r18, r16
    5634:	31 2f       	mov	r19, r17
    5636:	4e 2d       	mov	r20, r14
    5638:	5f 2d       	mov	r21, r15
    563a:	0e 94 a7 3f 	call	0x7f4e	; 0x7f4e <__divsf3>
    563e:	0e 94 d2 40 	call	0x81a4	; 0x81a4 <log>
    5642:	7b 01       	movw	r14, r22
    5644:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    5646:	20 e0       	ldi	r18, 0x00	; 0
    5648:	30 e0       	ldi	r19, 0x00	; 0
    564a:	40 e4       	ldi	r20, 0x40	; 64
    564c:	50 e4       	ldi	r21, 0x40	; 64
    564e:	0e 94 75 41 	call	0x82ea	; 0x82ea <pow>
    5652:	d6 2e       	mov	r13, r22
    5654:	c7 2e       	mov	r12, r23
    5656:	b8 2e       	mov	r11, r24
    5658:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    565a:	c8 01       	movw	r24, r16
    565c:	b7 01       	movw	r22, r14
    565e:	29 e7       	ldi	r18, 0x79	; 121
    5660:	33 ee       	ldi	r19, 0xE3	; 227
    5662:	4d e7       	ldi	r20, 0x7D	; 125
    5664:	59 e3       	ldi	r21, 0x39	; 57
    5666:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    566a:	28 ec       	ldi	r18, 0xC8	; 200
    566c:	32 e6       	ldi	r19, 0x62	; 98
    566e:	44 e8       	ldi	r20, 0x84	; 132
    5670:	5a e3       	ldi	r21, 0x3A	; 58
    5672:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__addsf3>
    5676:	7b 01       	movw	r14, r22
    5678:	8c 01       	movw	r16, r24
    567a:	a6 01       	movw	r20, r12
    567c:	95 01       	movw	r18, r10
    567e:	65 2f       	mov	r22, r21
    5680:	74 2f       	mov	r23, r20
    5682:	83 2f       	mov	r24, r19
    5684:	92 2f       	mov	r25, r18
    5686:	2d e2       	ldi	r18, 0x2D	; 45
    5688:	34 ec       	ldi	r19, 0xC4	; 196
    568a:	4c e1       	ldi	r20, 0x1C	; 28
    568c:	54 e3       	ldi	r21, 0x34	; 52
    568e:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    5692:	9b 01       	movw	r18, r22
    5694:	ac 01       	movw	r20, r24
    5696:	c8 01       	movw	r24, r16
    5698:	b7 01       	movw	r22, r14
    569a:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__addsf3>
    569e:	9b 01       	movw	r18, r22
    56a0:	ac 01       	movw	r20, r24
    56a2:	60 e0       	ldi	r22, 0x00	; 0
    56a4:	70 e0       	ldi	r23, 0x00	; 0
    56a6:	80 e8       	ldi	r24, 0x80	; 128
    56a8:	9f e3       	ldi	r25, 0x3F	; 63
    56aa:	0e 94 a7 3f 	call	0x7f4e	; 0x7f4e <__divsf3>
}
    56ae:	1f 91       	pop	r17
    56b0:	0f 91       	pop	r16
    56b2:	ff 90       	pop	r15
    56b4:	ef 90       	pop	r14
    56b6:	df 90       	pop	r13
    56b8:	cf 90       	pop	r12
    56ba:	bf 90       	pop	r11
    56bc:	af 90       	pop	r10
    56be:	08 95       	ret

000056c0 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    56c0:	0e 94 f8 2a 	call	0x55f0	; 0x55f0 <mda100_TemperatureSensor_GetKelvin>
    56c4:	23 e3       	ldi	r18, 0x33	; 51
    56c6:	33 e9       	ldi	r19, 0x93	; 147
    56c8:	48 e8       	ldi	r20, 0x88	; 136
    56ca:	53 e4       	ldi	r21, 0x43	; 67
    56cc:	0e 94 42 3f 	call	0x7e84	; 0x7e84 <__subsf3>
}
    56d0:	08 95       	ret

000056d2 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    56d2:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <adc_init>
	ad5242_init();
    56d6:	0e 94 ca 29 	call	0x5394	; 0x5394 <ad5242_init>
	mts310cb_initDone = 1;
    56da:	81 e0       	ldi	r24, 0x01	; 1
    56dc:	80 93 d1 03 	sts	0x03D1, r24
}
    56e0:	08 95       	ret

000056e2 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    56e2:	80 91 d1 03 	lds	r24, 0x03D1
    56e6:	88 23       	and	r24, r24
    56e8:	11 f4       	brne	.+4      	; 0x56ee <mts310cb_Powersave+0xc>
    56ea:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	adc_Powersave();
    56ee:	0e 94 01 2a 	call	0x5402	; 0x5402 <adc_Powersave>
}
    56f2:	08 95       	ret

000056f4 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    56f4:	df 93       	push	r29
    56f6:	cf 93       	push	r28
    56f8:	0f 92       	push	r0
    56fa:	cd b7       	in	r28, 0x3d	; 61
    56fc:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    56fe:	90 91 d1 03 	lds	r25, 0x03D1
    5702:	99 23       	and	r25, r25
    5704:	21 f4       	brne	.+8      	; 0x570e <mts310cb_Accelerometer_Power+0x1a>
    5706:	89 83       	std	Y+1, r24	; 0x01
    5708:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    570c:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    570e:	81 30       	cpi	r24, 0x01	; 1
    5710:	11 f4       	brne	.+4      	; 0x5716 <mts310cb_Accelerometer_Power+0x22>
    5712:	ac 9a       	sbi	0x15, 4	; 21
    5714:	01 c0       	rjmp	.+2      	; 0x5718 <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    5716:	ac 98       	cbi	0x15, 4	; 21
}
    5718:	0f 90       	pop	r0
    571a:	cf 91       	pop	r28
    571c:	df 91       	pop	r29
    571e:	08 95       	ret

00005720 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5720:	df 93       	push	r29
    5722:	cf 93       	push	r28
    5724:	0f 92       	push	r0
    5726:	cd b7       	in	r28, 0x3d	; 61
    5728:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    572a:	90 91 d1 03 	lds	r25, 0x03D1
    572e:	99 23       	and	r25, r25
    5730:	21 f4       	brne	.+8      	; 0x573a <mts310cb_Magnetometer_Power+0x1a>
    5732:	89 83       	std	Y+1, r24	; 0x01
    5734:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    5738:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    573a:	81 30       	cpi	r24, 0x01	; 1
    573c:	11 f4       	brne	.+4      	; 0x5742 <mts310cb_Magnetometer_Power+0x22>
    573e:	ad 9a       	sbi	0x15, 5	; 21
    5740:	01 c0       	rjmp	.+2      	; 0x5744 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    5742:	ad 98       	cbi	0x15, 5	; 21
}
    5744:	0f 90       	pop	r0
    5746:	cf 91       	pop	r28
    5748:	df 91       	pop	r29
    574a:	08 95       	ret

0000574c <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    574c:	1f 93       	push	r17
    574e:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5750:	80 91 d1 03 	lds	r24, 0x03D1
    5754:	88 23       	and	r24, r24
    5756:	11 f4       	brne	.+4      	; 0x575c <mts310cb_TemperatureSensor_Power+0x10>
    5758:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    575c:	80 e0       	ldi	r24, 0x00	; 0
    575e:	0e 94 ba 2b 	call	0x5774	; 0x5774 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5762:	11 30       	cpi	r17, 0x01	; 1
    5764:	19 f4       	brne	.+6      	; 0x576c <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    5766:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    5768:	a0 9a       	sbi	0x14, 0	; 20
    576a:	02 c0       	rjmp	.+4      	; 0x5770 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    576c:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    576e:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5770:	1f 91       	pop	r17
    5772:	08 95       	ret

00005774 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5774:	1f 93       	push	r17
    5776:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5778:	80 91 d1 03 	lds	r24, 0x03D1
    577c:	88 23       	and	r24, r24
    577e:	11 f4       	brne	.+4      	; 0x5784 <mts310cb_LightSensor_Power+0x10>
    5780:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    5784:	80 e0       	ldi	r24, 0x00	; 0
    5786:	0e 94 a6 2b 	call	0x574c	; 0x574c <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    578a:	11 30       	cpi	r17, 0x01	; 1
    578c:	19 f4       	brne	.+6      	; 0x5794 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    578e:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5790:	15 9a       	sbi	0x02, 5	; 2
    5792:	02 c0       	rjmp	.+4      	; 0x5798 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5794:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    5796:	15 98       	cbi	0x02, 5	; 2
	}
}
    5798:	1f 91       	pop	r17
    579a:	08 95       	ret

0000579c <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    579c:	df 93       	push	r29
    579e:	cf 93       	push	r28
    57a0:	0f 92       	push	r0
    57a2:	cd b7       	in	r28, 0x3d	; 61
    57a4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    57a6:	90 91 d1 03 	lds	r25, 0x03D1
    57aa:	99 23       	and	r25, r25
    57ac:	21 f4       	brne	.+8      	; 0x57b6 <mts310cb_Sounder_Power+0x1a>
    57ae:	89 83       	std	Y+1, r24	; 0x01
    57b0:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    57b4:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    57b6:	81 30       	cpi	r24, 0x01	; 1
    57b8:	11 f4       	brne	.+4      	; 0x57be <mts310cb_Sounder_Power+0x22>
    57ba:	aa 9a       	sbi	0x15, 2	; 21
    57bc:	01 c0       	rjmp	.+2      	; 0x57c0 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    57be:	aa 98       	cbi	0x15, 2	; 21
}
    57c0:	0f 90       	pop	r0
    57c2:	cf 91       	pop	r28
    57c4:	df 91       	pop	r29
    57c6:	08 95       	ret

000057c8 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    57c8:	df 93       	push	r29
    57ca:	cf 93       	push	r28
    57cc:	0f 92       	push	r0
    57ce:	cd b7       	in	r28, 0x3d	; 61
    57d0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    57d2:	90 91 d1 03 	lds	r25, 0x03D1
    57d6:	99 23       	and	r25, r25
    57d8:	21 f4       	brne	.+8      	; 0x57e2 <mts310cb_Microphone_Power+0x1a>
    57da:	89 83       	std	Y+1, r24	; 0x01
    57dc:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    57e0:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    57e2:	81 30       	cpi	r24, 0x01	; 1
    57e4:	11 f4       	brne	.+4      	; 0x57ea <mts310cb_Microphone_Power+0x22>
    57e6:	ab 9a       	sbi	0x15, 3	; 21
    57e8:	01 c0       	rjmp	.+2      	; 0x57ec <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    57ea:	ab 98       	cbi	0x15, 3	; 21
}
    57ec:	0f 90       	pop	r0
    57ee:	cf 91       	pop	r28
    57f0:	df 91       	pop	r29
    57f2:	08 95       	ret

000057f4 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    57f4:	df 93       	push	r29
    57f6:	cf 93       	push	r28
    57f8:	0f 92       	push	r0
    57fa:	cd b7       	in	r28, 0x3d	; 61
    57fc:	de b7       	in	r29, 0x3e	; 62
    57fe:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5800:	80 91 d1 03 	lds	r24, 0x03D1
    5804:	88 23       	and	r24, r24
    5806:	21 f4       	brne	.+8      	; 0x5810 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    5808:	49 83       	std	Y+1, r20	; 0x01
    580a:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    580e:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5810:	80 e0       	ldi	r24, 0x00	; 0
    5812:	61 e0       	ldi	r22, 0x01	; 1
    5814:	0e 94 cd 29 	call	0x539a	; 0x539a <ad5242_set>
}
    5818:	0f 90       	pop	r0
    581a:	cf 91       	pop	r28
    581c:	df 91       	pop	r29
    581e:	08 95       	ret

00005820 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5820:	df 93       	push	r29
    5822:	cf 93       	push	r28
    5824:	0f 92       	push	r0
    5826:	cd b7       	in	r28, 0x3d	; 61
    5828:	de b7       	in	r29, 0x3e	; 62
    582a:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    582c:	80 91 d1 03 	lds	r24, 0x03D1
    5830:	88 23       	and	r24, r24
    5832:	21 f4       	brne	.+8      	; 0x583c <mts310cb_Magnetometer_y_SetOffset+0x1c>
    5834:	49 83       	std	Y+1, r20	; 0x01
    5836:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    583a:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    583c:	80 e0       	ldi	r24, 0x00	; 0
    583e:	62 e0       	ldi	r22, 0x02	; 2
    5840:	0e 94 cd 29 	call	0x539a	; 0x539a <ad5242_set>
}
    5844:	0f 90       	pop	r0
    5846:	cf 91       	pop	r28
    5848:	df 91       	pop	r29
    584a:	08 95       	ret

0000584c <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    584c:	df 93       	push	r29
    584e:	cf 93       	push	r28
    5850:	0f 92       	push	r0
    5852:	cd b7       	in	r28, 0x3d	; 61
    5854:	de b7       	in	r29, 0x3e	; 62
    5856:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5858:	80 91 d1 03 	lds	r24, 0x03D1
    585c:	88 23       	and	r24, r24
    585e:	21 f4       	brne	.+8      	; 0x5868 <mts310cb_Microphone_SetGain+0x1c>
    5860:	49 83       	std	Y+1, r20	; 0x01
    5862:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    5866:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    5868:	81 e0       	ldi	r24, 0x01	; 1
    586a:	61 e0       	ldi	r22, 0x01	; 1
    586c:	0e 94 cd 29 	call	0x539a	; 0x539a <ad5242_set>
}
    5870:	0f 90       	pop	r0
    5872:	cf 91       	pop	r28
    5874:	df 91       	pop	r29
    5876:	08 95       	ret

00005878 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    5878:	df 93       	push	r29
    587a:	cf 93       	push	r28
    587c:	0f 92       	push	r0
    587e:	cd b7       	in	r28, 0x3d	; 61
    5880:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5882:	90 91 d1 03 	lds	r25, 0x03D1
    5886:	99 23       	and	r25, r25
    5888:	21 f4       	brne	.+8      	; 0x5892 <mts310cb_Microphone_SetMode+0x1a>
    588a:	89 83       	std	Y+1, r24	; 0x01
    588c:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
    5890:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5892:	88 23       	and	r24, r24
    5894:	11 f4       	brne	.+4      	; 0x589a <mts310cb_Microphone_SetMode+0x22>
    5896:	ae 9a       	sbi	0x15, 6	; 21
    5898:	03 c0       	rjmp	.+6      	; 0x58a0 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    589a:	81 30       	cpi	r24, 0x01	; 1
    589c:	09 f4       	brne	.+2      	; 0x58a0 <mts310cb_Microphone_SetMode+0x28>
    589e:	ae 98       	cbi	0x15, 6	; 21
}
    58a0:	0f 90       	pop	r0
    58a2:	cf 91       	pop	r28
    58a4:	df 91       	pop	r29
    58a6:	08 95       	ret

000058a8 <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    58a8:	80 91 d1 03 	lds	r24, 0x03D1
    58ac:	88 23       	and	r24, r24
    58ae:	11 f4       	brne	.+4      	; 0x58b4 <mts310cb_LightSensor_GetCounts+0xc>
    58b0:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    58b4:	81 e0       	ldi	r24, 0x01	; 1
    58b6:	0e 94 ba 2b 	call	0x5774	; 0x5774 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    58ba:	81 e0       	ldi	r24, 0x01	; 1
    58bc:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    58c0:	08 95       	ret

000058c2 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    58c2:	80 91 d1 03 	lds	r24, 0x03D1
    58c6:	88 23       	and	r24, r24
    58c8:	11 f4       	brne	.+4      	; 0x58ce <mts310cb_TemperatureSensor_GetCounts+0xc>
    58ca:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    58ce:	81 e0       	ldi	r24, 0x01	; 1
    58d0:	0e 94 a6 2b 	call	0x574c	; 0x574c <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    58d4:	81 e0       	ldi	r24, 0x01	; 1
    58d6:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    58da:	08 95       	ret

000058dc <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    58dc:	80 91 d1 03 	lds	r24, 0x03D1
    58e0:	88 23       	and	r24, r24
    58e2:	11 f4       	brne	.+4      	; 0x58e8 <mts310cb_Microphone_GetCounts+0xc>
    58e4:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	return adc_GetChannel(2);
    58e8:	82 e0       	ldi	r24, 0x02	; 2
    58ea:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    58ee:	08 95       	ret

000058f0 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    58f0:	80 91 d1 03 	lds	r24, 0x03D1
    58f4:	88 23       	and	r24, r24
    58f6:	11 f4       	brne	.+4      	; 0x58fc <mts310cb_Accelerometer_x_GetCounts+0xc>
    58f8:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	return adc_GetChannel(3);
    58fc:	83 e0       	ldi	r24, 0x03	; 3
    58fe:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    5902:	08 95       	ret

00005904 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    5904:	80 91 d1 03 	lds	r24, 0x03D1
    5908:	88 23       	and	r24, r24
    590a:	11 f4       	brne	.+4      	; 0x5910 <mts310cb_Accelerometer_y_GetCounts+0xc>
    590c:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	return adc_GetChannel(4);
    5910:	84 e0       	ldi	r24, 0x04	; 4
    5912:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    5916:	08 95       	ret

00005918 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    5918:	80 91 d1 03 	lds	r24, 0x03D1
    591c:	88 23       	and	r24, r24
    591e:	11 f4       	brne	.+4      	; 0x5924 <mts310cb_Magnetometer_x_GetCounts+0xc>
    5920:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	return adc_GetChannel(5);
    5924:	85 e0       	ldi	r24, 0x05	; 5
    5926:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    592a:	08 95       	ret

0000592c <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    592c:	80 91 d1 03 	lds	r24, 0x03D1
    5930:	88 23       	and	r24, r24
    5932:	11 f4       	brne	.+4      	; 0x5938 <mts310cb_Magnetometer_y_GetCounts+0xc>
    5934:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <mts310cb_init>
	return adc_GetChannel(6);
    5938:	86 e0       	ldi	r24, 0x06	; 6
    593a:	0e 94 03 2a 	call	0x5406	; 0x5406 <adc_GetChannel>
}
    593e:	08 95       	ret

00005940 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5940:	89 e9       	ldi	r24, 0x99	; 153
    5942:	93 e0       	ldi	r25, 0x03	; 3
    5944:	01 97       	sbiw	r24, 0x01	; 1
    5946:	f1 f7       	brne	.-4      	; 0x5944 <Maxim_1Wire_ResetPulse+0x4>
    5948:	00 c0       	rjmp	.+0      	; 0x594a <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    594a:	dc 98       	cbi	0x1b, 4	; 27
    594c:	d4 9a       	sbi	0x1a, 4	; 26
    594e:	89 e9       	ldi	r24, 0x99	; 153
    5950:	93 e0       	ldi	r25, 0x03	; 3
    5952:	01 97       	sbiw	r24, 0x01	; 1
    5954:	f1 f7       	brne	.-4      	; 0x5952 <Maxim_1Wire_ResetPulse+0x12>
    5956:	00 c0       	rjmp	.+0      	; 0x5958 <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    5958:	d4 98       	cbi	0x1a, 4	; 26
    595a:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    595c:	cc 9b       	sbis	0x19, 4	; 25
    595e:	fe cf       	rjmp	.-4      	; 0x595c <Maxim_1Wire_ResetPulse+0x1c>
    5960:	80 e0       	ldi	r24, 0x00	; 0
    5962:	07 c0       	rjmp	.+14     	; 0x5972 <Maxim_1Wire_ResetPulse+0x32>
    5964:	91 e3       	ldi	r25, 0x31	; 49
    5966:	9a 95       	dec	r25
    5968:	f1 f7       	brne	.-4      	; 0x5966 <Maxim_1Wire_ResetPulse+0x26>
    596a:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    596c:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    596e:	8f 31       	cpi	r24, 0x1F	; 31
    5970:	49 f0       	breq	.+18     	; 0x5984 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5972:	cc 99       	sbic	0x19, 4	; 25
    5974:	f7 cf       	rjmp	.-18     	; 0x5964 <Maxim_1Wire_ResetPulse+0x24>
    5976:	89 e9       	ldi	r24, 0x99	; 153
    5978:	93 e0       	ldi	r25, 0x03	; 3
    597a:	01 97       	sbiw	r24, 0x01	; 1
    597c:	f1 f7       	brne	.-4      	; 0x597a <Maxim_1Wire_ResetPulse+0x3a>
    597e:	00 c0       	rjmp	.+0      	; 0x5980 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    5980:	80 e0       	ldi	r24, 0x00	; 0
    5982:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5984:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    5986:	08 95       	ret

00005988 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    5988:	88 23       	and	r24, r24
    598a:	61 f4       	brne	.+24     	; 0x59a4 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    598c:	dc 98       	cbi	0x1b, 4	; 27
    598e:	d4 9a       	sbi	0x1a, 4	; 26
    5990:	84 ec       	ldi	r24, 0xC4	; 196
    5992:	8a 95       	dec	r24
    5994:	f1 f7       	brne	.-4      	; 0x5992 <Maxim_1Wire_WriteBit+0xa>
    5996:	00 c0       	rjmp	.+0      	; 0x5998 <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    5998:	d4 98       	cbi	0x1a, 4	; 26
    599a:	dc 9a       	sbi	0x1b, 4	; 27
    599c:	81 e3       	ldi	r24, 0x31	; 49
    599e:	8a 95       	dec	r24
    59a0:	f1 f7       	brne	.-4      	; 0x599e <Maxim_1Wire_WriteBit+0x16>
    59a2:	0b c0       	rjmp	.+22     	; 0x59ba <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    59a4:	dc 98       	cbi	0x1b, 4	; 27
    59a6:	d4 9a       	sbi	0x1a, 4	; 26
    59a8:	88 e1       	ldi	r24, 0x18	; 24
    59aa:	8a 95       	dec	r24
    59ac:	f1 f7       	brne	.-4      	; 0x59aa <Maxim_1Wire_WriteBit+0x22>
    59ae:	00 c0       	rjmp	.+0      	; 0x59b0 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    59b0:	d4 98       	cbi	0x1a, 4	; 26
    59b2:	dc 9a       	sbi	0x1b, 4	; 27
    59b4:	8d ed       	ldi	r24, 0xDD	; 221
    59b6:	8a 95       	dec	r24
    59b8:	f1 f7       	brne	.-4      	; 0x59b6 <Maxim_1Wire_WriteBit+0x2e>
    59ba:	00 00       	nop
    59bc:	08 95       	ret

000059be <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    59be:	dc 98       	cbi	0x1b, 4	; 27
    59c0:	d4 9a       	sbi	0x1a, 4	; 26
    59c2:	82 e0       	ldi	r24, 0x02	; 2
    59c4:	8a 95       	dec	r24
    59c6:	f1 f7       	brne	.-4      	; 0x59c4 <Maxim_1Wire_ReadBit+0x6>
    59c8:	00 c0       	rjmp	.+0      	; 0x59ca <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    59ca:	d4 98       	cbi	0x1a, 4	; 26
    59cc:	dc 9a       	sbi	0x1b, 4	; 27
    59ce:	96 e1       	ldi	r25, 0x16	; 22
    59d0:	9a 95       	dec	r25
    59d2:	f1 f7       	brne	.-4      	; 0x59d0 <Maxim_1Wire_ReadBit+0x12>
    59d4:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    59d6:	89 b3       	in	r24, 0x19	; 25
    59d8:	94 ec       	ldi	r25, 0xC4	; 196
    59da:	9a 95       	dec	r25
    59dc:	f1 f7       	brne	.-4      	; 0x59da <Maxim_1Wire_ReadBit+0x1c>
    59de:	00 c0       	rjmp	.+0      	; 0x59e0 <Maxim_1Wire_ReadBit+0x22>
    59e0:	90 e0       	ldi	r25, 0x00	; 0
    59e2:	80 71       	andi	r24, 0x10	; 16
    59e4:	90 70       	andi	r25, 0x00	; 0
    59e6:	24 e0       	ldi	r18, 0x04	; 4
    59e8:	95 95       	asr	r25
    59ea:	87 95       	ror	r24
    59ec:	2a 95       	dec	r18
    59ee:	e1 f7       	brne	.-8      	; 0x59e8 <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    59f0:	08 95       	ret

000059f2 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    59f2:	ff 92       	push	r15
    59f4:	0f 93       	push	r16
    59f6:	1f 93       	push	r17
    59f8:	cf 93       	push	r28
    59fa:	df 93       	push	r29
    59fc:	f8 2e       	mov	r15, r24
    59fe:	c0 e0       	ldi	r28, 0x00	; 0
    5a00:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5a02:	01 e0       	ldi	r16, 0x01	; 1
    5a04:	10 e0       	ldi	r17, 0x00	; 0
    5a06:	98 01       	movw	r18, r16
    5a08:	0c 2e       	mov	r0, r28
    5a0a:	02 c0       	rjmp	.+4      	; 0x5a10 <Maxim_1Wire_WriteByte+0x1e>
    5a0c:	22 0f       	add	r18, r18
    5a0e:	33 1f       	adc	r19, r19
    5a10:	0a 94       	dec	r0
    5a12:	e2 f7       	brpl	.-8      	; 0x5a0c <Maxim_1Wire_WriteByte+0x1a>
    5a14:	8f 2d       	mov	r24, r15
    5a16:	82 23       	and	r24, r18
    5a18:	0e 94 c4 2c 	call	0x5988	; 0x5988 <Maxim_1Wire_WriteBit>
    5a1c:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5a1e:	c8 30       	cpi	r28, 0x08	; 8
    5a20:	d1 05       	cpc	r29, r1
    5a22:	89 f7       	brne	.-30     	; 0x5a06 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    5a24:	df 91       	pop	r29
    5a26:	cf 91       	pop	r28
    5a28:	1f 91       	pop	r17
    5a2a:	0f 91       	pop	r16
    5a2c:	ff 90       	pop	r15
    5a2e:	08 95       	ret

00005a30 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5a30:	1f 93       	push	r17
    5a32:	cf 93       	push	r28
    5a34:	df 93       	push	r29
    5a36:	c0 e0       	ldi	r28, 0x00	; 0
    5a38:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    5a3a:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    5a3c:	0e 94 df 2c 	call	0x59be	; 0x59be <Maxim_1Wire_ReadBit>
    5a40:	28 2f       	mov	r18, r24
    5a42:	30 e0       	ldi	r19, 0x00	; 0
    5a44:	0c 2e       	mov	r0, r28
    5a46:	02 c0       	rjmp	.+4      	; 0x5a4c <Maxim_1Wire_ReadByte+0x1c>
    5a48:	22 0f       	add	r18, r18
    5a4a:	33 1f       	adc	r19, r19
    5a4c:	0a 94       	dec	r0
    5a4e:	e2 f7       	brpl	.-8      	; 0x5a48 <Maxim_1Wire_ReadByte+0x18>
    5a50:	12 2b       	or	r17, r18
    5a52:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5a54:	c8 30       	cpi	r28, 0x08	; 8
    5a56:	d1 05       	cpc	r29, r1
    5a58:	89 f7       	brne	.-30     	; 0x5a3c <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    5a5a:	81 2f       	mov	r24, r17
    5a5c:	df 91       	pop	r29
    5a5e:	cf 91       	pop	r28
    5a60:	1f 91       	pop	r17
    5a62:	08 95       	ret

00005a64 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    5a64:	8f e0       	ldi	r24, 0x0F	; 15
    5a66:	0e 94 f9 2c 	call	0x59f2	; 0x59f2 <Maxim_1Wire_WriteByte>
}
    5a6a:	08 95       	ret

00005a6c <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    5a6c:	80 b5       	in	r24, 0x20	; 32
    5a6e:	8b 7f       	andi	r24, 0xFB	; 251
    5a70:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5a72:	d4 98       	cbi	0x1a, 4	; 26
    5a74:	dc 9a       	sbi	0x1b, 4	; 27
    5a76:	86 ef       	ldi	r24, 0xF6	; 246
    5a78:	8a 95       	dec	r24
    5a7a:	f1 f7       	brne	.-4      	; 0x5a78 <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    5a7c:	08 95       	ret

00005a7e <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    5a7e:	ef 92       	push	r14
    5a80:	ff 92       	push	r15
    5a82:	0f 93       	push	r16
    5a84:	1f 93       	push	r17
    5a86:	df 93       	push	r29
    5a88:	cf 93       	push	r28
    5a8a:	00 d0       	rcall	.+0      	; 0x5a8c <DS2401_getSerialNumber+0xe>
    5a8c:	00 d0       	rcall	.+0      	; 0x5a8e <DS2401_getSerialNumber+0x10>
    5a8e:	cd b7       	in	r28, 0x3d	; 61
    5a90:	de b7       	in	r29, 0x3e	; 62
    5a92:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    5a94:	19 82       	std	Y+1, r1	; 0x01
    5a96:	1a 82       	std	Y+2, r1	; 0x02
    5a98:	1b 82       	std	Y+3, r1	; 0x03
    5a9a:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    5a9c:	0e 94 a0 2c 	call	0x5940	; 0x5940 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    5aa0:	88 23       	and	r24, r24
    5aa2:	39 f0       	breq	.+14     	; 0x5ab2 <DS2401_getSerialNumber+0x34>
    5aa4:	28 2f       	mov	r18, r24
    5aa6:	33 27       	eor	r19, r19
    5aa8:	27 fd       	sbrc	r18, 7
    5aaa:	30 95       	com	r19
    5aac:	43 2f       	mov	r20, r19
    5aae:	53 2f       	mov	r21, r19
    5ab0:	27 c0       	rjmp	.+78     	; 0x5b00 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    5ab2:	0e 94 32 2d 	call	0x5a64	; 0x5a64 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    5ab6:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    5aba:	81 30       	cpi	r24, 0x01	; 1
    5abc:	19 f0       	breq	.+6      	; 0x5ac4 <DS2401_getSerialNumber+0x46>
    5abe:	8e ef       	ldi	r24, 0xFE	; 254
    5ac0:	f7 01       	movw	r30, r14
    5ac2:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5ac4:	8e 01       	movw	r16, r28
    5ac6:	0f 5f       	subi	r16, 0xFF	; 255
    5ac8:	1f 4f       	sbci	r17, 0xFF	; 255
    5aca:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    5ace:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5ad0:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    5ad4:	f8 01       	movw	r30, r16
    5ad6:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    5ad8:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    5adc:	f8 01       	movw	r30, r16
    5ade:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5ae0:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    5ae4:	f8 01       	movw	r30, r16
    5ae6:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    5ae8:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    5aec:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5af0:	0e 94 18 2d 	call	0x5a30	; 0x5a30 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5af4:	f7 01       	movw	r30, r14
    5af6:	10 82       	st	Z, r1
    return serialNumber;
    5af8:	29 81       	ldd	r18, Y+1	; 0x01
    5afa:	3a 81       	ldd	r19, Y+2	; 0x02
    5afc:	4b 81       	ldd	r20, Y+3	; 0x03
    5afe:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5b00:	b9 01       	movw	r22, r18
    5b02:	ca 01       	movw	r24, r20
    5b04:	0f 90       	pop	r0
    5b06:	0f 90       	pop	r0
    5b08:	0f 90       	pop	r0
    5b0a:	0f 90       	pop	r0
    5b0c:	cf 91       	pop	r28
    5b0e:	df 91       	pop	r29
    5b10:	1f 91       	pop	r17
    5b12:	0f 91       	pop	r16
    5b14:	ff 90       	pop	r15
    5b16:	ef 90       	pop	r14
    5b18:	08 95       	ret

00005b1a <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    5b1a:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5b1c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5b1e:	87 ff       	sbrs	r24, 7
    5b20:	02 c0       	rjmp	.+4      	; 0x5b26 <DOGM128_6_usart1_sendByte+0xc>
    5b22:	93 9a       	sbi	0x12, 3	; 18
    5b24:	01 c0       	rjmp	.+2      	; 0x5b28 <DOGM128_6_usart1_sendByte+0xe>
    5b26:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b28:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b2a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    5b2c:	86 ff       	sbrs	r24, 6
    5b2e:	02 c0       	rjmp	.+4      	; 0x5b34 <DOGM128_6_usart1_sendByte+0x1a>
    5b30:	93 9a       	sbi	0x12, 3	; 18
    5b32:	01 c0       	rjmp	.+2      	; 0x5b36 <DOGM128_6_usart1_sendByte+0x1c>
    5b34:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b36:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b38:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    5b3a:	85 ff       	sbrs	r24, 5
    5b3c:	02 c0       	rjmp	.+4      	; 0x5b42 <DOGM128_6_usart1_sendByte+0x28>
    5b3e:	93 9a       	sbi	0x12, 3	; 18
    5b40:	01 c0       	rjmp	.+2      	; 0x5b44 <DOGM128_6_usart1_sendByte+0x2a>
    5b42:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b44:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b46:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    5b48:	84 ff       	sbrs	r24, 4
    5b4a:	02 c0       	rjmp	.+4      	; 0x5b50 <DOGM128_6_usart1_sendByte+0x36>
    5b4c:	93 9a       	sbi	0x12, 3	; 18
    5b4e:	01 c0       	rjmp	.+2      	; 0x5b52 <DOGM128_6_usart1_sendByte+0x38>
    5b50:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b52:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b54:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    5b56:	83 ff       	sbrs	r24, 3
    5b58:	02 c0       	rjmp	.+4      	; 0x5b5e <DOGM128_6_usart1_sendByte+0x44>
    5b5a:	93 9a       	sbi	0x12, 3	; 18
    5b5c:	01 c0       	rjmp	.+2      	; 0x5b60 <DOGM128_6_usart1_sendByte+0x46>
    5b5e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b60:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b62:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    5b64:	82 ff       	sbrs	r24, 2
    5b66:	02 c0       	rjmp	.+4      	; 0x5b6c <DOGM128_6_usart1_sendByte+0x52>
    5b68:	93 9a       	sbi	0x12, 3	; 18
    5b6a:	01 c0       	rjmp	.+2      	; 0x5b6e <DOGM128_6_usart1_sendByte+0x54>
    5b6c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b6e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b70:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5b72:	81 ff       	sbrs	r24, 1
    5b74:	02 c0       	rjmp	.+4      	; 0x5b7a <DOGM128_6_usart1_sendByte+0x60>
    5b76:	93 9a       	sbi	0x12, 3	; 18
    5b78:	01 c0       	rjmp	.+2      	; 0x5b7c <DOGM128_6_usart1_sendByte+0x62>
    5b7a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b7c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5b7e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    5b80:	80 ff       	sbrs	r24, 0
    5b82:	02 c0       	rjmp	.+4      	; 0x5b88 <DOGM128_6_usart1_sendByte+0x6e>
    5b84:	93 9a       	sbi	0x12, 3	; 18
    5b86:	01 c0       	rjmp	.+2      	; 0x5b8a <DOGM128_6_usart1_sendByte+0x70>
    5b88:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5b8a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    5b8c:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    5b8e:	aa 9a       	sbi	0x15, 2	; 21
}
    5b90:	08 95       	ret

00005b92 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5b92:	df 93       	push	r29
    5b94:	cf 93       	push	r28
    5b96:	00 d0       	rcall	.+0      	; 0x5b98 <DOGM128_6_clear_display+0x6>
    5b98:	0f 92       	push	r0
    5b9a:	cd b7       	in	r28, 0x3d	; 61
    5b9c:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    5b9e:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    5ba0:	19 82       	std	Y+1, r1	; 0x01
    5ba2:	1f c0       	rjmp	.+62     	; 0x5be2 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5ba4:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    5ba6:	89 81       	ldd	r24, Y+1	; 0x01
    5ba8:	80 55       	subi	r24, 0x50	; 80
    5baa:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    5bae:	80 e1       	ldi	r24, 0x10	; 16
    5bb0:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    5bb4:	80 e0       	ldi	r24, 0x00	; 0
    5bb6:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
    DisA0high;
    5bba:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    5bbc:	1b 82       	std	Y+3, r1	; 0x03
    5bbe:	1a 82       	std	Y+2, r1	; 0x02
    5bc0:	08 c0       	rjmp	.+16     	; 0x5bd2 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5bc2:	80 e0       	ldi	r24, 0x00	; 0
    5bc4:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    5bc8:	8a 81       	ldd	r24, Y+2	; 0x02
    5bca:	9b 81       	ldd	r25, Y+3	; 0x03
    5bcc:	01 96       	adiw	r24, 0x01	; 1
    5bce:	9b 83       	std	Y+3, r25	; 0x03
    5bd0:	8a 83       	std	Y+2, r24	; 0x02
    5bd2:	8a 81       	ldd	r24, Y+2	; 0x02
    5bd4:	9b 81       	ldd	r25, Y+3	; 0x03
    5bd6:	80 38       	cpi	r24, 0x80	; 128
    5bd8:	91 05       	cpc	r25, r1
    5bda:	9c f3       	brlt	.-26     	; 0x5bc2 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    5bdc:	89 81       	ldd	r24, Y+1	; 0x01
    5bde:	8f 5f       	subi	r24, 0xFF	; 255
    5be0:	89 83       	std	Y+1, r24	; 0x01
    5be2:	89 81       	ldd	r24, Y+1	; 0x01
    5be4:	88 30       	cpi	r24, 0x08	; 8
    5be6:	f0 f2       	brcs	.-68     	; 0x5ba4 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    5be8:	0f 90       	pop	r0
    5bea:	0f 90       	pop	r0
    5bec:	0f 90       	pop	r0
    5bee:	cf 91       	pop	r28
    5bf0:	df 91       	pop	r29
    5bf2:	08 95       	ret

00005bf4 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5bf4:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    5bf6:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    5bf8:	85 b3       	in	r24, 0x15	; 21
    5bfa:	87 60       	ori	r24, 0x07	; 7
    5bfc:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5bfe:	84 b3       	in	r24, 0x14	; 20
    5c00:	87 60       	ori	r24, 0x07	; 7
    5c02:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5c04:	81 b3       	in	r24, 0x11	; 17
    5c06:	88 62       	ori	r24, 0x28	; 40
    5c08:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    5c0a:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5c0c:	88 e7       	ldi	r24, 0x78	; 120
    5c0e:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5c10:	84 b3       	in	r24, 0x14	; 20
    5c12:	87 78       	andi	r24, 0x87	; 135
    5c14:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    5c16:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    5c18:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5c1a:	8f ef       	ldi	r24, 0xFF	; 255
    5c1c:	9f e3       	ldi	r25, 0x3F	; 63
    5c1e:	a2 e0       	ldi	r26, 0x02	; 2
    5c20:	81 50       	subi	r24, 0x01	; 1
    5c22:	90 40       	sbci	r25, 0x00	; 0
    5c24:	a0 40       	sbci	r26, 0x00	; 0
    5c26:	e1 f7       	brne	.-8      	; 0x5c20 <DOGM128_6_display_init+0x2c>
    5c28:	00 c0       	rjmp	.+0      	; 0x5c2a <DOGM128_6_display_init+0x36>
    5c2a:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    5c2c:	a9 9a       	sbi	0x15, 1	; 21
    5c2e:	8f ef       	ldi	r24, 0xFF	; 255
    5c30:	9f e3       	ldi	r25, 0x3F	; 63
    5c32:	a2 e0       	ldi	r26, 0x02	; 2
    5c34:	81 50       	subi	r24, 0x01	; 1
    5c36:	90 40       	sbci	r25, 0x00	; 0
    5c38:	a0 40       	sbci	r26, 0x00	; 0
    5c3a:	e1 f7       	brne	.-8      	; 0x5c34 <DOGM128_6_display_init+0x40>
    5c3c:	00 c0       	rjmp	.+0      	; 0x5c3e <DOGM128_6_display_init+0x4a>
    5c3e:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5c40:	80 e4       	ldi	r24, 0x40	; 64
    5c42:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    5c46:	81 ea       	ldi	r24, 0xA1	; 161
    5c48:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    5c4c:	80 ec       	ldi	r24, 0xC0	; 192
    5c4e:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5c52:	86 ea       	ldi	r24, 0xA6	; 166
    5c54:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    5c58:	82 ea       	ldi	r24, 0xA2	; 162
    5c5a:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    5c5e:	8f e2       	ldi	r24, 0x2F	; 47
    5c60:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    5c64:	88 ef       	ldi	r24, 0xF8	; 248
    5c66:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    5c6a:	80 e0       	ldi	r24, 0x00	; 0
    5c6c:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    5c70:	87 e2       	ldi	r24, 0x27	; 39
    5c72:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    5c76:	81 e8       	ldi	r24, 0x81	; 129
    5c78:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    5c7c:	80 e1       	ldi	r24, 0x10	; 16
    5c7e:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    5c82:	8c ea       	ldi	r24, 0xAC	; 172
    5c84:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    5c88:	80 e0       	ldi	r24, 0x00	; 0
    5c8a:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    5c8e:	8f ea       	ldi	r24, 0xAF	; 175
    5c90:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    5c94:	0e 94 c9 2d 	call	0x5b92	; 0x5b92 <DOGM128_6_clear_display>
}
    5c98:	08 95       	ret

00005c9a <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    5c9a:	81 30       	cpi	r24, 0x01	; 1
    5c9c:	11 f4       	brne	.+4      	; 0x5ca2 <DOGM128_6_display_backlight+0x8>
    5c9e:	c4 9a       	sbi	0x18, 4	; 24
    5ca0:	08 95       	ret
	else DisBLIGHToff;
    5ca2:	c4 98       	cbi	0x18, 4	; 24
    5ca4:	08 95       	ret

00005ca6 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    5ca6:	ef 92       	push	r14
    5ca8:	ff 92       	push	r15
    5caa:	0f 93       	push	r16
    5cac:	1f 93       	push	r17
    5cae:	df 93       	push	r29
    5cb0:	cf 93       	push	r28
    5cb2:	0f 92       	push	r0
    5cb4:	cd b7       	in	r28, 0x3d	; 61
    5cb6:	de b7       	in	r29, 0x3e	; 62
    5cb8:	08 2f       	mov	r16, r24
    5cba:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    5cbc:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    5cbe:	84 2f       	mov	r24, r20
    5cc0:	80 55       	subi	r24, 0x50	; 80
    5cc2:	99 83       	std	Y+1, r25	; 0x01
    5cc4:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    5cc8:	81 2f       	mov	r24, r17
    5cca:	82 95       	swap	r24
    5ccc:	8f 70       	andi	r24, 0x0F	; 15
    5cce:	80 61       	ori	r24, 0x10	; 16
    5cd0:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5cd4:	81 2f       	mov	r24, r17
    5cd6:	8f 70       	andi	r24, 0x0F	; 15
    5cd8:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>

	DisA0high;
    5cdc:	a8 9a       	sbi	0x15, 0	; 21
    5cde:	99 81       	ldd	r25, Y+1	; 0x01
    5ce0:	60 2f       	mov	r22, r16
    5ce2:	79 2f       	mov	r23, r25
    5ce4:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    5ce6:	1a c0       	rjmp	.+52     	; 0x5d1c <DOGM128_6_LCD_print+0x76>
    5ce8:	00 e0       	ldi	r16, 0x00	; 0
    5cea:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    5cec:	d7 01       	movw	r26, r14
    5cee:	ec 91       	ld	r30, X
    5cf0:	b5 e0       	ldi	r27, 0x05	; 5
    5cf2:	eb 9f       	mul	r30, r27
    5cf4:	f0 01       	movw	r30, r0
    5cf6:	11 24       	eor	r1, r1
    5cf8:	e0 0f       	add	r30, r16
    5cfa:	f1 1f       	adc	r31, r17
    5cfc:	e0 57       	subi	r30, 0x70	; 112
    5cfe:	fc 4f       	sbci	r31, 0xFC	; 252
    5d00:	84 91       	lpm	r24, Z+
    5d02:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5d06:	0f 5f       	subi	r16, 0xFF	; 255
    5d08:	1f 4f       	sbci	r17, 0xFF	; 255
    5d0a:	05 30       	cpi	r16, 0x05	; 5
    5d0c:	11 05       	cpc	r17, r1
    5d0e:	71 f7       	brne	.-36     	; 0x5cec <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5d10:	80 e0       	ldi	r24, 0x00	; 0
    5d12:	0e 94 8d 2d 	call	0x5b1a	; 0x5b1a <DOGM128_6_usart1_sendByte>
    5d16:	08 94       	sec
    5d18:	e1 1c       	adc	r14, r1
    5d1a:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5d1c:	f7 01       	movw	r30, r14
    5d1e:	80 81       	ld	r24, Z
    5d20:	88 23       	and	r24, r24
    5d22:	11 f7       	brne	.-60     	; 0x5ce8 <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5d24:	0f 90       	pop	r0
    5d26:	cf 91       	pop	r28
    5d28:	df 91       	pop	r29
    5d2a:	1f 91       	pop	r17
    5d2c:	0f 91       	pop	r16
    5d2e:	ff 90       	pop	r15
    5d30:	ef 90       	pop	r14
    5d32:	08 95       	ret

00005d34 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5d34:	60 91 06 08 	lds	r22, 0x0806
    5d38:	70 91 07 08 	lds	r23, 0x0807
    5d3c:	90 e0       	ldi	r25, 0x00	; 0
    5d3e:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
}
    5d42:	08 95       	ret

00005d44 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5d44:	80 e0       	ldi	r24, 0x00	; 0
    5d46:	0e 94 9d 10 	call	0x213a	; 0x213a <nrk_uart_data_ready>
    5d4a:	88 23       	and	r24, r24
    5d4c:	49 f0       	breq	.+18     	; 0x5d60 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    5d4e:	80 91 04 08 	lds	r24, 0x0804
    5d52:	90 91 05 08 	lds	r25, 0x0805
    5d56:	0e 94 ef 44 	call	0x89de	; 0x89de <fgetc>
    5d5a:	28 2f       	mov	r18, r24
    5d5c:	30 e0       	ldi	r19, 0x00	; 0
    5d5e:	02 c0       	rjmp	.+4      	; 0x5d64 <USART0_getchar+0x20>
	else return -1;
    5d60:	2f ef       	ldi	r18, 0xFF	; 255
    5d62:	3f ef       	ldi	r19, 0xFF	; 255
}
    5d64:	c9 01       	movw	r24, r18
    5d66:	08 95       	ret

00005d68 <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    5d68:	bf 92       	push	r11
    5d6a:	cf 92       	push	r12
    5d6c:	df 92       	push	r13
    5d6e:	ef 92       	push	r14
    5d70:	ff 92       	push	r15
    5d72:	0f 93       	push	r16
    5d74:	1f 93       	push	r17
    5d76:	df 93       	push	r29
    5d78:	cf 93       	push	r28
    5d7a:	00 d0       	rcall	.+0      	; 0x5d7c <eDIP240_7_Display_send_packet+0x14>
    5d7c:	00 d0       	rcall	.+0      	; 0x5d7e <eDIP240_7_Display_send_packet+0x16>
    5d7e:	0f 92       	push	r0
    5d80:	cd b7       	in	r28, 0x3d	; 61
    5d82:	de b7       	in	r29, 0x3e	; 62
    5d84:	d8 2e       	mov	r13, r24
    5d86:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    5d88:	20 ea       	ldi	r18, 0xA0	; 160
    5d8a:	36 e8       	ldi	r19, 0x86	; 134
    5d8c:	41 e0       	ldi	r20, 0x01	; 1
    5d8e:	50 e0       	ldi	r21, 0x00	; 0
    5d90:	29 83       	std	Y+1, r18	; 0x01
    5d92:	3a 83       	std	Y+2, r19	; 0x02
    5d94:	4b 83       	std	Y+3, r20	; 0x03
    5d96:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    5d98:	81 e1       	ldi	r24, 0x11	; 17
    5d9a:	9d 83       	std	Y+5, r25	; 0x05
    5d9c:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    5da0:	8b 2d       	mov	r24, r11
    5da2:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 checksum = 0x11 + length;
    5da6:	81 e1       	ldi	r24, 0x11	; 17
    5da8:	c8 2e       	mov	r12, r24
    5daa:	cb 0c       	add	r12, r11
 while(i < length)
    5dac:	9d 81       	ldd	r25, Y+5	; 0x05
    5dae:	0d 2d       	mov	r16, r13
    5db0:	19 2f       	mov	r17, r25
    5db2:	09 c0       	rjmp	.+18     	; 0x5dc6 <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5db4:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    5db6:	f8 01       	movw	r30, r16
    5db8:	81 91       	ld	r24, Z+
    5dba:	8f 01       	movw	r16, r30
    5dbc:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
	checksum += data[i];
    5dc0:	f7 01       	movw	r30, r14
    5dc2:	80 81       	ld	r24, Z
    5dc4:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5dc6:	80 2f       	mov	r24, r16
    5dc8:	8d 19       	sub	r24, r13
    5dca:	8b 15       	cp	r24, r11
    5dcc:	98 f3       	brcs	.-26     	; 0x5db4 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5dce:	8c 2d       	mov	r24, r12
    5dd0:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5dd4:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    5dd8:	29 81       	ldd	r18, Y+1	; 0x01
    5dda:	3a 81       	ldd	r19, Y+2	; 0x02
    5ddc:	4b 81       	ldd	r20, Y+3	; 0x03
    5dde:	5c 81       	ldd	r21, Y+4	; 0x04
    5de0:	21 50       	subi	r18, 0x01	; 1
    5de2:	30 40       	sbci	r19, 0x00	; 0
    5de4:	40 40       	sbci	r20, 0x00	; 0
    5de6:	50 40       	sbci	r21, 0x00	; 0
    5de8:	29 83       	std	Y+1, r18	; 0x01
    5dea:	3a 83       	std	Y+2, r19	; 0x02
    5dec:	4b 83       	std	Y+3, r20	; 0x03
    5dee:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5df0:	86 30       	cpi	r24, 0x06	; 6
    5df2:	51 f0       	breq	.+20     	; 0x5e08 <eDIP240_7_Display_send_packet+0xa0>
    5df4:	89 81       	ldd	r24, Y+1	; 0x01
    5df6:	9a 81       	ldd	r25, Y+2	; 0x02
    5df8:	ab 81       	ldd	r26, Y+3	; 0x03
    5dfa:	bc 81       	ldd	r27, Y+4	; 0x04
    5dfc:	00 97       	sbiw	r24, 0x00	; 0
    5dfe:	a1 05       	cpc	r26, r1
    5e00:	b1 05       	cpc	r27, r1
    5e02:	41 f7       	brne	.-48     	; 0x5dd4 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5e04:	8f ef       	ldi	r24, 0xFF	; 255
    5e06:	01 c0       	rjmp	.+2      	; 0x5e0a <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    5e08:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5e0a:	0f 90       	pop	r0
    5e0c:	0f 90       	pop	r0
    5e0e:	0f 90       	pop	r0
    5e10:	0f 90       	pop	r0
    5e12:	0f 90       	pop	r0
    5e14:	cf 91       	pop	r28
    5e16:	df 91       	pop	r29
    5e18:	1f 91       	pop	r17
    5e1a:	0f 91       	pop	r16
    5e1c:	ff 90       	pop	r15
    5e1e:	ef 90       	pop	r14
    5e20:	df 90       	pop	r13
    5e22:	cf 90       	pop	r12
    5e24:	bf 90       	pop	r11
    5e26:	08 95       	ret

00005e28 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    5e28:	cf 92       	push	r12
    5e2a:	df 92       	push	r13
    5e2c:	ef 92       	push	r14
    5e2e:	ff 92       	push	r15
    5e30:	0f 93       	push	r16
    5e32:	1f 93       	push	r17
    5e34:	df 93       	push	r29
    5e36:	cf 93       	push	r28
    5e38:	00 d0       	rcall	.+0      	; 0x5e3a <eDIP240_7_Display_get_buffer+0x12>
    5e3a:	00 d0       	rcall	.+0      	; 0x5e3c <eDIP240_7_Display_get_buffer+0x14>
    5e3c:	cd b7       	in	r28, 0x3d	; 61
    5e3e:	de b7       	in	r29, 0x3e	; 62
    5e40:	f8 2e       	mov	r15, r24
    5e42:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5e44:	20 ea       	ldi	r18, 0xA0	; 160
    5e46:	36 e8       	ldi	r19, 0x86	; 134
    5e48:	41 e0       	ldi	r20, 0x01	; 1
    5e4a:	50 e0       	ldi	r21, 0x00	; 0
    5e4c:	29 83       	std	Y+1, r18	; 0x01
    5e4e:	3a 83       	std	Y+2, r19	; 0x02
    5e50:	4b 83       	std	Y+3, r20	; 0x03
    5e52:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5e54:	82 e1       	ldi	r24, 0x12	; 18
    5e56:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5e5a:	81 e0       	ldi	r24, 0x01	; 1
    5e5c:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    5e60:	83 e5       	ldi	r24, 0x53	; 83
    5e62:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    5e66:	86 e6       	ldi	r24, 0x66	; 102
    5e68:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e6c:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    5e70:	29 81       	ldd	r18, Y+1	; 0x01
    5e72:	3a 81       	ldd	r19, Y+2	; 0x02
    5e74:	4b 81       	ldd	r20, Y+3	; 0x03
    5e76:	5c 81       	ldd	r21, Y+4	; 0x04
    5e78:	21 50       	subi	r18, 0x01	; 1
    5e7a:	30 40       	sbci	r19, 0x00	; 0
    5e7c:	40 40       	sbci	r20, 0x00	; 0
    5e7e:	50 40       	sbci	r21, 0x00	; 0
    5e80:	29 83       	std	Y+1, r18	; 0x01
    5e82:	3a 83       	std	Y+2, r19	; 0x02
    5e84:	4b 83       	std	Y+3, r20	; 0x03
    5e86:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e88:	86 30       	cpi	r24, 0x06	; 6
    5e8a:	61 f0       	breq	.+24     	; 0x5ea4 <eDIP240_7_Display_get_buffer+0x7c>
    5e8c:	29 81       	ldd	r18, Y+1	; 0x01
    5e8e:	3a 81       	ldd	r19, Y+2	; 0x02
    5e90:	4b 81       	ldd	r20, Y+3	; 0x03
    5e92:	5c 81       	ldd	r21, Y+4	; 0x04
    5e94:	21 15       	cp	r18, r1
    5e96:	31 05       	cpc	r19, r1
    5e98:	41 05       	cpc	r20, r1
    5e9a:	51 05       	cpc	r21, r1
    5e9c:	39 f7       	brne	.-50     	; 0x5e6c <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    5e9e:	ee 24       	eor	r14, r14
    5ea0:	e3 94       	inc	r14
    5ea2:	01 c0       	rjmp	.+2      	; 0x5ea6 <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5ea4:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5ea6:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5eaa:	2f ef       	ldi	r18, 0xFF	; 255
    5eac:	8f 3f       	cpi	r24, 0xFF	; 255
    5eae:	92 07       	cpc	r25, r18
    5eb0:	d1 f3       	breq	.-12     	; 0x5ea6 <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5eb2:	81 31       	cpi	r24, 0x11	; 17
    5eb4:	91 05       	cpc	r25, r1
    5eb6:	59 f5       	brne	.+86     	; 0x5f0e <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5eb8:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5ebc:	ef ef       	ldi	r30, 0xFF	; 255
    5ebe:	8f 3f       	cpi	r24, 0xFF	; 255
    5ec0:	9e 07       	cpc	r25, r30
    5ec2:	d1 f3       	breq	.-12     	; 0x5eb8 <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5ec4:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5ec6:	91 e1       	ldi	r25, 0x11	; 17
    5ec8:	c9 2e       	mov	r12, r25
    5eca:	cd 0c       	add	r12, r13
	while (i < length)
    5ecc:	80 2f       	mov	r24, r16
    5ece:	0f 2d       	mov	r16, r15
    5ed0:	18 2f       	mov	r17, r24
    5ed2:	0a c0       	rjmp	.+20     	; 0x5ee8 <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ed4:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5ed8:	ff ef       	ldi	r31, 0xFF	; 255
    5eda:	8f 3f       	cpi	r24, 0xFF	; 255
    5edc:	9f 07       	cpc	r25, r31
    5ede:	d1 f3       	breq	.-12     	; 0x5ed4 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5ee0:	f8 01       	movw	r30, r16
    5ee2:	81 93       	st	Z+, r24
    5ee4:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5ee6:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5ee8:	80 2f       	mov	r24, r16
    5eea:	8f 19       	sub	r24, r15
    5eec:	8d 15       	cp	r24, r13
    5eee:	90 f3       	brcs	.-28     	; 0x5ed4 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5ef0:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5ef4:	ff ef       	ldi	r31, 0xFF	; 255
    5ef6:	8f 3f       	cpi	r24, 0xFF	; 255
    5ef8:	9f 07       	cpc	r25, r31
    5efa:	d1 f3       	breq	.-12     	; 0x5ef0 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5efc:	2c 2d       	mov	r18, r12
    5efe:	30 e0       	ldi	r19, 0x00	; 0
    5f00:	82 17       	cp	r24, r18
    5f02:	93 07       	cpc	r25, r19
    5f04:	21 f4       	brne	.+8      	; 0x5f0e <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5f06:	ee 20       	and	r14, r14
    5f08:	11 f4       	brne	.+4      	; 0x5f0e <eDIP240_7_Display_get_buffer+0xe6>
    5f0a:	8d 2d       	mov	r24, r13
    5f0c:	01 c0       	rjmp	.+2      	; 0x5f10 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5f0e:	8f ef       	ldi	r24, 0xFF	; 255
}
    5f10:	0f 90       	pop	r0
    5f12:	0f 90       	pop	r0
    5f14:	0f 90       	pop	r0
    5f16:	0f 90       	pop	r0
    5f18:	cf 91       	pop	r28
    5f1a:	df 91       	pop	r29
    5f1c:	1f 91       	pop	r17
    5f1e:	0f 91       	pop	r16
    5f20:	ff 90       	pop	r15
    5f22:	ef 90       	pop	r14
    5f24:	df 90       	pop	r13
    5f26:	cf 90       	pop	r12
    5f28:	08 95       	ret

00005f2a <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5f2a:	cf 92       	push	r12
    5f2c:	df 92       	push	r13
    5f2e:	ef 92       	push	r14
    5f30:	ff 92       	push	r15
    5f32:	0f 93       	push	r16
    5f34:	1f 93       	push	r17
    5f36:	df 93       	push	r29
    5f38:	cf 93       	push	r28
    5f3a:	00 d0       	rcall	.+0      	; 0x5f3c <eDIP240_7_Display_request_buffer_info+0x12>
    5f3c:	00 d0       	rcall	.+0      	; 0x5f3e <eDIP240_7_Display_request_buffer_info+0x14>
    5f3e:	cd b7       	in	r28, 0x3d	; 61
    5f40:	de b7       	in	r29, 0x3e	; 62
    5f42:	8c 01       	movw	r16, r24
    5f44:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5f46:	80 e4       	ldi	r24, 0x40	; 64
    5f48:	92 e4       	ldi	r25, 0x42	; 66
    5f4a:	af e0       	ldi	r26, 0x0F	; 15
    5f4c:	b0 e0       	ldi	r27, 0x00	; 0
    5f4e:	89 83       	std	Y+1, r24	; 0x01
    5f50:	9a 83       	std	Y+2, r25	; 0x02
    5f52:	ab 83       	std	Y+3, r26	; 0x03
    5f54:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5f56:	82 e1       	ldi	r24, 0x12	; 18
    5f58:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5f5c:	81 e0       	ldi	r24, 0x01	; 1
    5f5e:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5f62:	89 e4       	ldi	r24, 0x49	; 73
    5f64:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5f68:	8c e5       	ldi	r24, 0x5C	; 92
    5f6a:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5f6e:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    5f72:	29 81       	ldd	r18, Y+1	; 0x01
    5f74:	3a 81       	ldd	r19, Y+2	; 0x02
    5f76:	4b 81       	ldd	r20, Y+3	; 0x03
    5f78:	5c 81       	ldd	r21, Y+4	; 0x04
    5f7a:	21 50       	subi	r18, 0x01	; 1
    5f7c:	30 40       	sbci	r19, 0x00	; 0
    5f7e:	40 40       	sbci	r20, 0x00	; 0
    5f80:	50 40       	sbci	r21, 0x00	; 0
    5f82:	29 83       	std	Y+1, r18	; 0x01
    5f84:	3a 83       	std	Y+2, r19	; 0x02
    5f86:	4b 83       	std	Y+3, r20	; 0x03
    5f88:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5f8a:	86 30       	cpi	r24, 0x06	; 6
    5f8c:	59 f0       	breq	.+22     	; 0x5fa4 <eDIP240_7_Display_request_buffer_info+0x7a>
    5f8e:	89 81       	ldd	r24, Y+1	; 0x01
    5f90:	9a 81       	ldd	r25, Y+2	; 0x02
    5f92:	ab 81       	ldd	r26, Y+3	; 0x03
    5f94:	bc 81       	ldd	r27, Y+4	; 0x04
    5f96:	00 97       	sbiw	r24, 0x00	; 0
    5f98:	a1 05       	cpc	r26, r1
    5f9a:	b1 05       	cpc	r27, r1
    5f9c:	41 f7       	brne	.-48     	; 0x5f6e <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5f9e:	dd 24       	eor	r13, r13
    5fa0:	d3 94       	inc	r13
    5fa2:	01 c0       	rjmp	.+2      	; 0x5fa6 <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5fa4:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5fa6:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5faa:	2f ef       	ldi	r18, 0xFF	; 255
    5fac:	8f 3f       	cpi	r24, 0xFF	; 255
    5fae:	92 07       	cpc	r25, r18
    5fb0:	d1 f3       	breq	.-12     	; 0x5fa6 <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5fb2:	82 31       	cpi	r24, 0x12	; 18
    5fb4:	91 05       	cpc	r25, r1
    5fb6:	51 f5       	brne	.+84     	; 0x600c <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5fb8:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5fbc:	ef ef       	ldi	r30, 0xFF	; 255
    5fbe:	8f 3f       	cpi	r24, 0xFF	; 255
    5fc0:	9e 07       	cpc	r25, r30
    5fc2:	d1 f3       	breq	.-12     	; 0x5fb8 <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5fc4:	82 30       	cpi	r24, 0x02	; 2
    5fc6:	11 f5       	brne	.+68     	; 0x600c <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5fc8:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5fcc:	ff ef       	ldi	r31, 0xFF	; 255
    5fce:	8f 3f       	cpi	r24, 0xFF	; 255
    5fd0:	9f 07       	cpc	r25, r31
    5fd2:	d1 f3       	breq	.-12     	; 0x5fc8 <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5fd4:	24 e1       	ldi	r18, 0x14	; 20
    5fd6:	c2 2e       	mov	r12, r18
    5fd8:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5fda:	f8 01       	movw	r30, r16
    5fdc:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5fde:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5fe2:	ff ef       	ldi	r31, 0xFF	; 255
    5fe4:	8f 3f       	cpi	r24, 0xFF	; 255
    5fe6:	9f 07       	cpc	r25, r31
    5fe8:	d1 f3       	breq	.-12     	; 0x5fde <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5fea:	0c 2d       	mov	r16, r12
    5fec:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5fee:	f7 01       	movw	r30, r14
    5ff0:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5ff2:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    5ff6:	ff ef       	ldi	r31, 0xFF	; 255
    5ff8:	8f 3f       	cpi	r24, 0xFF	; 255
    5ffa:	9f 07       	cpc	r25, r31
    5ffc:	d1 f3       	breq	.-12     	; 0x5ff2 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5ffe:	20 2f       	mov	r18, r16
    6000:	30 e0       	ldi	r19, 0x00	; 0
    6002:	82 17       	cp	r24, r18
    6004:	93 07       	cpc	r25, r19
    6006:	11 f4       	brne	.+4      	; 0x600c <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6008:	dd 20       	and	r13, r13
    600a:	11 f0       	breq	.+4      	; 0x6010 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    600c:	8f ef       	ldi	r24, 0xFF	; 255
    600e:	01 c0       	rjmp	.+2      	; 0x6012 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6010:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6012:	0f 90       	pop	r0
    6014:	0f 90       	pop	r0
    6016:	0f 90       	pop	r0
    6018:	0f 90       	pop	r0
    601a:	cf 91       	pop	r28
    601c:	df 91       	pop	r29
    601e:	1f 91       	pop	r17
    6020:	0f 91       	pop	r16
    6022:	ff 90       	pop	r15
    6024:	ef 90       	pop	r14
    6026:	df 90       	pop	r13
    6028:	cf 90       	pop	r12
    602a:	08 95       	ret

0000602c <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    602c:	0f 93       	push	r16
    602e:	1f 93       	push	r17
    6030:	df 93       	push	r29
    6032:	cf 93       	push	r28
    6034:	00 d0       	rcall	.+0      	; 0x6036 <eDIP240_7_Display_set_protocol+0xa>
    6036:	00 d0       	rcall	.+0      	; 0x6038 <eDIP240_7_Display_set_protocol+0xc>
    6038:	cd b7       	in	r28, 0x3d	; 61
    603a:	de b7       	in	r29, 0x3e	; 62
    603c:	18 2f       	mov	r17, r24
    603e:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6040:	20 e4       	ldi	r18, 0x40	; 64
    6042:	32 e4       	ldi	r19, 0x42	; 66
    6044:	4f e0       	ldi	r20, 0x0F	; 15
    6046:	50 e0       	ldi	r21, 0x00	; 0
    6048:	29 83       	std	Y+1, r18	; 0x01
    604a:	3a 83       	std	Y+2, r19	; 0x02
    604c:	4b 83       	std	Y+3, r20	; 0x03
    604e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6050:	82 e1       	ldi	r24, 0x12	; 18
    6052:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(3);
    6056:	83 e0       	ldi	r24, 0x03	; 3
    6058:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('D');
    605c:	84 e4       	ldi	r24, 0x44	; 68
    605e:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    6062:	81 2f       	mov	r24, r17
    6064:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(timeout);
    6068:	80 2f       	mov	r24, r16
    606a:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    606e:	81 2f       	mov	r24, r17
    6070:	87 5a       	subi	r24, 0xA7	; 167
    6072:	80 0f       	add	r24, r16
    6074:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6078:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    607c:	29 81       	ldd	r18, Y+1	; 0x01
    607e:	3a 81       	ldd	r19, Y+2	; 0x02
    6080:	4b 81       	ldd	r20, Y+3	; 0x03
    6082:	5c 81       	ldd	r21, Y+4	; 0x04
    6084:	21 50       	subi	r18, 0x01	; 1
    6086:	30 40       	sbci	r19, 0x00	; 0
    6088:	40 40       	sbci	r20, 0x00	; 0
    608a:	50 40       	sbci	r21, 0x00	; 0
    608c:	29 83       	std	Y+1, r18	; 0x01
    608e:	3a 83       	std	Y+2, r19	; 0x02
    6090:	4b 83       	std	Y+3, r20	; 0x03
    6092:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6094:	86 30       	cpi	r24, 0x06	; 6
    6096:	51 f0       	breq	.+20     	; 0x60ac <eDIP240_7_Display_set_protocol+0x80>
    6098:	89 81       	ldd	r24, Y+1	; 0x01
    609a:	9a 81       	ldd	r25, Y+2	; 0x02
    609c:	ab 81       	ldd	r26, Y+3	; 0x03
    609e:	bc 81       	ldd	r27, Y+4	; 0x04
    60a0:	00 97       	sbiw	r24, 0x00	; 0
    60a2:	a1 05       	cpc	r26, r1
    60a4:	b1 05       	cpc	r27, r1
    60a6:	41 f7       	brne	.-48     	; 0x6078 <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    60a8:	8f ef       	ldi	r24, 0xFF	; 255
    60aa:	01 c0       	rjmp	.+2      	; 0x60ae <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    60ac:	80 e0       	ldi	r24, 0x00	; 0
}
    60ae:	0f 90       	pop	r0
    60b0:	0f 90       	pop	r0
    60b2:	0f 90       	pop	r0
    60b4:	0f 90       	pop	r0
    60b6:	cf 91       	pop	r28
    60b8:	df 91       	pop	r29
    60ba:	1f 91       	pop	r17
    60bc:	0f 91       	pop	r16
    60be:	08 95       	ret

000060c0 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    60c0:	bf 92       	push	r11
    60c2:	cf 92       	push	r12
    60c4:	df 92       	push	r13
    60c6:	ef 92       	push	r14
    60c8:	ff 92       	push	r15
    60ca:	0f 93       	push	r16
    60cc:	1f 93       	push	r17
    60ce:	df 93       	push	r29
    60d0:	cf 93       	push	r28
    60d2:	00 d0       	rcall	.+0      	; 0x60d4 <eDIP240_7_Display_get_protocoll_info+0x14>
    60d4:	00 d0       	rcall	.+0      	; 0x60d6 <eDIP240_7_Display_get_protocoll_info+0x16>
    60d6:	cd b7       	in	r28, 0x3d	; 61
    60d8:	de b7       	in	r29, 0x3e	; 62
    60da:	6c 01       	movw	r12, r24
    60dc:	8b 01       	movw	r16, r22
    60de:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    60e0:	80 e4       	ldi	r24, 0x40	; 64
    60e2:	92 e4       	ldi	r25, 0x42	; 66
    60e4:	af e0       	ldi	r26, 0x0F	; 15
    60e6:	b0 e0       	ldi	r27, 0x00	; 0
    60e8:	89 83       	std	Y+1, r24	; 0x01
    60ea:	9a 83       	std	Y+2, r25	; 0x02
    60ec:	ab 83       	std	Y+3, r26	; 0x03
    60ee:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    60f0:	82 e1       	ldi	r24, 0x12	; 18
    60f2:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(1);
    60f6:	81 e0       	ldi	r24, 0x01	; 1
    60f8:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('P');
    60fc:	80 e5       	ldi	r24, 0x50	; 80
    60fe:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    6102:	83 e6       	ldi	r24, 0x63	; 99
    6104:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6108:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    610c:	29 81       	ldd	r18, Y+1	; 0x01
    610e:	3a 81       	ldd	r19, Y+2	; 0x02
    6110:	4b 81       	ldd	r20, Y+3	; 0x03
    6112:	5c 81       	ldd	r21, Y+4	; 0x04
    6114:	21 50       	subi	r18, 0x01	; 1
    6116:	30 40       	sbci	r19, 0x00	; 0
    6118:	40 40       	sbci	r20, 0x00	; 0
    611a:	50 40       	sbci	r21, 0x00	; 0
    611c:	29 83       	std	Y+1, r18	; 0x01
    611e:	3a 83       	std	Y+2, r19	; 0x02
    6120:	4b 83       	std	Y+3, r20	; 0x03
    6122:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6124:	86 30       	cpi	r24, 0x06	; 6
    6126:	49 f0       	breq	.+18     	; 0x613a <eDIP240_7_Display_get_protocoll_info+0x7a>
    6128:	89 81       	ldd	r24, Y+1	; 0x01
    612a:	9a 81       	ldd	r25, Y+2	; 0x02
    612c:	ab 81       	ldd	r26, Y+3	; 0x03
    612e:	bc 81       	ldd	r27, Y+4	; 0x04
    6130:	00 97       	sbiw	r24, 0x00	; 0
    6132:	a1 05       	cpc	r26, r1
    6134:	b1 05       	cpc	r27, r1
    6136:	41 f7       	brne	.-48     	; 0x6108 <eDIP240_7_Display_get_protocoll_info+0x48>
    6138:	3b c0       	rjmp	.+118    	; 0x61b0 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    613a:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    613e:	2f ef       	ldi	r18, 0xFF	; 255
    6140:	8f 3f       	cpi	r24, 0xFF	; 255
    6142:	92 07       	cpc	r25, r18
    6144:	d1 f3       	breq	.-12     	; 0x613a <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6146:	82 31       	cpi	r24, 0x12	; 18
    6148:	91 05       	cpc	r25, r1
    614a:	91 f5       	brne	.+100    	; 0x61b0 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    614c:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    6150:	ef ef       	ldi	r30, 0xFF	; 255
    6152:	8f 3f       	cpi	r24, 0xFF	; 255
    6154:	9e 07       	cpc	r25, r30
    6156:	d1 f3       	breq	.-12     	; 0x614c <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6158:	83 30       	cpi	r24, 0x03	; 3
    615a:	51 f5       	brne	.+84     	; 0x61b0 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    615c:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    6160:	ff ef       	ldi	r31, 0xFF	; 255
    6162:	8f 3f       	cpi	r24, 0xFF	; 255
    6164:	9f 07       	cpc	r25, r31
    6166:	d1 f3       	breq	.-12     	; 0x615c <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    6168:	35 e1       	ldi	r19, 0x15	; 21
    616a:	b3 2e       	mov	r11, r19
    616c:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    616e:	f6 01       	movw	r30, r12
    6170:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6172:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    6176:	ff ef       	ldi	r31, 0xFF	; 255
    6178:	8f 3f       	cpi	r24, 0xFF	; 255
    617a:	9f 07       	cpc	r25, r31
    617c:	d1 f3       	breq	.-12     	; 0x6172 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    617e:	cb 2c       	mov	r12, r11
    6180:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    6182:	f8 01       	movw	r30, r16
    6184:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6186:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    618a:	ff ef       	ldi	r31, 0xFF	; 255
    618c:	8f 3f       	cpi	r24, 0xFF	; 255
    618e:	9f 07       	cpc	r25, r31
    6190:	d1 f3       	breq	.-12     	; 0x6186 <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    6192:	0c 2d       	mov	r16, r12
    6194:	08 0f       	add	r16, r24
	  *timeout = ch;
    6196:	f7 01       	movw	r30, r14
    6198:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    619a:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    619e:	ff ef       	ldi	r31, 0xFF	; 255
    61a0:	8f 3f       	cpi	r24, 0xFF	; 255
    61a2:	9f 07       	cpc	r25, r31
    61a4:	d1 f3       	breq	.-12     	; 0x619a <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    61a6:	20 2f       	mov	r18, r16
    61a8:	30 e0       	ldi	r19, 0x00	; 0
    61aa:	82 17       	cp	r24, r18
    61ac:	93 07       	cpc	r25, r19
    61ae:	11 f0       	breq	.+4      	; 0x61b4 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    61b0:	8f ef       	ldi	r24, 0xFF	; 255
    61b2:	01 c0       	rjmp	.+2      	; 0x61b6 <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    61b4:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    61b6:	0f 90       	pop	r0
    61b8:	0f 90       	pop	r0
    61ba:	0f 90       	pop	r0
    61bc:	0f 90       	pop	r0
    61be:	cf 91       	pop	r28
    61c0:	df 91       	pop	r29
    61c2:	1f 91       	pop	r17
    61c4:	0f 91       	pop	r16
    61c6:	ff 90       	pop	r15
    61c8:	ef 90       	pop	r14
    61ca:	df 90       	pop	r13
    61cc:	cf 90       	pop	r12
    61ce:	bf 90       	pop	r11
    61d0:	08 95       	ret

000061d2 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    61d2:	ef 92       	push	r14
    61d4:	ff 92       	push	r15
    61d6:	0f 93       	push	r16
    61d8:	1f 93       	push	r17
    61da:	df 93       	push	r29
    61dc:	cf 93       	push	r28
    61de:	00 d0       	rcall	.+0      	; 0x61e0 <eDIP240_7_Display_repeat_last_packet+0xe>
    61e0:	00 d0       	rcall	.+0      	; 0x61e2 <eDIP240_7_Display_repeat_last_packet+0x10>
    61e2:	cd b7       	in	r28, 0x3d	; 61
    61e4:	de b7       	in	r29, 0x3e	; 62
    61e6:	f8 2e       	mov	r15, r24
    61e8:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    61ea:	20 e4       	ldi	r18, 0x40	; 64
    61ec:	32 e4       	ldi	r19, 0x42	; 66
    61ee:	4f e0       	ldi	r20, 0x0F	; 15
    61f0:	50 e0       	ldi	r21, 0x00	; 0
    61f2:	29 83       	std	Y+1, r18	; 0x01
    61f4:	3a 83       	std	Y+2, r19	; 0x02
    61f6:	4b 83       	std	Y+3, r20	; 0x03
    61f8:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    61fa:	82 e1       	ldi	r24, 0x12	; 18
    61fc:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(1);
    6200:	81 e0       	ldi	r24, 0x01	; 1
    6202:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('R');
    6206:	82 e5       	ldi	r24, 0x52	; 82
    6208:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    620c:	85 e6       	ldi	r24, 0x65	; 101
    620e:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6212:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    6216:	29 81       	ldd	r18, Y+1	; 0x01
    6218:	3a 81       	ldd	r19, Y+2	; 0x02
    621a:	4b 81       	ldd	r20, Y+3	; 0x03
    621c:	5c 81       	ldd	r21, Y+4	; 0x04
    621e:	21 50       	subi	r18, 0x01	; 1
    6220:	30 40       	sbci	r19, 0x00	; 0
    6222:	40 40       	sbci	r20, 0x00	; 0
    6224:	50 40       	sbci	r21, 0x00	; 0
    6226:	29 83       	std	Y+1, r18	; 0x01
    6228:	3a 83       	std	Y+2, r19	; 0x02
    622a:	4b 83       	std	Y+3, r20	; 0x03
    622c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    622e:	86 30       	cpi	r24, 0x06	; 6
    6230:	59 f0       	breq	.+22     	; 0x6248 <eDIP240_7_Display_repeat_last_packet+0x76>
    6232:	29 81       	ldd	r18, Y+1	; 0x01
    6234:	3a 81       	ldd	r19, Y+2	; 0x02
    6236:	4b 81       	ldd	r20, Y+3	; 0x03
    6238:	5c 81       	ldd	r21, Y+4	; 0x04
    623a:	21 15       	cp	r18, r1
    623c:	31 05       	cpc	r19, r1
    623e:	41 05       	cpc	r20, r1
    6240:	51 05       	cpc	r21, r1
    6242:	39 f7       	brne	.-50     	; 0x6212 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    6244:	8f ef       	ldi	r24, 0xFF	; 255
    6246:	28 c0       	rjmp	.+80     	; 0x6298 <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6248:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    624c:	2f ef       	ldi	r18, 0xFF	; 255
    624e:	8f 3f       	cpi	r24, 0xFF	; 255
    6250:	92 07       	cpc	r25, r18
    6252:	d1 f3       	breq	.-12     	; 0x6248 <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6254:	81 31       	cpi	r24, 0x11	; 17
    6256:	91 05       	cpc	r25, r1
    6258:	f1 f4       	brne	.+60     	; 0x6296 <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    625a:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    625e:	ef ef       	ldi	r30, 0xFF	; 255
    6260:	8f 3f       	cpi	r24, 0xFF	; 255
    6262:	9e 07       	cpc	r25, r30
    6264:	d1 f3       	breq	.-12     	; 0x625a <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    6266:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6268:	80 2f       	mov	r24, r16
    626a:	0f 2d       	mov	r16, r15
    626c:	18 2f       	mov	r17, r24
    626e:	09 c0       	rjmp	.+18     	; 0x6282 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6270:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    6274:	ff ef       	ldi	r31, 0xFF	; 255
    6276:	8f 3f       	cpi	r24, 0xFF	; 255
    6278:	9f 07       	cpc	r25, r31
    627a:	d1 f3       	breq	.-12     	; 0x6270 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    627c:	f8 01       	movw	r30, r16
    627e:	81 93       	st	Z+, r24
    6280:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6282:	80 2f       	mov	r24, r16
    6284:	8f 19       	sub	r24, r15
    6286:	8e 15       	cp	r24, r14
    6288:	98 f3       	brcs	.-26     	; 0x6270 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    628a:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
    628e:	ff ef       	ldi	r31, 0xFF	; 255
    6290:	8f 3f       	cpi	r24, 0xFF	; 255
    6292:	9f 07       	cpc	r25, r31
    6294:	d1 f3       	breq	.-12     	; 0x628a <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    6296:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6298:	0f 90       	pop	r0
    629a:	0f 90       	pop	r0
    629c:	0f 90       	pop	r0
    629e:	0f 90       	pop	r0
    62a0:	cf 91       	pop	r28
    62a2:	df 91       	pop	r29
    62a4:	1f 91       	pop	r17
    62a6:	0f 91       	pop	r16
    62a8:	ff 90       	pop	r15
    62aa:	ef 90       	pop	r14
    62ac:	08 95       	ret

000062ae <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    62ae:	1f 93       	push	r17
    62b0:	df 93       	push	r29
    62b2:	cf 93       	push	r28
    62b4:	00 d0       	rcall	.+0      	; 0x62b6 <eDIP240_7_Display_select+0x8>
    62b6:	00 d0       	rcall	.+0      	; 0x62b8 <eDIP240_7_Display_select+0xa>
    62b8:	cd b7       	in	r28, 0x3d	; 61
    62ba:	de b7       	in	r29, 0x3e	; 62
    62bc:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    62be:	20 e4       	ldi	r18, 0x40	; 64
    62c0:	32 e4       	ldi	r19, 0x42	; 66
    62c2:	4f e0       	ldi	r20, 0x0F	; 15
    62c4:	50 e0       	ldi	r21, 0x00	; 0
    62c6:	29 83       	std	Y+1, r18	; 0x01
    62c8:	3a 83       	std	Y+2, r19	; 0x02
    62ca:	4b 83       	std	Y+3, r20	; 0x03
    62cc:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    62ce:	82 e1       	ldi	r24, 0x12	; 18
    62d0:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(3);
    62d4:	83 e0       	ldi	r24, 0x03	; 3
    62d6:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('A');
    62da:	81 e4       	ldi	r24, 0x41	; 65
    62dc:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('S');
    62e0:	83 e5       	ldi	r24, 0x53	; 83
    62e2:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(address);
    62e6:	81 2f       	mov	r24, r17
    62e8:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    62ec:	81 2f       	mov	r24, r17
    62ee:	87 55       	subi	r24, 0x57	; 87
    62f0:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    62f4:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    62f8:	29 81       	ldd	r18, Y+1	; 0x01
    62fa:	3a 81       	ldd	r19, Y+2	; 0x02
    62fc:	4b 81       	ldd	r20, Y+3	; 0x03
    62fe:	5c 81       	ldd	r21, Y+4	; 0x04
    6300:	21 50       	subi	r18, 0x01	; 1
    6302:	30 40       	sbci	r19, 0x00	; 0
    6304:	40 40       	sbci	r20, 0x00	; 0
    6306:	50 40       	sbci	r21, 0x00	; 0
    6308:	29 83       	std	Y+1, r18	; 0x01
    630a:	3a 83       	std	Y+2, r19	; 0x02
    630c:	4b 83       	std	Y+3, r20	; 0x03
    630e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6310:	86 30       	cpi	r24, 0x06	; 6
    6312:	51 f0       	breq	.+20     	; 0x6328 <eDIP240_7_Display_select+0x7a>
    6314:	89 81       	ldd	r24, Y+1	; 0x01
    6316:	9a 81       	ldd	r25, Y+2	; 0x02
    6318:	ab 81       	ldd	r26, Y+3	; 0x03
    631a:	bc 81       	ldd	r27, Y+4	; 0x04
    631c:	00 97       	sbiw	r24, 0x00	; 0
    631e:	a1 05       	cpc	r26, r1
    6320:	b1 05       	cpc	r27, r1
    6322:	41 f7       	brne	.-48     	; 0x62f4 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    6324:	8f ef       	ldi	r24, 0xFF	; 255
    6326:	01 c0       	rjmp	.+2      	; 0x632a <eDIP240_7_Display_select+0x7c>
 return 0;
    6328:	80 e0       	ldi	r24, 0x00	; 0
}
    632a:	0f 90       	pop	r0
    632c:	0f 90       	pop	r0
    632e:	0f 90       	pop	r0
    6330:	0f 90       	pop	r0
    6332:	cf 91       	pop	r28
    6334:	df 91       	pop	r29
    6336:	1f 91       	pop	r17
    6338:	08 95       	ret

0000633a <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    633a:	1f 93       	push	r17
    633c:	df 93       	push	r29
    633e:	cf 93       	push	r28
    6340:	00 d0       	rcall	.+0      	; 0x6342 <eDIP240_7_Display_deselect+0x8>
    6342:	00 d0       	rcall	.+0      	; 0x6344 <eDIP240_7_Display_deselect+0xa>
    6344:	cd b7       	in	r28, 0x3d	; 61
    6346:	de b7       	in	r29, 0x3e	; 62
    6348:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    634a:	20 e4       	ldi	r18, 0x40	; 64
    634c:	32 e4       	ldi	r19, 0x42	; 66
    634e:	4f e0       	ldi	r20, 0x0F	; 15
    6350:	50 e0       	ldi	r21, 0x00	; 0
    6352:	29 83       	std	Y+1, r18	; 0x01
    6354:	3a 83       	std	Y+2, r19	; 0x02
    6356:	4b 83       	std	Y+3, r20	; 0x03
    6358:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    635a:	82 e1       	ldi	r24, 0x12	; 18
    635c:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(3);
    6360:	83 e0       	ldi	r24, 0x03	; 3
    6362:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('A');
    6366:	81 e4       	ldi	r24, 0x41	; 65
    6368:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar('D');
    636c:	84 e4       	ldi	r24, 0x44	; 68
    636e:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar(address);
    6372:	81 2f       	mov	r24, r17
    6374:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    6378:	81 2f       	mov	r24, r17
    637a:	86 56       	subi	r24, 0x66	; 102
    637c:	0e 94 9a 2e 	call	0x5d34	; 0x5d34 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6380:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <USART0_getchar>
	ack_timeout--;
    6384:	29 81       	ldd	r18, Y+1	; 0x01
    6386:	3a 81       	ldd	r19, Y+2	; 0x02
    6388:	4b 81       	ldd	r20, Y+3	; 0x03
    638a:	5c 81       	ldd	r21, Y+4	; 0x04
    638c:	21 50       	subi	r18, 0x01	; 1
    638e:	30 40       	sbci	r19, 0x00	; 0
    6390:	40 40       	sbci	r20, 0x00	; 0
    6392:	50 40       	sbci	r21, 0x00	; 0
    6394:	29 83       	std	Y+1, r18	; 0x01
    6396:	3a 83       	std	Y+2, r19	; 0x02
    6398:	4b 83       	std	Y+3, r20	; 0x03
    639a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    639c:	86 30       	cpi	r24, 0x06	; 6
    639e:	51 f0       	breq	.+20     	; 0x63b4 <eDIP240_7_Display_deselect+0x7a>
    63a0:	89 81       	ldd	r24, Y+1	; 0x01
    63a2:	9a 81       	ldd	r25, Y+2	; 0x02
    63a4:	ab 81       	ldd	r26, Y+3	; 0x03
    63a6:	bc 81       	ldd	r27, Y+4	; 0x04
    63a8:	00 97       	sbiw	r24, 0x00	; 0
    63aa:	a1 05       	cpc	r26, r1
    63ac:	b1 05       	cpc	r27, r1
    63ae:	41 f7       	brne	.-48     	; 0x6380 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    63b0:	8f ef       	ldi	r24, 0xFF	; 255
    63b2:	01 c0       	rjmp	.+2      	; 0x63b6 <eDIP240_7_Display_deselect+0x7c>
 return 0;
    63b4:	80 e0       	ldi	r24, 0x00	; 0
}
    63b6:	0f 90       	pop	r0
    63b8:	0f 90       	pop	r0
    63ba:	0f 90       	pop	r0
    63bc:	0f 90       	pop	r0
    63be:	cf 91       	pop	r28
    63c0:	df 91       	pop	r29
    63c2:	1f 91       	pop	r17
    63c4:	08 95       	ret

000063c6 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    63c6:	dc 01       	movw	r26, r24
    63c8:	0d 90       	ld	r0, X+
    63ca:	00 20       	and	r0, r0
    63cc:	e9 f7       	brne	.-6      	; 0x63c8 <eDIP240_7_Display_send_string+0x2>
    63ce:	bd 01       	movw	r22, r26
    63d0:	61 50       	subi	r22, 0x01	; 1
    63d2:	70 40       	sbci	r23, 0x00	; 0
    63d4:	68 1b       	sub	r22, r24
    63d6:	79 0b       	sbc	r23, r25
    63d8:	0e 94 b4 2e 	call	0x5d68	; 0x5d68 <eDIP240_7_Display_send_packet>
}
    63dc:	08 95       	ret

000063de <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    63de:	dc 01       	movw	r26, r24
    63e0:	0d 90       	ld	r0, X+
    63e2:	00 20       	and	r0, r0
    63e4:	e9 f7       	brne	.-6      	; 0x63e0 <eDIP240_7_Display_send_string_with_NULL+0x2>
    63e6:	6a 2f       	mov	r22, r26
    63e8:	68 1b       	sub	r22, r24
    63ea:	0e 94 b4 2e 	call	0x5d68	; 0x5d68 <eDIP240_7_Display_send_packet>
}
    63ee:	08 95       	ret

000063f0 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    63f0:	83 70       	andi	r24, 0x03	; 3
    63f2:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    63f4:	23 e0       	ldi	r18, 0x03	; 3
    63f6:	30 e0       	ldi	r19, 0x00	; 0
    63f8:	08 2e       	mov	r0, r24
    63fa:	02 c0       	rjmp	.+4      	; 0x6400 <setLedMode+0x10>
    63fc:	22 0f       	add	r18, r18
    63fe:	33 1f       	adc	r19, r19
    6400:	0a 94       	dec	r0
    6402:	e2 f7       	brpl	.-8      	; 0x63fc <setLedMode+0xc>
    6404:	92 2f       	mov	r25, r18
    6406:	90 95       	com	r25
    6408:	40 91 dc 03 	lds	r20, 0x03DC
    640c:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    640e:	01 c0       	rjmp	.+2      	; 0x6412 <setLedMode+0x22>
    6410:	66 0f       	add	r22, r22
    6412:	8a 95       	dec	r24
    6414:	ea f7       	brpl	.-6      	; 0x6410 <setLedMode+0x20>
    6416:	62 23       	and	r22, r18
    6418:	96 2b       	or	r25, r22
    641a:	90 93 dc 03 	sts	0x03DC, r25
}
    641e:	08 95       	ret

00006420 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    6420:	48 2f       	mov	r20, r24
    6422:	43 70       	andi	r20, 0x03	; 3
    6424:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    6426:	83 e0       	ldi	r24, 0x03	; 3
    6428:	90 e0       	ldi	r25, 0x00	; 0
    642a:	04 2e       	mov	r0, r20
    642c:	02 c0       	rjmp	.+4      	; 0x6432 <getLedMode+0x12>
    642e:	88 0f       	add	r24, r24
    6430:	99 1f       	adc	r25, r25
    6432:	0a 94       	dec	r0
    6434:	e2 f7       	brpl	.-8      	; 0x642e <getLedMode+0xe>
    6436:	20 91 dc 03 	lds	r18, 0x03DC
    643a:	30 e0       	ldi	r19, 0x00	; 0
    643c:	82 23       	and	r24, r18
    643e:	93 23       	and	r25, r19
    6440:	02 c0       	rjmp	.+4      	; 0x6446 <getLedMode+0x26>
    6442:	95 95       	asr	r25
    6444:	87 95       	ror	r24
    6446:	4a 95       	dec	r20
    6448:	e2 f7       	brpl	.-8      	; 0x6442 <getLedMode+0x22>
}
    644a:	08 95       	ret

0000644c <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    644c:	68 2f       	mov	r22, r24
    644e:	70 e0       	ldi	r23, 0x00	; 0
    6450:	80 e0       	ldi	r24, 0x00	; 0
    6452:	90 e0       	ldi	r25, 0x00	; 0
    6454:	0e 94 3b 40 	call	0x8076	; 0x8076 <__floatunsisf>
    6458:	20 91 bf 02 	lds	r18, 0x02BF
    645c:	30 91 c0 02 	lds	r19, 0x02C0
    6460:	40 91 c1 02 	lds	r20, 0x02C1
    6464:	50 91 c2 02 	lds	r21, 0x02C2
    6468:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    646c:	20 e0       	ldi	r18, 0x00	; 0
    646e:	30 e0       	ldi	r19, 0x00	; 0
    6470:	40 e8       	ldi	r20, 0x80	; 128
    6472:	5b e3       	ldi	r21, 0x3B	; 59
    6474:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    6478:	08 95       	ret

0000647a <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    647a:	20 e0       	ldi	r18, 0x00	; 0
    647c:	30 e0       	ldi	r19, 0x00	; 0
    647e:	40 e8       	ldi	r20, 0x80	; 128
    6480:	53 e4       	ldi	r21, 0x43	; 67
    6482:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    6486:	20 91 bf 02 	lds	r18, 0x02BF
    648a:	30 91 c0 02 	lds	r19, 0x02C0
    648e:	40 91 c1 02 	lds	r20, 0x02C1
    6492:	50 91 c2 02 	lds	r21, 0x02C2
    6496:	0e 94 a7 3f 	call	0x7f4e	; 0x7f4e <__divsf3>
    649a:	0e 94 0f 40 	call	0x801e	; 0x801e <__fixunssfsi>
    649e:	86 2f       	mov	r24, r22
    64a0:	08 95       	ret

000064a2 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64a2:	68 23       	and	r22, r24
    64a4:	84 2f       	mov	r24, r20
    64a6:	86 2b       	or	r24, r22
    64a8:	08 95       	ret

000064aa <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    64aa:	ef 92       	push	r14
    64ac:	ff 92       	push	r15
    64ae:	0f 93       	push	r16
    64b0:	1f 93       	push	r17
    64b2:	7b 01       	movw	r14, r22
    64b4:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    64b6:	20 e0       	ldi	r18, 0x00	; 0
    64b8:	38 e6       	ldi	r19, 0x68	; 104
    64ba:	47 e1       	ldi	r20, 0x17	; 23
    64bc:	57 e4       	ldi	r21, 0x47	; 71
    64be:	0e 94 c9 40 	call	0x8192	; 0x8192 <__gesf2>
    64c2:	18 16       	cp	r1, r24
    64c4:	e4 f0       	brlt	.+56     	; 0x64fe <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    64c6:	c8 01       	movw	r24, r16
    64c8:	b7 01       	movw	r22, r14
    64ca:	26 e3       	ldi	r18, 0x36	; 54
    64cc:	34 e9       	ldi	r19, 0x94	; 148
    64ce:	47 ed       	ldi	r20, 0xD7	; 215
    64d0:	5b e3       	ldi	r21, 0x3B	; 59
    64d2:	0e 94 c9 40 	call	0x8192	; 0x8192 <__gesf2>
    64d6:	87 fd       	sbrc	r24, 7
    64d8:	14 c0       	rjmp	.+40     	; 0x6502 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    64da:	c8 01       	movw	r24, r16
    64dc:	b7 01       	movw	r22, r14
    64de:	20 e0       	ldi	r18, 0x00	; 0
    64e0:	30 e0       	ldi	r19, 0x00	; 0
    64e2:	48 e1       	ldi	r20, 0x18	; 24
    64e4:	53 e4       	ldi	r21, 0x43	; 67
    64e6:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    64ea:	20 e0       	ldi	r18, 0x00	; 0
    64ec:	30 e0       	ldi	r19, 0x00	; 0
    64ee:	40 e8       	ldi	r20, 0x80	; 128
    64f0:	5f e3       	ldi	r21, 0x3F	; 63
    64f2:	0e 94 42 3f 	call	0x7e84	; 0x7e84 <__subsf3>
    64f6:	0e 94 0f 40 	call	0x801e	; 0x801e <__fixunssfsi>
    64fa:	86 2f       	mov	r24, r22
    64fc:	03 c0       	rjmp	.+6      	; 0x6504 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    64fe:	8f ef       	ldi	r24, 0xFF	; 255
    6500:	01 c0       	rjmp	.+2      	; 0x6504 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6502:	80 e0       	ldi	r24, 0x00	; 0
}
    6504:	1f 91       	pop	r17
    6506:	0f 91       	pop	r16
    6508:	ff 90       	pop	r15
    650a:	ef 90       	pop	r14
    650c:	08 95       	ret

0000650e <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    650e:	ef 92       	push	r14
    6510:	ff 92       	push	r15
    6512:	0f 93       	push	r16
    6514:	1f 93       	push	r17
    6516:	7b 01       	movw	r14, r22
    6518:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    651a:	20 e0       	ldi	r18, 0x00	; 0
    651c:	30 e0       	ldi	r19, 0x00	; 0
    651e:	40 e8       	ldi	r20, 0x80	; 128
    6520:	5f e3       	ldi	r21, 0x3F	; 63
    6522:	0e 94 c9 40 	call	0x8192	; 0x8192 <__gesf2>
    6526:	87 ff       	sbrs	r24, 7
    6528:	16 c0       	rjmp	.+44     	; 0x6556 <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    652a:	c8 01       	movw	r24, r16
    652c:	b7 01       	movw	r22, r14
    652e:	20 e0       	ldi	r18, 0x00	; 0
    6530:	30 e0       	ldi	r19, 0x00	; 0
    6532:	40 e8       	ldi	r20, 0x80	; 128
    6534:	5b e3       	ldi	r21, 0x3B	; 59
    6536:	0e 94 c9 40 	call	0x8192	; 0x8192 <__gesf2>
    653a:	87 fd       	sbrc	r24, 7
    653c:	0e c0       	rjmp	.+28     	; 0x655a <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    653e:	c8 01       	movw	r24, r16
    6540:	b7 01       	movw	r22, r14
    6542:	20 e0       	ldi	r18, 0x00	; 0
    6544:	30 e0       	ldi	r19, 0x00	; 0
    6546:	40 e8       	ldi	r20, 0x80	; 128
    6548:	53 e4       	ldi	r21, 0x43	; 67
    654a:	0e 94 12 41 	call	0x8224	; 0x8224 <__mulsf3>
    654e:	0e 94 0f 40 	call	0x801e	; 0x801e <__fixunssfsi>
    6552:	86 2f       	mov	r24, r22
    6554:	03 c0       	rjmp	.+6      	; 0x655c <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    6556:	8f ef       	ldi	r24, 0xFF	; 255
    6558:	01 c0       	rjmp	.+2      	; 0x655c <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    655a:	80 e0       	ldi	r24, 0x00	; 0
}
    655c:	1f 91       	pop	r17
    655e:	0f 91       	pop	r16
    6560:	ff 90       	pop	r15
    6562:	ef 90       	pop	r14
    6564:	08 95       	ret

00006566 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    6566:	80 91 d2 03 	lds	r24, 0x03D2
    656a:	08 95       	ret

0000656c <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    656c:	ef 92       	push	r14
    656e:	ff 92       	push	r15
    6570:	0f 93       	push	r16
    6572:	1f 93       	push	r17
    6574:	79 01       	movw	r14, r18
    6576:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    6578:	0e 94 55 32 	call	0x64aa	; 0x64aa <prescalerSec2Hex>
    657c:	80 93 dd 03 	sts	0x03DD, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6580:	c8 01       	movw	r24, r16
    6582:	b7 01       	movw	r22, r14
    6584:	0e 94 87 32 	call	0x650e	; 0x650e <pwmFrac2Hex>
    6588:	80 93 c3 02 	sts	0x02C3, r24
}
    658c:	1f 91       	pop	r17
    658e:	0f 91       	pop	r16
    6590:	ff 90       	pop	r15
    6592:	ef 90       	pop	r14
    6594:	08 95       	ret

00006596 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    6596:	ef 92       	push	r14
    6598:	ff 92       	push	r15
    659a:	0f 93       	push	r16
    659c:	1f 93       	push	r17
    659e:	79 01       	movw	r14, r18
    65a0:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    65a2:	0e 94 55 32 	call	0x64aa	; 0x64aa <prescalerSec2Hex>
    65a6:	80 93 de 03 	sts	0x03DE, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    65aa:	c8 01       	movw	r24, r16
    65ac:	b7 01       	movw	r22, r14
    65ae:	0e 94 87 32 	call	0x650e	; 0x650e <pwmFrac2Hex>
    65b2:	80 93 c4 02 	sts	0x02C4, r24
}
    65b6:	1f 91       	pop	r17
    65b8:	0f 91       	pop	r16
    65ba:	ff 90       	pop	r15
    65bc:	ef 90       	pop	r14
    65be:	08 95       	ret

000065c0 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    65c0:	10 92 dd 03 	sts	0x03DD, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    65c4:	0e 94 87 32 	call	0x650e	; 0x650e <pwmFrac2Hex>
    65c8:	80 93 c3 02 	sts	0x02C3, r24
}
    65cc:	08 95       	ret

000065ce <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    65ce:	10 92 de 03 	sts	0x03DE, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    65d2:	0e 94 87 32 	call	0x650e	; 0x650e <pwmFrac2Hex>
    65d6:	80 93 c4 02 	sts	0x02C4, r24
}
    65da:	08 95       	ret

000065dc <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    65dc:	92 b3       	in	r25, 0x12	; 18
    65de:	93 60       	ori	r25, 0x03	; 3
    65e0:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    65e2:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    65e6:	9e e3       	ldi	r25, 0x3E	; 62
    65e8:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    65ec:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    65f0:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    65f4:	94 ea       	ldi	r25, 0xA4	; 164
    65f6:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    65fa:	90 91 74 00 	lds	r25, 0x0074
    65fe:	97 ff       	sbrs	r25, 7
    6600:	fc cf       	rjmp	.-8      	; 0x65fa <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6602:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6606:	84 e8       	ldi	r24, 0x84	; 132
    6608:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    660c:	80 91 74 00 	lds	r24, 0x0074
    6610:	87 ff       	sbrs	r24, 7
    6612:	fc cf       	rjmp	.-8      	; 0x660c <TWI_write+0x30>
    6614:	84 2f       	mov	r24, r20
    6616:	95 2f       	mov	r25, r21
    6618:	fc 01       	movw	r30, r24
    661a:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    661c:	94 e8       	ldi	r25, 0x84	; 132
    661e:	0a c0       	rjmp	.+20     	; 0x6634 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6620:	21 91       	ld	r18, Z+
    6622:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6626:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    662a:	20 91 74 00 	lds	r18, 0x0074
    662e:	27 ff       	sbrs	r18, 7
    6630:	fc cf       	rjmp	.-8      	; 0x662a <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6632:	8f 5f       	subi	r24, 0xFF	; 255
    6634:	86 17       	cp	r24, r22
    6636:	a0 f3       	brcs	.-24     	; 0x6620 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    6638:	84 e9       	ldi	r24, 0x94	; 148
    663a:	80 93 74 00 	sts	0x0074, r24
}
    663e:	08 95       	ret

00006640 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6640:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    6642:	92 b3       	in	r25, 0x12	; 18
    6644:	93 60       	ori	r25, 0x03	; 3
    6646:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    6648:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    664c:	9e e3       	ldi	r25, 0x3E	; 62
    664e:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6652:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6656:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    665a:	94 ea       	ldi	r25, 0xA4	; 164
    665c:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6660:	90 91 74 00 	lds	r25, 0x0074
    6664:	97 ff       	sbrs	r25, 7
    6666:	fc cf       	rjmp	.-8      	; 0x6660 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6668:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    666c:	84 e8       	ldi	r24, 0x84	; 132
    666e:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6672:	80 91 74 00 	lds	r24, 0x0074
    6676:	87 ff       	sbrs	r24, 7
    6678:	fc cf       	rjmp	.-8      	; 0x6672 <TWI_read+0x32>
    667a:	84 2f       	mov	r24, r20
    667c:	95 2f       	mov	r25, r21
    667e:	fc 01       	movw	r30, r24
    6680:	80 e0       	ldi	r24, 0x00	; 0
    6682:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6684:	26 2f       	mov	r18, r22
    6686:	30 e0       	ldi	r19, 0x00	; 0
    6688:	21 50       	subi	r18, 0x01	; 1
    668a:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    668c:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    668e:	44 ec       	ldi	r20, 0xC4	; 196
    6690:	10 c0       	rjmp	.+32     	; 0x66b2 <TWI_read+0x72>
    6692:	82 17       	cp	r24, r18
    6694:	93 07       	cpc	r25, r19
    6696:	1c f4       	brge	.+6      	; 0x669e <TWI_read+0x5e>
    6698:	40 93 74 00 	sts	0x0074, r20
    669c:	02 c0       	rjmp	.+4      	; 0x66a2 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    669e:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    66a2:	70 91 74 00 	lds	r23, 0x0074
    66a6:	77 ff       	sbrs	r23, 7
    66a8:	fc cf       	rjmp	.-8      	; 0x66a2 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    66aa:	70 91 73 00 	lds	r23, 0x0073
    66ae:	71 93       	st	Z+, r23
    66b0:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    66b2:	86 17       	cp	r24, r22
    66b4:	70 f3       	brcs	.-36     	; 0x6692 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    66b6:	84 e9       	ldi	r24, 0x94	; 148
    66b8:	80 93 74 00 	sts	0x0074, r24
}
    66bc:	08 95       	ret

000066be <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    66be:	80 91 00 08 	lds	r24, 0x0800
    66c2:	88 23       	and	r24, r24
    66c4:	49 f4       	brne	.+18     	; 0x66d8 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    66c6:	80 91 02 08 	lds	r24, 0x0802
    66ca:	60 91 ff 07 	lds	r22, 0x07FF
    66ce:	43 ed       	ldi	r20, 0xD3	; 211
    66d0:	53 e0       	ldi	r21, 0x03	; 3
    66d2:	0e 94 ee 32 	call	0x65dc	; 0x65dc <TWI_write>
    66d6:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    66d8:	80 91 02 08 	lds	r24, 0x0802
    66dc:	60 91 ff 07 	lds	r22, 0x07FF
    66e0:	43 ed       	ldi	r20, 0xD3	; 211
    66e2:	53 e0       	ldi	r21, 0x03	; 3
    66e4:	0e 94 20 33 	call	0x6640	; 0x6640 <TWI_read>
    66e8:	08 95       	ret

000066ea <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    66ea:	86 e0       	ldi	r24, 0x06	; 6
    66ec:	80 93 ff 07 	sts	0x07FF, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    66f0:	81 e1       	ldi	r24, 0x11	; 17
    66f2:	80 93 d3 03 	sts	0x03D3, r24
	i2cData[1] = m_prescaler[ 0 ];
    66f6:	80 91 dd 03 	lds	r24, 0x03DD
    66fa:	80 93 d4 03 	sts	0x03D4, r24
	i2cData[2] = m_pwm[ 0 ];
    66fe:	80 91 c3 02 	lds	r24, 0x02C3
    6702:	80 93 d5 03 	sts	0x03D5, r24
	i2cData[3] = m_prescaler[ 1 ];
    6706:	80 91 de 03 	lds	r24, 0x03DE
    670a:	80 93 d6 03 	sts	0x03D6, r24
	i2cData[4] = m_pwm[ 1 ];
    670e:	80 91 c4 02 	lds	r24, 0x02C4
    6712:	80 93 d7 03 	sts	0x03D7, r24
	i2cData[5] = m_ledstate;
    6716:	80 91 dc 03 	lds	r24, 0x03DC
    671a:	80 93 d8 03 	sts	0x03D8, r24
	i2cDataDirection = i2cWrite;
    671e:	10 92 00 08 	sts	0x0800, r1
	i2cDestination = PCA9533;
    6722:	86 ec       	ldi	r24, 0xC6	; 198
    6724:	90 e0       	ldi	r25, 0x00	; 0
    6726:	90 93 03 08 	sts	0x0803, r25
    672a:	80 93 02 08 	sts	0x0802, r24

	i2cAction();
    672e:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>
}
    6732:	08 95       	ret

00006734 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    6734:	68 2f       	mov	r22, r24
    6736:	61 70       	andi	r22, 0x01	; 1
    6738:	62 60       	ori	r22, 0x02	; 2
    673a:	82 e0       	ldi	r24, 0x02	; 2
    673c:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6740:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6744:	08 95       	ret

00006746 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    6746:	82 e0       	ldi	r24, 0x02	; 2
    6748:	0e 94 10 32 	call	0x6420	; 0x6420 <getLedMode>
    674c:	61 e0       	ldi	r22, 0x01	; 1
    674e:	68 27       	eor	r22, r24
    6750:	82 e0       	ldi	r24, 0x02	; 2
    6752:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6756:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    675a:	08 95       	ret

0000675c <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    675c:	82 e0       	ldi	r24, 0x02	; 2
    675e:	60 e0       	ldi	r22, 0x00	; 0
    6760:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6764:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6768:	08 95       	ret

0000676a <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    676a:	82 e0       	ldi	r24, 0x02	; 2
    676c:	61 e0       	ldi	r22, 0x01	; 1
    676e:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6772:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6776:	08 95       	ret

00006778 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    6778:	68 2f       	mov	r22, r24
    677a:	61 70       	andi	r22, 0x01	; 1
    677c:	62 60       	ori	r22, 0x02	; 2
    677e:	81 e0       	ldi	r24, 0x01	; 1
    6780:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6784:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6788:	08 95       	ret

0000678a <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    678a:	81 e0       	ldi	r24, 0x01	; 1
    678c:	0e 94 10 32 	call	0x6420	; 0x6420 <getLedMode>
    6790:	61 e0       	ldi	r22, 0x01	; 1
    6792:	68 27       	eor	r22, r24
    6794:	81 e0       	ldi	r24, 0x01	; 1
    6796:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    679a:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    679e:	08 95       	ret

000067a0 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    67a0:	81 e0       	ldi	r24, 0x01	; 1
    67a2:	60 e0       	ldi	r22, 0x00	; 0
    67a4:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67a8:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67ac:	08 95       	ret

000067ae <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    67ae:	81 e0       	ldi	r24, 0x01	; 1
    67b0:	61 e0       	ldi	r22, 0x01	; 1
    67b2:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67b6:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67ba:	08 95       	ret

000067bc <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    67bc:	68 2f       	mov	r22, r24
    67be:	61 70       	andi	r22, 0x01	; 1
    67c0:	62 60       	ori	r22, 0x02	; 2
    67c2:	80 e0       	ldi	r24, 0x00	; 0
    67c4:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67c8:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67cc:	08 95       	ret

000067ce <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    67ce:	80 e0       	ldi	r24, 0x00	; 0
    67d0:	0e 94 10 32 	call	0x6420	; 0x6420 <getLedMode>
    67d4:	61 e0       	ldi	r22, 0x01	; 1
    67d6:	68 27       	eor	r22, r24
    67d8:	80 e0       	ldi	r24, 0x00	; 0
    67da:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67de:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67e2:	08 95       	ret

000067e4 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    67e4:	80 e0       	ldi	r24, 0x00	; 0
    67e6:	60 e0       	ldi	r22, 0x00	; 0
    67e8:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67ec:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67f0:	08 95       	ret

000067f2 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    67f2:	80 e0       	ldi	r24, 0x00	; 0
    67f4:	61 e0       	ldi	r22, 0x01	; 1
    67f6:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    67fa:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    67fe:	08 95       	ret

00006800 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6800:	68 2f       	mov	r22, r24
    6802:	61 70       	andi	r22, 0x01	; 1
    6804:	62 60       	ori	r22, 0x02	; 2
    6806:	83 e0       	ldi	r24, 0x03	; 3
    6808:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    680c:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6810:	08 95       	ret

00006812 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6812:	83 e0       	ldi	r24, 0x03	; 3
    6814:	0e 94 10 32 	call	0x6420	; 0x6420 <getLedMode>
    6818:	61 e0       	ldi	r22, 0x01	; 1
    681a:	68 27       	eor	r22, r24
    681c:	83 e0       	ldi	r24, 0x03	; 3
    681e:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6822:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6826:	08 95       	ret

00006828 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    6828:	83 e0       	ldi	r24, 0x03	; 3
    682a:	60 e0       	ldi	r22, 0x00	; 0
    682c:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    6830:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6834:	08 95       	ret

00006836 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    6836:	83 e0       	ldi	r24, 0x03	; 3
    6838:	61 e0       	ldi	r22, 0x01	; 1
    683a:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLedMode>
    683e:	0e 94 75 33 	call	0x66ea	; 0x66ea <setLeds>
    6842:	08 95       	ret

00006844 <readADC>:
}



void readADC( uint8_t channel )
{
    6844:	1f 93       	push	r17
    6846:	cf 93       	push	r28
    6848:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    684a:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    684c:	80 93 01 08 	sts	0x0801, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6850:	10 92 00 08 	sts	0x0800, r1
	i2cDataLen = 1;
    6854:	11 e0       	ldi	r17, 0x01	; 1
    6856:	10 93 ff 07 	sts	0x07FF, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    685a:	80 64       	ori	r24, 0x40	; 64
    685c:	80 93 d3 03 	sts	0x03D3, r24
	i2cDestination = PCF8591;
    6860:	c0 e9       	ldi	r28, 0x90	; 144
    6862:	d0 e0       	ldi	r29, 0x00	; 0
    6864:	d0 93 03 08 	sts	0x0803, r29
    6868:	c0 93 02 08 	sts	0x0802, r28

	i2cAction();
    686c:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    6870:	10 93 00 08 	sts	0x0800, r17
	i2cDataLen = 2;
    6874:	82 e0       	ldi	r24, 0x02	; 2
    6876:	80 93 ff 07 	sts	0x07FF, r24
	i2cDestination = PCF8591;
    687a:	d0 93 03 08 	sts	0x0803, r29
    687e:	c0 93 02 08 	sts	0x0802, r28

	i2cAction();
    6882:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>
}
    6886:	df 91       	pop	r29
    6888:	cf 91       	pop	r28
    688a:	1f 91       	pop	r17
    688c:	08 95       	ret

0000688e <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    688e:	0e 94 22 34 	call	0x6844	; 0x6844 <readADC>
    6892:	08 95       	ret

00006894 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    6894:	83 e0       	ldi	r24, 0x03	; 3
    6896:	0e 94 22 34 	call	0x6844	; 0x6844 <readADC>
    689a:	08 95       	ret

0000689c <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    689c:	82 e0       	ldi	r24, 0x02	; 2
    689e:	0e 94 22 34 	call	0x6844	; 0x6844 <readADC>
    68a2:	08 95       	ret

000068a4 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    68a4:	81 e0       	ldi	r24, 0x01	; 1
    68a6:	0e 94 22 34 	call	0x6844	; 0x6844 <readADC>
    68aa:	08 95       	ret

000068ac <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    68ac:	80 e0       	ldi	r24, 0x00	; 0
    68ae:	0e 94 22 34 	call	0x6844	; 0x6844 <readADC>
    68b2:	08 95       	ret

000068b4 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    68b4:	10 92 00 08 	sts	0x0800, r1
	i2cDataLen = 2;
    68b8:	92 e0       	ldi	r25, 0x02	; 2
    68ba:	90 93 ff 07 	sts	0x07FF, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    68be:	90 e4       	ldi	r25, 0x40	; 64
    68c0:	90 93 d3 03 	sts	0x03D3, r25
	i2cData[ 1 ] = value;
    68c4:	80 93 d4 03 	sts	0x03D4, r24
	i2cDestination = PCF8591;
    68c8:	80 e9       	ldi	r24, 0x90	; 144
    68ca:	90 e0       	ldi	r25, 0x00	; 0
    68cc:	90 93 03 08 	sts	0x0803, r25
    68d0:	80 93 02 08 	sts	0x0802, r24

	i2cAction();
    68d4:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>
}
    68d8:	08 95       	ret

000068da <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    68da:	0e 94 3d 32 	call	0x647a	; 0x647a <V2S>
    68de:	0e 94 5a 34 	call	0x68b4	; 0x68b4 <writeDAC>
    68e2:	08 95       	ret

000068e4 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    68e4:	81 e0       	ldi	r24, 0x01	; 1
    68e6:	80 93 00 08 	sts	0x0800, r24
	i2cDataLen = 1;
    68ea:	80 93 ff 07 	sts	0x07FF, r24
	i2cDestination = PCF8574;
    68ee:	80 e4       	ldi	r24, 0x40	; 64
    68f0:	90 e0       	ldi	r25, 0x00	; 0
    68f2:	90 93 03 08 	sts	0x0803, r25
    68f6:	80 93 02 08 	sts	0x0802, r24

	i2cAction();
    68fa:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>
}
    68fe:	08 95       	ret

00006900 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    6900:	80 93 db 03 	sts	0x03DB, r24
    6904:	80 93 d3 03 	sts	0x03D3, r24
	i2cDataLen = 1;
    6908:	81 e0       	ldi	r24, 0x01	; 1
    690a:	80 93 ff 07 	sts	0x07FF, r24
	i2cDataDirection = i2cWrite;
    690e:	10 92 00 08 	sts	0x0800, r1
	i2cDestination = PCF8574;
    6912:	80 e4       	ldi	r24, 0x40	; 64
    6914:	90 e0       	ldi	r25, 0x00	; 0
    6916:	90 93 03 08 	sts	0x0803, r25
    691a:	80 93 02 08 	sts	0x0802, r24

	i2cAction();
    691e:	0e 94 5f 33 	call	0x66be	; 0x66be <i2cAction>
}
    6922:	08 95       	ret

00006924 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6924:	80 91 d2 03 	lds	r24, 0x03D2
    6928:	e7 eb       	ldi	r30, 0xB7	; 183
    692a:	f2 e0       	ldi	r31, 0x02	; 2
    692c:	e8 0f       	add	r30, r24
    692e:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6930:	80 91 db 03 	lds	r24, 0x03DB
    6934:	8f 70       	andi	r24, 0x0F	; 15
    6936:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6938:	89 2b       	or	r24, r25
    693a:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    693e:	80 91 d2 03 	lds	r24, 0x03D2
    6942:	89 5f       	subi	r24, 0xF9	; 249
    6944:	87 70       	andi	r24, 0x07	; 7
    6946:	80 93 d2 03 	sts	0x03D2, r24
}
    694a:	08 95       	ret

0000694c <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    694c:	80 91 d2 03 	lds	r24, 0x03D2
    6950:	e7 eb       	ldi	r30, 0xB7	; 183
    6952:	f2 e0       	ldi	r31, 0x02	; 2
    6954:	e8 0f       	add	r30, r24
    6956:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6958:	80 91 db 03 	lds	r24, 0x03DB
    695c:	8f 70       	andi	r24, 0x0F	; 15
    695e:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6960:	89 2b       	or	r24, r25
    6962:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    6966:	80 91 d2 03 	lds	r24, 0x03D2
    696a:	8f 5f       	subi	r24, 0xFF	; 255
    696c:	87 70       	andi	r24, 0x07	; 7
    696e:	80 93 d2 03 	sts	0x03D2, r24
}
    6972:	08 95       	ret

00006974 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6974:	80 91 d2 03 	lds	r24, 0x03D2
    6978:	e7 eb       	ldi	r30, 0xB7	; 183
    697a:	f2 e0       	ldi	r31, 0x02	; 2
    697c:	e8 0f       	add	r30, r24
    697e:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6980:	80 91 db 03 	lds	r24, 0x03DB
    6984:	8f 70       	andi	r24, 0x0F	; 15
    6986:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6988:	89 2b       	or	r24, r25
    698a:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    698e:	80 91 d2 03 	lds	r24, 0x03D2
    6992:	8a 5f       	subi	r24, 0xFA	; 250
    6994:	86 70       	andi	r24, 0x06	; 6
    6996:	80 93 d2 03 	sts	0x03D2, r24
}
    699a:	08 95       	ret

0000699c <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    699c:	80 91 d2 03 	lds	r24, 0x03D2
    69a0:	e7 eb       	ldi	r30, 0xB7	; 183
    69a2:	f2 e0       	ldi	r31, 0x02	; 2
    69a4:	e8 0f       	add	r30, r24
    69a6:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    69a8:	80 91 db 03 	lds	r24, 0x03DB
    69ac:	8f 70       	andi	r24, 0x0F	; 15
    69ae:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    69b0:	89 2b       	or	r24, r25
    69b2:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    69b6:	80 91 d2 03 	lds	r24, 0x03D2
    69ba:	8e 5f       	subi	r24, 0xFE	; 254
    69bc:	86 70       	andi	r24, 0x06	; 6
    69be:	80 93 d2 03 	sts	0x03D2, r24
}
    69c2:	08 95       	ret

000069c4 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    69c4:	80 91 db 03 	lds	r24, 0x03DB
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    69c8:	80 6f       	ori	r24, 0xF0	; 240
    69ca:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
}
    69ce:	08 95       	ret

000069d0 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    69d0:	90 91 db 03 	lds	r25, 0x03DB
    69d4:	88 23       	and	r24, r24
    69d6:	11 f4       	brne	.+4      	; 0x69dc <TUM_LKN_Sensorboard_setBeeper+0xc>
    69d8:	88 e0       	ldi	r24, 0x08	; 8
    69da:	01 c0       	rjmp	.+2      	; 0x69de <TUM_LKN_Sensorboard_setBeeper+0xe>
    69dc:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    69de:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    69e0:	89 2b       	or	r24, r25
    69e2:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
    69e6:	08 95       	ret

000069e8 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    69e8:	90 91 db 03 	lds	r25, 0x03DB
    69ec:	21 e0       	ldi	r18, 0x01	; 1
    69ee:	30 e0       	ldi	r19, 0x00	; 0
    69f0:	02 c0       	rjmp	.+4      	; 0x69f6 <TUM_LKN_Sensorboard_writeIO+0xe>
    69f2:	22 0f       	add	r18, r18
    69f4:	33 1f       	adc	r19, r19
    69f6:	8a 95       	dec	r24
    69f8:	e2 f7       	brpl	.-8      	; 0x69f2 <TUM_LKN_Sensorboard_writeIO+0xa>
    69fa:	82 2f       	mov	r24, r18
    69fc:	80 95       	com	r24
    69fe:	66 23       	and	r22, r22
    6a00:	09 f4       	brne	.+2      	; 0x6a04 <TUM_LKN_Sensorboard_writeIO+0x1c>
    6a02:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6a04:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6a06:	82 2f       	mov	r24, r18
    6a08:	89 2b       	or	r24, r25
    6a0a:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
    6a0e:	08 95       	ret

00006a10 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6a10:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
    6a14:	08 95       	ret

00006a16 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    6a16:	8f ef       	ldi	r24, 0xFF	; 255
    6a18:	0e 94 80 34 	call	0x6900	; 0x6900 <writeIOs>
    6a1c:	80 e0       	ldi	r24, 0x00	; 0
    6a1e:	0e 94 5a 34 	call	0x68b4	; 0x68b4 <writeDAC>
    6a22:	08 95       	ret

00006a24 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6a24:	a0 91 c6 07 	lds	r26, 0x07C6
	lds r27,nrk_high_ready_TCB+1
    6a28:	b0 91 c7 07 	lds	r27, 0x07C7

    	;x points to &OSTCB[x]
    
	ld r28,x+
    6a2c:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6a2e:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6a30:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6a32:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6a34:	ff 91       	pop	r31
	pop r30
    6a36:	ef 91       	pop	r30
	pop r29
    6a38:	df 91       	pop	r29
	pop r28
    6a3a:	cf 91       	pop	r28
	pop r27
    6a3c:	bf 91       	pop	r27
	pop r26
    6a3e:	af 91       	pop	r26
	pop r25
    6a40:	9f 91       	pop	r25
	pop r24			
    6a42:	8f 91       	pop	r24
	pop r23
    6a44:	7f 91       	pop	r23
	pop r22
    6a46:	6f 91       	pop	r22
	pop r21
    6a48:	5f 91       	pop	r21
	pop r20	
    6a4a:	4f 91       	pop	r20
	pop r19
    6a4c:	3f 91       	pop	r19
	pop r18	
    6a4e:	2f 91       	pop	r18
	pop r17
    6a50:	1f 91       	pop	r17
	pop r16
    6a52:	0f 91       	pop	r16
	pop r15
    6a54:	ff 90       	pop	r15
	pop r14
    6a56:	ef 90       	pop	r14
	pop r13
    6a58:	df 90       	pop	r13
	pop r12
    6a5a:	cf 90       	pop	r12
	pop r11
    6a5c:	bf 90       	pop	r11
	pop r10
    6a5e:	af 90       	pop	r10
	pop r9
    6a60:	9f 90       	pop	r9
	pop r8
    6a62:	8f 90       	pop	r8
	pop r7
    6a64:	7f 90       	pop	r7
	pop r6
    6a66:	6f 90       	pop	r6
	pop r5
    6a68:	5f 90       	pop	r5
	pop r4
    6a6a:	4f 90       	pop	r4
	pop r3
    6a6c:	3f 90       	pop	r3
	pop r2
    6a6e:	2f 90       	pop	r2
	pop r1
    6a70:	1f 90       	pop	r1
	pop r0
    6a72:	0f 90       	pop	r0
	out __SREG__, r0
    6a74:	0f be       	out	0x3f, r0	; 63
	pop r0	
    6a76:	0f 90       	pop	r0
	   
    	reti 
    6a78:	18 95       	reti

00006a7a <__udivdi3>:
    6a7a:	a8 e3       	ldi	r26, 0x38	; 56
    6a7c:	b0 e0       	ldi	r27, 0x00	; 0
    6a7e:	e3 e4       	ldi	r30, 0x43	; 67
    6a80:	f5 e3       	ldi	r31, 0x35	; 53
    6a82:	0c 94 21 43 	jmp	0x8642	; 0x8642 <__prologue_saves__>
    6a86:	29 83       	std	Y+1, r18	; 0x01
    6a88:	3a 83       	std	Y+2, r19	; 0x02
    6a8a:	4b 83       	std	Y+3, r20	; 0x03
    6a8c:	5c 83       	std	Y+4, r21	; 0x04
    6a8e:	6d 83       	std	Y+5, r22	; 0x05
    6a90:	7e 83       	std	Y+6, r23	; 0x06
    6a92:	8f 83       	std	Y+7, r24	; 0x07
    6a94:	98 87       	std	Y+8, r25	; 0x08
    6a96:	a9 86       	std	Y+9, r10	; 0x09
    6a98:	ba 86       	std	Y+10, r11	; 0x0a
    6a9a:	cb 86       	std	Y+11, r12	; 0x0b
    6a9c:	dc 86       	std	Y+12, r13	; 0x0c
    6a9e:	ed 86       	std	Y+13, r14	; 0x0d
    6aa0:	fe 86       	std	Y+14, r15	; 0x0e
    6aa2:	0f 87       	std	Y+15, r16	; 0x0f
    6aa4:	18 8b       	std	Y+16, r17	; 0x10
    6aa6:	e9 84       	ldd	r14, Y+9	; 0x09
    6aa8:	fa 84       	ldd	r15, Y+10	; 0x0a
    6aaa:	0b 85       	ldd	r16, Y+11	; 0x0b
    6aac:	1c 85       	ldd	r17, Y+12	; 0x0c
    6aae:	2d 85       	ldd	r18, Y+13	; 0x0d
    6ab0:	3e 85       	ldd	r19, Y+14	; 0x0e
    6ab2:	4f 85       	ldd	r20, Y+15	; 0x0f
    6ab4:	58 89       	ldd	r21, Y+16	; 0x10
    6ab6:	29 80       	ldd	r2, Y+1	; 0x01
    6ab8:	3a 80       	ldd	r3, Y+2	; 0x02
    6aba:	4b 80       	ldd	r4, Y+3	; 0x03
    6abc:	5c 80       	ldd	r5, Y+4	; 0x04
    6abe:	2d a2       	std	Y+37, r2	; 0x25
    6ac0:	3e a2       	std	Y+38, r3	; 0x26
    6ac2:	4f a2       	std	Y+39, r4	; 0x27
    6ac4:	58 a6       	std	Y+40, r5	; 0x28
    6ac6:	ad 80       	ldd	r10, Y+5	; 0x05
    6ac8:	be 80       	ldd	r11, Y+6	; 0x06
    6aca:	cf 80       	ldd	r12, Y+7	; 0x07
    6acc:	d8 84       	ldd	r13, Y+8	; 0x08
    6ace:	21 15       	cp	r18, r1
    6ad0:	31 05       	cpc	r19, r1
    6ad2:	41 05       	cpc	r20, r1
    6ad4:	51 05       	cpc	r21, r1
    6ad6:	09 f0       	breq	.+2      	; 0x6ada <__udivdi3+0x60>
    6ad8:	be c3       	rjmp	.+1916   	; 0x7256 <__udivdi3+0x7dc>
    6ada:	ae 14       	cp	r10, r14
    6adc:	bf 04       	cpc	r11, r15
    6ade:	c0 06       	cpc	r12, r16
    6ae0:	d1 06       	cpc	r13, r17
    6ae2:	08 f0       	brcs	.+2      	; 0x6ae6 <__udivdi3+0x6c>
    6ae4:	4f c1       	rjmp	.+670    	; 0x6d84 <__udivdi3+0x30a>
    6ae6:	20 e0       	ldi	r18, 0x00	; 0
    6ae8:	e2 16       	cp	r14, r18
    6aea:	20 e0       	ldi	r18, 0x00	; 0
    6aec:	f2 06       	cpc	r15, r18
    6aee:	21 e0       	ldi	r18, 0x01	; 1
    6af0:	02 07       	cpc	r16, r18
    6af2:	20 e0       	ldi	r18, 0x00	; 0
    6af4:	12 07       	cpc	r17, r18
    6af6:	58 f4       	brcc	.+22     	; 0x6b0e <__udivdi3+0x94>
    6af8:	3f ef       	ldi	r19, 0xFF	; 255
    6afa:	e3 16       	cp	r14, r19
    6afc:	f1 04       	cpc	r15, r1
    6afe:	01 05       	cpc	r16, r1
    6b00:	11 05       	cpc	r17, r1
    6b02:	09 f0       	breq	.+2      	; 0x6b06 <__udivdi3+0x8c>
    6b04:	90 f4       	brcc	.+36     	; 0x6b2a <__udivdi3+0xb0>
    6b06:	20 e0       	ldi	r18, 0x00	; 0
    6b08:	30 e0       	ldi	r19, 0x00	; 0
    6b0a:	a9 01       	movw	r20, r18
    6b0c:	17 c0       	rjmp	.+46     	; 0x6b3c <__udivdi3+0xc2>
    6b0e:	40 e0       	ldi	r20, 0x00	; 0
    6b10:	e4 16       	cp	r14, r20
    6b12:	40 e0       	ldi	r20, 0x00	; 0
    6b14:	f4 06       	cpc	r15, r20
    6b16:	40 e0       	ldi	r20, 0x00	; 0
    6b18:	04 07       	cpc	r16, r20
    6b1a:	41 e0       	ldi	r20, 0x01	; 1
    6b1c:	14 07       	cpc	r17, r20
    6b1e:	50 f4       	brcc	.+20     	; 0x6b34 <__udivdi3+0xba>
    6b20:	20 e1       	ldi	r18, 0x10	; 16
    6b22:	30 e0       	ldi	r19, 0x00	; 0
    6b24:	40 e0       	ldi	r20, 0x00	; 0
    6b26:	50 e0       	ldi	r21, 0x00	; 0
    6b28:	09 c0       	rjmp	.+18     	; 0x6b3c <__udivdi3+0xc2>
    6b2a:	28 e0       	ldi	r18, 0x08	; 8
    6b2c:	30 e0       	ldi	r19, 0x00	; 0
    6b2e:	40 e0       	ldi	r20, 0x00	; 0
    6b30:	50 e0       	ldi	r21, 0x00	; 0
    6b32:	04 c0       	rjmp	.+8      	; 0x6b3c <__udivdi3+0xc2>
    6b34:	28 e1       	ldi	r18, 0x18	; 24
    6b36:	30 e0       	ldi	r19, 0x00	; 0
    6b38:	40 e0       	ldi	r20, 0x00	; 0
    6b3a:	50 e0       	ldi	r21, 0x00	; 0
    6b3c:	d8 01       	movw	r26, r16
    6b3e:	c7 01       	movw	r24, r14
    6b40:	02 2e       	mov	r0, r18
    6b42:	04 c0       	rjmp	.+8      	; 0x6b4c <__udivdi3+0xd2>
    6b44:	b6 95       	lsr	r27
    6b46:	a7 95       	ror	r26
    6b48:	97 95       	ror	r25
    6b4a:	87 95       	ror	r24
    6b4c:	0a 94       	dec	r0
    6b4e:	d2 f7       	brpl	.-12     	; 0x6b44 <__udivdi3+0xca>
    6b50:	8b 53       	subi	r24, 0x3B	; 59
    6b52:	9d 4f       	sbci	r25, 0xFD	; 253
    6b54:	dc 01       	movw	r26, r24
    6b56:	6c 91       	ld	r22, X
    6b58:	80 e2       	ldi	r24, 0x20	; 32
    6b5a:	90 e0       	ldi	r25, 0x00	; 0
    6b5c:	a0 e0       	ldi	r26, 0x00	; 0
    6b5e:	b0 e0       	ldi	r27, 0x00	; 0
    6b60:	82 1b       	sub	r24, r18
    6b62:	93 0b       	sbc	r25, r19
    6b64:	a4 0b       	sbc	r26, r20
    6b66:	b5 0b       	sbc	r27, r21
    6b68:	86 1b       	sub	r24, r22
    6b6a:	91 09       	sbc	r25, r1
    6b6c:	a1 09       	sbc	r26, r1
    6b6e:	b1 09       	sbc	r27, r1
    6b70:	00 97       	sbiw	r24, 0x00	; 0
    6b72:	a1 05       	cpc	r26, r1
    6b74:	b1 05       	cpc	r27, r1
    6b76:	a1 f1       	breq	.+104    	; 0x6be0 <__udivdi3+0x166>
    6b78:	08 2e       	mov	r0, r24
    6b7a:	04 c0       	rjmp	.+8      	; 0x6b84 <__udivdi3+0x10a>
    6b7c:	ee 0c       	add	r14, r14
    6b7e:	ff 1c       	adc	r15, r15
    6b80:	00 1f       	adc	r16, r16
    6b82:	11 1f       	adc	r17, r17
    6b84:	0a 94       	dec	r0
    6b86:	d2 f7       	brpl	.-12     	; 0x6b7c <__udivdi3+0x102>
    6b88:	a6 01       	movw	r20, r12
    6b8a:	95 01       	movw	r18, r10
    6b8c:	08 2e       	mov	r0, r24
    6b8e:	04 c0       	rjmp	.+8      	; 0x6b98 <__udivdi3+0x11e>
    6b90:	22 0f       	add	r18, r18
    6b92:	33 1f       	adc	r19, r19
    6b94:	44 1f       	adc	r20, r20
    6b96:	55 1f       	adc	r21, r21
    6b98:	0a 94       	dec	r0
    6b9a:	d2 f7       	brpl	.-12     	; 0x6b90 <__udivdi3+0x116>
    6b9c:	60 e2       	ldi	r22, 0x20	; 32
    6b9e:	70 e0       	ldi	r23, 0x00	; 0
    6ba0:	68 1b       	sub	r22, r24
    6ba2:	79 0b       	sbc	r23, r25
    6ba4:	ad a0       	ldd	r10, Y+37	; 0x25
    6ba6:	be a0       	ldd	r11, Y+38	; 0x26
    6ba8:	cf a0       	ldd	r12, Y+39	; 0x27
    6baa:	d8 a4       	ldd	r13, Y+40	; 0x28
    6bac:	04 c0       	rjmp	.+8      	; 0x6bb6 <__udivdi3+0x13c>
    6bae:	d6 94       	lsr	r13
    6bb0:	c7 94       	ror	r12
    6bb2:	b7 94       	ror	r11
    6bb4:	a7 94       	ror	r10
    6bb6:	6a 95       	dec	r22
    6bb8:	d2 f7       	brpl	.-12     	; 0x6bae <__udivdi3+0x134>
    6bba:	a2 2a       	or	r10, r18
    6bbc:	b3 2a       	or	r11, r19
    6bbe:	c4 2a       	or	r12, r20
    6bc0:	d5 2a       	or	r13, r21
    6bc2:	2d a0       	ldd	r2, Y+37	; 0x25
    6bc4:	3e a0       	ldd	r3, Y+38	; 0x26
    6bc6:	4f a0       	ldd	r4, Y+39	; 0x27
    6bc8:	58 a4       	ldd	r5, Y+40	; 0x28
    6bca:	04 c0       	rjmp	.+8      	; 0x6bd4 <__udivdi3+0x15a>
    6bcc:	22 0c       	add	r2, r2
    6bce:	33 1c       	adc	r3, r3
    6bd0:	44 1c       	adc	r4, r4
    6bd2:	55 1c       	adc	r5, r5
    6bd4:	8a 95       	dec	r24
    6bd6:	d2 f7       	brpl	.-12     	; 0x6bcc <__udivdi3+0x152>
    6bd8:	2d a2       	std	Y+37, r2	; 0x25
    6bda:	3e a2       	std	Y+38, r3	; 0x26
    6bdc:	4f a2       	std	Y+39, r4	; 0x27
    6bde:	58 a6       	std	Y+40, r5	; 0x28
    6be0:	38 01       	movw	r6, r16
    6be2:	88 24       	eor	r8, r8
    6be4:	99 24       	eor	r9, r9
    6be6:	a8 01       	movw	r20, r16
    6be8:	97 01       	movw	r18, r14
    6bea:	40 70       	andi	r20, 0x00	; 0
    6bec:	50 70       	andi	r21, 0x00	; 0
    6bee:	2d 8f       	std	Y+29, r18	; 0x1d
    6bf0:	3e 8f       	std	Y+30, r19	; 0x1e
    6bf2:	4f 8f       	std	Y+31, r20	; 0x1f
    6bf4:	58 a3       	std	Y+32, r21	; 0x20
    6bf6:	c6 01       	movw	r24, r12
    6bf8:	b5 01       	movw	r22, r10
    6bfa:	a4 01       	movw	r20, r8
    6bfc:	93 01       	movw	r18, r6
    6bfe:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6c02:	22 2e       	mov	r2, r18
    6c04:	53 2e       	mov	r5, r19
    6c06:	44 2e       	mov	r4, r20
    6c08:	35 2e       	mov	r3, r21
    6c0a:	69 a3       	std	Y+33, r22	; 0x21
    6c0c:	7a a3       	std	Y+34, r23	; 0x22
    6c0e:	8b a3       	std	Y+35, r24	; 0x23
    6c10:	9c a3       	std	Y+36, r25	; 0x24
    6c12:	c6 01       	movw	r24, r12
    6c14:	b5 01       	movw	r22, r10
    6c16:	a4 01       	movw	r20, r8
    6c18:	93 01       	movw	r18, r6
    6c1a:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6c1e:	82 2d       	mov	r24, r2
    6c20:	95 2d       	mov	r25, r5
    6c22:	a4 2d       	mov	r26, r4
    6c24:	b3 2d       	mov	r27, r3
    6c26:	89 8f       	std	Y+25, r24	; 0x19
    6c28:	9a 8f       	std	Y+26, r25	; 0x1a
    6c2a:	ab 8f       	std	Y+27, r26	; 0x1b
    6c2c:	bc 8f       	std	Y+28, r27	; 0x1c
    6c2e:	bc 01       	movw	r22, r24
    6c30:	cd 01       	movw	r24, r26
    6c32:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c34:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c36:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c38:	58 a1       	ldd	r21, Y+32	; 0x20
    6c3a:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    6c3e:	5b 01       	movw	r10, r22
    6c40:	6c 01       	movw	r12, r24
    6c42:	49 a1       	ldd	r20, Y+33	; 0x21
    6c44:	5a a1       	ldd	r21, Y+34	; 0x22
    6c46:	6b a1       	ldd	r22, Y+35	; 0x23
    6c48:	7c a1       	ldd	r23, Y+36	; 0x24
    6c4a:	da 01       	movw	r26, r20
    6c4c:	99 27       	eor	r25, r25
    6c4e:	88 27       	eor	r24, r24
    6c50:	2d a0       	ldd	r2, Y+37	; 0x25
    6c52:	3e a0       	ldd	r3, Y+38	; 0x26
    6c54:	4f a0       	ldd	r4, Y+39	; 0x27
    6c56:	58 a4       	ldd	r5, Y+40	; 0x28
    6c58:	92 01       	movw	r18, r4
    6c5a:	44 27       	eor	r20, r20
    6c5c:	55 27       	eor	r21, r21
    6c5e:	82 2b       	or	r24, r18
    6c60:	93 2b       	or	r25, r19
    6c62:	a4 2b       	or	r26, r20
    6c64:	b5 2b       	or	r27, r21
    6c66:	8a 15       	cp	r24, r10
    6c68:	9b 05       	cpc	r25, r11
    6c6a:	ac 05       	cpc	r26, r12
    6c6c:	bd 05       	cpc	r27, r13
    6c6e:	30 f5       	brcc	.+76     	; 0x6cbc <__udivdi3+0x242>
    6c70:	29 8d       	ldd	r18, Y+25	; 0x19
    6c72:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c74:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c76:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c78:	21 50       	subi	r18, 0x01	; 1
    6c7a:	30 40       	sbci	r19, 0x00	; 0
    6c7c:	40 40       	sbci	r20, 0x00	; 0
    6c7e:	50 40       	sbci	r21, 0x00	; 0
    6c80:	29 8f       	std	Y+25, r18	; 0x19
    6c82:	3a 8f       	std	Y+26, r19	; 0x1a
    6c84:	4b 8f       	std	Y+27, r20	; 0x1b
    6c86:	5c 8f       	std	Y+28, r21	; 0x1c
    6c88:	8e 0d       	add	r24, r14
    6c8a:	9f 1d       	adc	r25, r15
    6c8c:	a0 1f       	adc	r26, r16
    6c8e:	b1 1f       	adc	r27, r17
    6c90:	8e 15       	cp	r24, r14
    6c92:	9f 05       	cpc	r25, r15
    6c94:	a0 07       	cpc	r26, r16
    6c96:	b1 07       	cpc	r27, r17
    6c98:	88 f0       	brcs	.+34     	; 0x6cbc <__udivdi3+0x242>
    6c9a:	8a 15       	cp	r24, r10
    6c9c:	9b 05       	cpc	r25, r11
    6c9e:	ac 05       	cpc	r26, r12
    6ca0:	bd 05       	cpc	r27, r13
    6ca2:	60 f4       	brcc	.+24     	; 0x6cbc <__udivdi3+0x242>
    6ca4:	21 50       	subi	r18, 0x01	; 1
    6ca6:	30 40       	sbci	r19, 0x00	; 0
    6ca8:	40 40       	sbci	r20, 0x00	; 0
    6caa:	50 40       	sbci	r21, 0x00	; 0
    6cac:	29 8f       	std	Y+25, r18	; 0x19
    6cae:	3a 8f       	std	Y+26, r19	; 0x1a
    6cb0:	4b 8f       	std	Y+27, r20	; 0x1b
    6cb2:	5c 8f       	std	Y+28, r21	; 0x1c
    6cb4:	8e 0d       	add	r24, r14
    6cb6:	9f 1d       	adc	r25, r15
    6cb8:	a0 1f       	adc	r26, r16
    6cba:	b1 1f       	adc	r27, r17
    6cbc:	ac 01       	movw	r20, r24
    6cbe:	bd 01       	movw	r22, r26
    6cc0:	4a 19       	sub	r20, r10
    6cc2:	5b 09       	sbc	r21, r11
    6cc4:	6c 09       	sbc	r22, r12
    6cc6:	7d 09       	sbc	r23, r13
    6cc8:	5a 01       	movw	r10, r20
    6cca:	6b 01       	movw	r12, r22
    6ccc:	cb 01       	movw	r24, r22
    6cce:	ba 01       	movw	r22, r20
    6cd0:	a4 01       	movw	r20, r8
    6cd2:	93 01       	movw	r18, r6
    6cd4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6cd8:	22 2e       	mov	r2, r18
    6cda:	53 2e       	mov	r5, r19
    6cdc:	44 2e       	mov	r4, r20
    6cde:	35 2e       	mov	r3, r21
    6ce0:	69 a3       	std	Y+33, r22	; 0x21
    6ce2:	7a a3       	std	Y+34, r23	; 0x22
    6ce4:	8b a3       	std	Y+35, r24	; 0x23
    6ce6:	9c a3       	std	Y+36, r25	; 0x24
    6ce8:	c6 01       	movw	r24, r12
    6cea:	b5 01       	movw	r22, r10
    6cec:	a4 01       	movw	r20, r8
    6cee:	93 01       	movw	r18, r6
    6cf0:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6cf4:	a2 2c       	mov	r10, r2
    6cf6:	b5 2c       	mov	r11, r5
    6cf8:	c4 2c       	mov	r12, r4
    6cfa:	d3 2c       	mov	r13, r3
    6cfc:	c6 01       	movw	r24, r12
    6cfe:	b5 01       	movw	r22, r10
    6d00:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6d02:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6d04:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6d06:	58 a1       	ldd	r21, Y+32	; 0x20
    6d08:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    6d0c:	3b 01       	movw	r6, r22
    6d0e:	4c 01       	movw	r8, r24
    6d10:	69 a1       	ldd	r22, Y+33	; 0x21
    6d12:	7a a1       	ldd	r23, Y+34	; 0x22
    6d14:	8b a1       	ldd	r24, Y+35	; 0x23
    6d16:	9c a1       	ldd	r25, Y+36	; 0x24
    6d18:	ab 01       	movw	r20, r22
    6d1a:	33 27       	eor	r19, r19
    6d1c:	22 27       	eor	r18, r18
    6d1e:	8d a1       	ldd	r24, Y+37	; 0x25
    6d20:	9e a1       	ldd	r25, Y+38	; 0x26
    6d22:	af a1       	ldd	r26, Y+39	; 0x27
    6d24:	b8 a5       	ldd	r27, Y+40	; 0x28
    6d26:	a0 70       	andi	r26, 0x00	; 0
    6d28:	b0 70       	andi	r27, 0x00	; 0
    6d2a:	28 2b       	or	r18, r24
    6d2c:	39 2b       	or	r19, r25
    6d2e:	4a 2b       	or	r20, r26
    6d30:	5b 2b       	or	r21, r27
    6d32:	26 15       	cp	r18, r6
    6d34:	37 05       	cpc	r19, r7
    6d36:	48 05       	cpc	r20, r8
    6d38:	59 05       	cpc	r21, r9
    6d3a:	c0 f4       	brcc	.+48     	; 0x6d6c <__udivdi3+0x2f2>
    6d3c:	08 94       	sec
    6d3e:	a1 08       	sbc	r10, r1
    6d40:	b1 08       	sbc	r11, r1
    6d42:	c1 08       	sbc	r12, r1
    6d44:	d1 08       	sbc	r13, r1
    6d46:	2e 0d       	add	r18, r14
    6d48:	3f 1d       	adc	r19, r15
    6d4a:	40 1f       	adc	r20, r16
    6d4c:	51 1f       	adc	r21, r17
    6d4e:	2e 15       	cp	r18, r14
    6d50:	3f 05       	cpc	r19, r15
    6d52:	40 07       	cpc	r20, r16
    6d54:	51 07       	cpc	r21, r17
    6d56:	50 f0       	brcs	.+20     	; 0x6d6c <__udivdi3+0x2f2>
    6d58:	26 15       	cp	r18, r6
    6d5a:	37 05       	cpc	r19, r7
    6d5c:	48 05       	cpc	r20, r8
    6d5e:	59 05       	cpc	r21, r9
    6d60:	28 f4       	brcc	.+10     	; 0x6d6c <__udivdi3+0x2f2>
    6d62:	08 94       	sec
    6d64:	a1 08       	sbc	r10, r1
    6d66:	b1 08       	sbc	r11, r1
    6d68:	c1 08       	sbc	r12, r1
    6d6a:	d1 08       	sbc	r13, r1
    6d6c:	89 8d       	ldd	r24, Y+25	; 0x19
    6d6e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6d70:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6d72:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6d74:	8c 01       	movw	r16, r24
    6d76:	ff 24       	eor	r15, r15
    6d78:	ee 24       	eor	r14, r14
    6d7a:	ea 28       	or	r14, r10
    6d7c:	fb 28       	or	r15, r11
    6d7e:	0c 29       	or	r16, r12
    6d80:	1d 29       	or	r17, r13
    6d82:	b3 c4       	rjmp	.+2406   	; 0x76ea <__udivdi3+0xc70>
    6d84:	e1 14       	cp	r14, r1
    6d86:	f1 04       	cpc	r15, r1
    6d88:	01 05       	cpc	r16, r1
    6d8a:	11 05       	cpc	r17, r1
    6d8c:	59 f4       	brne	.+22     	; 0x6da4 <__udivdi3+0x32a>
    6d8e:	61 e0       	ldi	r22, 0x01	; 1
    6d90:	70 e0       	ldi	r23, 0x00	; 0
    6d92:	80 e0       	ldi	r24, 0x00	; 0
    6d94:	90 e0       	ldi	r25, 0x00	; 0
    6d96:	a8 01       	movw	r20, r16
    6d98:	97 01       	movw	r18, r14
    6d9a:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6d9e:	79 01       	movw	r14, r18
    6da0:	8a 01       	movw	r16, r20
    6da2:	10 c0       	rjmp	.+32     	; 0x6dc4 <__udivdi3+0x34a>
    6da4:	90 e0       	ldi	r25, 0x00	; 0
    6da6:	e9 16       	cp	r14, r25
    6da8:	90 e0       	ldi	r25, 0x00	; 0
    6daa:	f9 06       	cpc	r15, r25
    6dac:	91 e0       	ldi	r25, 0x01	; 1
    6dae:	09 07       	cpc	r16, r25
    6db0:	90 e0       	ldi	r25, 0x00	; 0
    6db2:	19 07       	cpc	r17, r25
    6db4:	58 f4       	brcc	.+22     	; 0x6dcc <__udivdi3+0x352>
    6db6:	af ef       	ldi	r26, 0xFF	; 255
    6db8:	ea 16       	cp	r14, r26
    6dba:	f1 04       	cpc	r15, r1
    6dbc:	01 05       	cpc	r16, r1
    6dbe:	11 05       	cpc	r17, r1
    6dc0:	09 f0       	breq	.+2      	; 0x6dc4 <__udivdi3+0x34a>
    6dc2:	90 f4       	brcc	.+36     	; 0x6de8 <__udivdi3+0x36e>
    6dc4:	20 e0       	ldi	r18, 0x00	; 0
    6dc6:	30 e0       	ldi	r19, 0x00	; 0
    6dc8:	a9 01       	movw	r20, r18
    6dca:	17 c0       	rjmp	.+46     	; 0x6dfa <__udivdi3+0x380>
    6dcc:	b0 e0       	ldi	r27, 0x00	; 0
    6dce:	eb 16       	cp	r14, r27
    6dd0:	b0 e0       	ldi	r27, 0x00	; 0
    6dd2:	fb 06       	cpc	r15, r27
    6dd4:	b0 e0       	ldi	r27, 0x00	; 0
    6dd6:	0b 07       	cpc	r16, r27
    6dd8:	b1 e0       	ldi	r27, 0x01	; 1
    6dda:	1b 07       	cpc	r17, r27
    6ddc:	50 f4       	brcc	.+20     	; 0x6df2 <__udivdi3+0x378>
    6dde:	20 e1       	ldi	r18, 0x10	; 16
    6de0:	30 e0       	ldi	r19, 0x00	; 0
    6de2:	40 e0       	ldi	r20, 0x00	; 0
    6de4:	50 e0       	ldi	r21, 0x00	; 0
    6de6:	09 c0       	rjmp	.+18     	; 0x6dfa <__udivdi3+0x380>
    6de8:	28 e0       	ldi	r18, 0x08	; 8
    6dea:	30 e0       	ldi	r19, 0x00	; 0
    6dec:	40 e0       	ldi	r20, 0x00	; 0
    6dee:	50 e0       	ldi	r21, 0x00	; 0
    6df0:	04 c0       	rjmp	.+8      	; 0x6dfa <__udivdi3+0x380>
    6df2:	28 e1       	ldi	r18, 0x18	; 24
    6df4:	30 e0       	ldi	r19, 0x00	; 0
    6df6:	40 e0       	ldi	r20, 0x00	; 0
    6df8:	50 e0       	ldi	r21, 0x00	; 0
    6dfa:	d8 01       	movw	r26, r16
    6dfc:	c7 01       	movw	r24, r14
    6dfe:	02 2e       	mov	r0, r18
    6e00:	04 c0       	rjmp	.+8      	; 0x6e0a <__udivdi3+0x390>
    6e02:	b6 95       	lsr	r27
    6e04:	a7 95       	ror	r26
    6e06:	97 95       	ror	r25
    6e08:	87 95       	ror	r24
    6e0a:	0a 94       	dec	r0
    6e0c:	d2 f7       	brpl	.-12     	; 0x6e02 <__udivdi3+0x388>
    6e0e:	8b 53       	subi	r24, 0x3B	; 59
    6e10:	9d 4f       	sbci	r25, 0xFD	; 253
    6e12:	fc 01       	movw	r30, r24
    6e14:	80 81       	ld	r24, Z
    6e16:	28 0f       	add	r18, r24
    6e18:	31 1d       	adc	r19, r1
    6e1a:	41 1d       	adc	r20, r1
    6e1c:	51 1d       	adc	r21, r1
    6e1e:	80 e2       	ldi	r24, 0x20	; 32
    6e20:	90 e0       	ldi	r25, 0x00	; 0
    6e22:	a0 e0       	ldi	r26, 0x00	; 0
    6e24:	b0 e0       	ldi	r27, 0x00	; 0
    6e26:	82 1b       	sub	r24, r18
    6e28:	93 0b       	sbc	r25, r19
    6e2a:	a4 0b       	sbc	r26, r20
    6e2c:	b5 0b       	sbc	r27, r21
    6e2e:	61 f4       	brne	.+24     	; 0x6e48 <__udivdi3+0x3ce>
    6e30:	15 01       	movw	r2, r10
    6e32:	26 01       	movw	r4, r12
    6e34:	2e 18       	sub	r2, r14
    6e36:	3f 08       	sbc	r3, r15
    6e38:	40 0a       	sbc	r4, r16
    6e3a:	51 0a       	sbc	r5, r17
    6e3c:	81 e0       	ldi	r24, 0x01	; 1
    6e3e:	a8 2e       	mov	r10, r24
    6e40:	b1 2c       	mov	r11, r1
    6e42:	c1 2c       	mov	r12, r1
    6e44:	d1 2c       	mov	r13, r1
    6e46:	29 c1       	rjmp	.+594    	; 0x709a <__udivdi3+0x620>
    6e48:	08 2e       	mov	r0, r24
    6e4a:	04 c0       	rjmp	.+8      	; 0x6e54 <__udivdi3+0x3da>
    6e4c:	ee 0c       	add	r14, r14
    6e4e:	ff 1c       	adc	r15, r15
    6e50:	00 1f       	adc	r16, r16
    6e52:	11 1f       	adc	r17, r17
    6e54:	0a 94       	dec	r0
    6e56:	d2 f7       	brpl	.-12     	; 0x6e4c <__udivdi3+0x3d2>
    6e58:	15 01       	movw	r2, r10
    6e5a:	26 01       	movw	r4, r12
    6e5c:	02 2e       	mov	r0, r18
    6e5e:	04 c0       	rjmp	.+8      	; 0x6e68 <__udivdi3+0x3ee>
    6e60:	56 94       	lsr	r5
    6e62:	47 94       	ror	r4
    6e64:	37 94       	ror	r3
    6e66:	27 94       	ror	r2
    6e68:	0a 94       	dec	r0
    6e6a:	d2 f7       	brpl	.-12     	; 0x6e60 <__udivdi3+0x3e6>
    6e6c:	29 8e       	std	Y+25, r2	; 0x19
    6e6e:	3a 8e       	std	Y+26, r3	; 0x1a
    6e70:	4b 8e       	std	Y+27, r4	; 0x1b
    6e72:	5c 8e       	std	Y+28, r5	; 0x1c
    6e74:	b6 01       	movw	r22, r12
    6e76:	a5 01       	movw	r20, r10
    6e78:	08 2e       	mov	r0, r24
    6e7a:	04 c0       	rjmp	.+8      	; 0x6e84 <__udivdi3+0x40a>
    6e7c:	44 0f       	add	r20, r20
    6e7e:	55 1f       	adc	r21, r21
    6e80:	66 1f       	adc	r22, r22
    6e82:	77 1f       	adc	r23, r23
    6e84:	0a 94       	dec	r0
    6e86:	d2 f7       	brpl	.-12     	; 0x6e7c <__udivdi3+0x402>
    6e88:	4d 8f       	std	Y+29, r20	; 0x1d
    6e8a:	5e 8f       	std	Y+30, r21	; 0x1e
    6e8c:	6f 8f       	std	Y+31, r22	; 0x1f
    6e8e:	78 a3       	std	Y+32, r23	; 0x20
    6e90:	2d a0       	ldd	r2, Y+37	; 0x25
    6e92:	3e a0       	ldd	r3, Y+38	; 0x26
    6e94:	4f a0       	ldd	r4, Y+39	; 0x27
    6e96:	58 a4       	ldd	r5, Y+40	; 0x28
    6e98:	04 c0       	rjmp	.+8      	; 0x6ea2 <__udivdi3+0x428>
    6e9a:	56 94       	lsr	r5
    6e9c:	47 94       	ror	r4
    6e9e:	37 94       	ror	r3
    6ea0:	27 94       	ror	r2
    6ea2:	2a 95       	dec	r18
    6ea4:	d2 f7       	brpl	.-12     	; 0x6e9a <__udivdi3+0x420>
    6ea6:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6ea8:	be 8c       	ldd	r11, Y+30	; 0x1e
    6eaa:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6eac:	d8 a0       	ldd	r13, Y+32	; 0x20
    6eae:	a2 28       	or	r10, r2
    6eb0:	b3 28       	or	r11, r3
    6eb2:	c4 28       	or	r12, r4
    6eb4:	d5 28       	or	r13, r5
    6eb6:	ad 8e       	std	Y+29, r10	; 0x1d
    6eb8:	be 8e       	std	Y+30, r11	; 0x1e
    6eba:	cf 8e       	std	Y+31, r12	; 0x1f
    6ebc:	d8 a2       	std	Y+32, r13	; 0x20
    6ebe:	2d a1       	ldd	r18, Y+37	; 0x25
    6ec0:	3e a1       	ldd	r19, Y+38	; 0x26
    6ec2:	4f a1       	ldd	r20, Y+39	; 0x27
    6ec4:	58 a5       	ldd	r21, Y+40	; 0x28
    6ec6:	04 c0       	rjmp	.+8      	; 0x6ed0 <__udivdi3+0x456>
    6ec8:	22 0f       	add	r18, r18
    6eca:	33 1f       	adc	r19, r19
    6ecc:	44 1f       	adc	r20, r20
    6ece:	55 1f       	adc	r21, r21
    6ed0:	8a 95       	dec	r24
    6ed2:	d2 f7       	brpl	.-12     	; 0x6ec8 <__udivdi3+0x44e>
    6ed4:	2d a3       	std	Y+37, r18	; 0x25
    6ed6:	3e a3       	std	Y+38, r19	; 0x26
    6ed8:	4f a3       	std	Y+39, r20	; 0x27
    6eda:	58 a7       	std	Y+40, r21	; 0x28
    6edc:	38 01       	movw	r6, r16
    6ede:	88 24       	eor	r8, r8
    6ee0:	99 24       	eor	r9, r9
    6ee2:	b8 01       	movw	r22, r16
    6ee4:	a7 01       	movw	r20, r14
    6ee6:	60 70       	andi	r22, 0x00	; 0
    6ee8:	70 70       	andi	r23, 0x00	; 0
    6eea:	49 a3       	std	Y+33, r20	; 0x21
    6eec:	5a a3       	std	Y+34, r21	; 0x22
    6eee:	6b a3       	std	Y+35, r22	; 0x23
    6ef0:	7c a3       	std	Y+36, r23	; 0x24
    6ef2:	69 8d       	ldd	r22, Y+25	; 0x19
    6ef4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6ef6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6ef8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6efa:	a4 01       	movw	r20, r8
    6efc:	93 01       	movw	r18, r6
    6efe:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6f02:	22 2e       	mov	r2, r18
    6f04:	53 2e       	mov	r5, r19
    6f06:	44 2e       	mov	r4, r20
    6f08:	35 2e       	mov	r3, r21
    6f0a:	69 a7       	std	Y+41, r22	; 0x29
    6f0c:	7a a7       	std	Y+42, r23	; 0x2a
    6f0e:	8b a7       	std	Y+43, r24	; 0x2b
    6f10:	9c a7       	std	Y+44, r25	; 0x2c
    6f12:	69 8d       	ldd	r22, Y+25	; 0x19
    6f14:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6f16:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6f18:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6f1a:	a4 01       	movw	r20, r8
    6f1c:	93 01       	movw	r18, r6
    6f1e:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6f22:	a2 2c       	mov	r10, r2
    6f24:	b5 2c       	mov	r11, r5
    6f26:	c4 2c       	mov	r12, r4
    6f28:	d3 2c       	mov	r13, r3
    6f2a:	a9 8e       	std	Y+25, r10	; 0x19
    6f2c:	ba 8e       	std	Y+26, r11	; 0x1a
    6f2e:	cb 8e       	std	Y+27, r12	; 0x1b
    6f30:	dc 8e       	std	Y+28, r13	; 0x1c
    6f32:	c6 01       	movw	r24, r12
    6f34:	b5 01       	movw	r22, r10
    6f36:	29 a1       	ldd	r18, Y+33	; 0x21
    6f38:	3a a1       	ldd	r19, Y+34	; 0x22
    6f3a:	4b a1       	ldd	r20, Y+35	; 0x23
    6f3c:	5c a1       	ldd	r21, Y+36	; 0x24
    6f3e:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    6f42:	5b 01       	movw	r10, r22
    6f44:	6c 01       	movw	r12, r24
    6f46:	29 a4       	ldd	r2, Y+41	; 0x29
    6f48:	3a a4       	ldd	r3, Y+42	; 0x2a
    6f4a:	4b a4       	ldd	r4, Y+43	; 0x2b
    6f4c:	5c a4       	ldd	r5, Y+44	; 0x2c
    6f4e:	d1 01       	movw	r26, r2
    6f50:	99 27       	eor	r25, r25
    6f52:	88 27       	eor	r24, r24
    6f54:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6f56:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6f58:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6f5a:	58 a0       	ldd	r5, Y+32	; 0x20
    6f5c:	92 01       	movw	r18, r4
    6f5e:	44 27       	eor	r20, r20
    6f60:	55 27       	eor	r21, r21
    6f62:	82 2b       	or	r24, r18
    6f64:	93 2b       	or	r25, r19
    6f66:	a4 2b       	or	r26, r20
    6f68:	b5 2b       	or	r27, r21
    6f6a:	8a 15       	cp	r24, r10
    6f6c:	9b 05       	cpc	r25, r11
    6f6e:	ac 05       	cpc	r26, r12
    6f70:	bd 05       	cpc	r27, r13
    6f72:	30 f5       	brcc	.+76     	; 0x6fc0 <__udivdi3+0x546>
    6f74:	29 8d       	ldd	r18, Y+25	; 0x19
    6f76:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6f78:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6f7a:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6f7c:	21 50       	subi	r18, 0x01	; 1
    6f7e:	30 40       	sbci	r19, 0x00	; 0
    6f80:	40 40       	sbci	r20, 0x00	; 0
    6f82:	50 40       	sbci	r21, 0x00	; 0
    6f84:	29 8f       	std	Y+25, r18	; 0x19
    6f86:	3a 8f       	std	Y+26, r19	; 0x1a
    6f88:	4b 8f       	std	Y+27, r20	; 0x1b
    6f8a:	5c 8f       	std	Y+28, r21	; 0x1c
    6f8c:	8e 0d       	add	r24, r14
    6f8e:	9f 1d       	adc	r25, r15
    6f90:	a0 1f       	adc	r26, r16
    6f92:	b1 1f       	adc	r27, r17
    6f94:	8e 15       	cp	r24, r14
    6f96:	9f 05       	cpc	r25, r15
    6f98:	a0 07       	cpc	r26, r16
    6f9a:	b1 07       	cpc	r27, r17
    6f9c:	88 f0       	brcs	.+34     	; 0x6fc0 <__udivdi3+0x546>
    6f9e:	8a 15       	cp	r24, r10
    6fa0:	9b 05       	cpc	r25, r11
    6fa2:	ac 05       	cpc	r26, r12
    6fa4:	bd 05       	cpc	r27, r13
    6fa6:	60 f4       	brcc	.+24     	; 0x6fc0 <__udivdi3+0x546>
    6fa8:	21 50       	subi	r18, 0x01	; 1
    6faa:	30 40       	sbci	r19, 0x00	; 0
    6fac:	40 40       	sbci	r20, 0x00	; 0
    6fae:	50 40       	sbci	r21, 0x00	; 0
    6fb0:	29 8f       	std	Y+25, r18	; 0x19
    6fb2:	3a 8f       	std	Y+26, r19	; 0x1a
    6fb4:	4b 8f       	std	Y+27, r20	; 0x1b
    6fb6:	5c 8f       	std	Y+28, r21	; 0x1c
    6fb8:	8e 0d       	add	r24, r14
    6fba:	9f 1d       	adc	r25, r15
    6fbc:	a0 1f       	adc	r26, r16
    6fbe:	b1 1f       	adc	r27, r17
    6fc0:	ac 01       	movw	r20, r24
    6fc2:	bd 01       	movw	r22, r26
    6fc4:	4a 19       	sub	r20, r10
    6fc6:	5b 09       	sbc	r21, r11
    6fc8:	6c 09       	sbc	r22, r12
    6fca:	7d 09       	sbc	r23, r13
    6fcc:	5a 01       	movw	r10, r20
    6fce:	6b 01       	movw	r12, r22
    6fd0:	cb 01       	movw	r24, r22
    6fd2:	ba 01       	movw	r22, r20
    6fd4:	a4 01       	movw	r20, r8
    6fd6:	93 01       	movw	r18, r6
    6fd8:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6fdc:	22 2e       	mov	r2, r18
    6fde:	53 2e       	mov	r5, r19
    6fe0:	44 2e       	mov	r4, r20
    6fe2:	35 2e       	mov	r3, r21
    6fe4:	69 a7       	std	Y+41, r22	; 0x29
    6fe6:	7a a7       	std	Y+42, r23	; 0x2a
    6fe8:	8b a7       	std	Y+43, r24	; 0x2b
    6fea:	9c a7       	std	Y+44, r25	; 0x2c
    6fec:	c6 01       	movw	r24, r12
    6fee:	b5 01       	movw	r22, r10
    6ff0:	a4 01       	movw	r20, r8
    6ff2:	93 01       	movw	r18, r6
    6ff4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    6ff8:	62 2c       	mov	r6, r2
    6ffa:	75 2c       	mov	r7, r5
    6ffc:	84 2c       	mov	r8, r4
    6ffe:	93 2c       	mov	r9, r3
    7000:	c4 01       	movw	r24, r8
    7002:	b3 01       	movw	r22, r6
    7004:	29 a1       	ldd	r18, Y+33	; 0x21
    7006:	3a a1       	ldd	r19, Y+34	; 0x22
    7008:	4b a1       	ldd	r20, Y+35	; 0x23
    700a:	5c a1       	ldd	r21, Y+36	; 0x24
    700c:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7010:	9b 01       	movw	r18, r22
    7012:	ac 01       	movw	r20, r24
    7014:	69 a5       	ldd	r22, Y+41	; 0x29
    7016:	7a a5       	ldd	r23, Y+42	; 0x2a
    7018:	8b a5       	ldd	r24, Y+43	; 0x2b
    701a:	9c a5       	ldd	r25, Y+44	; 0x2c
    701c:	6b 01       	movw	r12, r22
    701e:	bb 24       	eor	r11, r11
    7020:	aa 24       	eor	r10, r10
    7022:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7024:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7026:	af 8d       	ldd	r26, Y+31	; 0x1f
    7028:	b8 a1       	ldd	r27, Y+32	; 0x20
    702a:	a0 70       	andi	r26, 0x00	; 0
    702c:	b0 70       	andi	r27, 0x00	; 0
    702e:	a8 2a       	or	r10, r24
    7030:	b9 2a       	or	r11, r25
    7032:	ca 2a       	or	r12, r26
    7034:	db 2a       	or	r13, r27
    7036:	a2 16       	cp	r10, r18
    7038:	b3 06       	cpc	r11, r19
    703a:	c4 06       	cpc	r12, r20
    703c:	d5 06       	cpc	r13, r21
    703e:	e0 f4       	brcc	.+56     	; 0x7078 <__udivdi3+0x5fe>
    7040:	08 94       	sec
    7042:	61 08       	sbc	r6, r1
    7044:	71 08       	sbc	r7, r1
    7046:	81 08       	sbc	r8, r1
    7048:	91 08       	sbc	r9, r1
    704a:	ae 0c       	add	r10, r14
    704c:	bf 1c       	adc	r11, r15
    704e:	c0 1e       	adc	r12, r16
    7050:	d1 1e       	adc	r13, r17
    7052:	ae 14       	cp	r10, r14
    7054:	bf 04       	cpc	r11, r15
    7056:	c0 06       	cpc	r12, r16
    7058:	d1 06       	cpc	r13, r17
    705a:	70 f0       	brcs	.+28     	; 0x7078 <__udivdi3+0x5fe>
    705c:	a2 16       	cp	r10, r18
    705e:	b3 06       	cpc	r11, r19
    7060:	c4 06       	cpc	r12, r20
    7062:	d5 06       	cpc	r13, r21
    7064:	48 f4       	brcc	.+18     	; 0x7078 <__udivdi3+0x5fe>
    7066:	08 94       	sec
    7068:	61 08       	sbc	r6, r1
    706a:	71 08       	sbc	r7, r1
    706c:	81 08       	sbc	r8, r1
    706e:	91 08       	sbc	r9, r1
    7070:	ae 0c       	add	r10, r14
    7072:	bf 1c       	adc	r11, r15
    7074:	c0 1e       	adc	r12, r16
    7076:	d1 1e       	adc	r13, r17
    7078:	15 01       	movw	r2, r10
    707a:	26 01       	movw	r4, r12
    707c:	22 1a       	sub	r2, r18
    707e:	33 0a       	sbc	r3, r19
    7080:	44 0a       	sbc	r4, r20
    7082:	55 0a       	sbc	r5, r21
    7084:	89 8d       	ldd	r24, Y+25	; 0x19
    7086:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7088:	ab 8d       	ldd	r26, Y+27	; 0x1b
    708a:	bc 8d       	ldd	r27, Y+28	; 0x1c
    708c:	6c 01       	movw	r12, r24
    708e:	bb 24       	eor	r11, r11
    7090:	aa 24       	eor	r10, r10
    7092:	a6 28       	or	r10, r6
    7094:	b7 28       	or	r11, r7
    7096:	c8 28       	or	r12, r8
    7098:	d9 28       	or	r13, r9
    709a:	98 01       	movw	r18, r16
    709c:	44 27       	eor	r20, r20
    709e:	55 27       	eor	r21, r21
    70a0:	2d 8f       	std	Y+29, r18	; 0x1d
    70a2:	3e 8f       	std	Y+30, r19	; 0x1e
    70a4:	4f 8f       	std	Y+31, r20	; 0x1f
    70a6:	58 a3       	std	Y+32, r21	; 0x20
    70a8:	b8 01       	movw	r22, r16
    70aa:	a7 01       	movw	r20, r14
    70ac:	60 70       	andi	r22, 0x00	; 0
    70ae:	70 70       	andi	r23, 0x00	; 0
    70b0:	49 a3       	std	Y+33, r20	; 0x21
    70b2:	5a a3       	std	Y+34, r21	; 0x22
    70b4:	6b a3       	std	Y+35, r22	; 0x23
    70b6:	7c a3       	std	Y+36, r23	; 0x24
    70b8:	c2 01       	movw	r24, r4
    70ba:	b1 01       	movw	r22, r2
    70bc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    70be:	3e 8d       	ldd	r19, Y+30	; 0x1e
    70c0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    70c2:	58 a1       	ldd	r21, Y+32	; 0x20
    70c4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    70c8:	62 2e       	mov	r6, r18
    70ca:	93 2e       	mov	r9, r19
    70cc:	84 2e       	mov	r8, r20
    70ce:	75 2e       	mov	r7, r21
    70d0:	69 a7       	std	Y+41, r22	; 0x29
    70d2:	7a a7       	std	Y+42, r23	; 0x2a
    70d4:	8b a7       	std	Y+43, r24	; 0x2b
    70d6:	9c a7       	std	Y+44, r25	; 0x2c
    70d8:	c2 01       	movw	r24, r4
    70da:	b1 01       	movw	r22, r2
    70dc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    70de:	3e 8d       	ldd	r19, Y+30	; 0x1e
    70e0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    70e2:	58 a1       	ldd	r21, Y+32	; 0x20
    70e4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    70e8:	86 2d       	mov	r24, r6
    70ea:	99 2d       	mov	r25, r9
    70ec:	a8 2d       	mov	r26, r8
    70ee:	b7 2d       	mov	r27, r7
    70f0:	89 8f       	std	Y+25, r24	; 0x19
    70f2:	9a 8f       	std	Y+26, r25	; 0x1a
    70f4:	ab 8f       	std	Y+27, r26	; 0x1b
    70f6:	bc 8f       	std	Y+28, r27	; 0x1c
    70f8:	bc 01       	movw	r22, r24
    70fa:	cd 01       	movw	r24, r26
    70fc:	29 a1       	ldd	r18, Y+33	; 0x21
    70fe:	3a a1       	ldd	r19, Y+34	; 0x22
    7100:	4b a1       	ldd	r20, Y+35	; 0x23
    7102:	5c a1       	ldd	r21, Y+36	; 0x24
    7104:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7108:	3b 01       	movw	r6, r22
    710a:	4c 01       	movw	r8, r24
    710c:	29 a4       	ldd	r2, Y+41	; 0x29
    710e:	3a a4       	ldd	r3, Y+42	; 0x2a
    7110:	4b a4       	ldd	r4, Y+43	; 0x2b
    7112:	5c a4       	ldd	r5, Y+44	; 0x2c
    7114:	d1 01       	movw	r26, r2
    7116:	99 27       	eor	r25, r25
    7118:	88 27       	eor	r24, r24
    711a:	2d a0       	ldd	r2, Y+37	; 0x25
    711c:	3e a0       	ldd	r3, Y+38	; 0x26
    711e:	4f a0       	ldd	r4, Y+39	; 0x27
    7120:	58 a4       	ldd	r5, Y+40	; 0x28
    7122:	92 01       	movw	r18, r4
    7124:	44 27       	eor	r20, r20
    7126:	55 27       	eor	r21, r21
    7128:	82 2b       	or	r24, r18
    712a:	93 2b       	or	r25, r19
    712c:	a4 2b       	or	r26, r20
    712e:	b5 2b       	or	r27, r21
    7130:	86 15       	cp	r24, r6
    7132:	97 05       	cpc	r25, r7
    7134:	a8 05       	cpc	r26, r8
    7136:	b9 05       	cpc	r27, r9
    7138:	30 f5       	brcc	.+76     	; 0x7186 <__udivdi3+0x70c>
    713a:	29 8d       	ldd	r18, Y+25	; 0x19
    713c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    713e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7140:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7142:	21 50       	subi	r18, 0x01	; 1
    7144:	30 40       	sbci	r19, 0x00	; 0
    7146:	40 40       	sbci	r20, 0x00	; 0
    7148:	50 40       	sbci	r21, 0x00	; 0
    714a:	29 8f       	std	Y+25, r18	; 0x19
    714c:	3a 8f       	std	Y+26, r19	; 0x1a
    714e:	4b 8f       	std	Y+27, r20	; 0x1b
    7150:	5c 8f       	std	Y+28, r21	; 0x1c
    7152:	8e 0d       	add	r24, r14
    7154:	9f 1d       	adc	r25, r15
    7156:	a0 1f       	adc	r26, r16
    7158:	b1 1f       	adc	r27, r17
    715a:	8e 15       	cp	r24, r14
    715c:	9f 05       	cpc	r25, r15
    715e:	a0 07       	cpc	r26, r16
    7160:	b1 07       	cpc	r27, r17
    7162:	88 f0       	brcs	.+34     	; 0x7186 <__udivdi3+0x70c>
    7164:	86 15       	cp	r24, r6
    7166:	97 05       	cpc	r25, r7
    7168:	a8 05       	cpc	r26, r8
    716a:	b9 05       	cpc	r27, r9
    716c:	60 f4       	brcc	.+24     	; 0x7186 <__udivdi3+0x70c>
    716e:	21 50       	subi	r18, 0x01	; 1
    7170:	30 40       	sbci	r19, 0x00	; 0
    7172:	40 40       	sbci	r20, 0x00	; 0
    7174:	50 40       	sbci	r21, 0x00	; 0
    7176:	29 8f       	std	Y+25, r18	; 0x19
    7178:	3a 8f       	std	Y+26, r19	; 0x1a
    717a:	4b 8f       	std	Y+27, r20	; 0x1b
    717c:	5c 8f       	std	Y+28, r21	; 0x1c
    717e:	8e 0d       	add	r24, r14
    7180:	9f 1d       	adc	r25, r15
    7182:	a0 1f       	adc	r26, r16
    7184:	b1 1f       	adc	r27, r17
    7186:	ac 01       	movw	r20, r24
    7188:	bd 01       	movw	r22, r26
    718a:	46 19       	sub	r20, r6
    718c:	57 09       	sbc	r21, r7
    718e:	68 09       	sbc	r22, r8
    7190:	79 09       	sbc	r23, r9
    7192:	3a 01       	movw	r6, r20
    7194:	4b 01       	movw	r8, r22
    7196:	cb 01       	movw	r24, r22
    7198:	ba 01       	movw	r22, r20
    719a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    719c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    719e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    71a0:	58 a1       	ldd	r21, Y+32	; 0x20
    71a2:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    71a6:	52 2e       	mov	r5, r18
    71a8:	43 2e       	mov	r4, r19
    71aa:	34 2e       	mov	r3, r20
    71ac:	25 2e       	mov	r2, r21
    71ae:	69 a7       	std	Y+41, r22	; 0x29
    71b0:	7a a7       	std	Y+42, r23	; 0x2a
    71b2:	8b a7       	std	Y+43, r24	; 0x2b
    71b4:	9c a7       	std	Y+44, r25	; 0x2c
    71b6:	c4 01       	movw	r24, r8
    71b8:	b3 01       	movw	r22, r6
    71ba:	2d 8d       	ldd	r18, Y+29	; 0x1d
    71bc:	3e 8d       	ldd	r19, Y+30	; 0x1e
    71be:	4f 8d       	ldd	r20, Y+31	; 0x1f
    71c0:	58 a1       	ldd	r21, Y+32	; 0x20
    71c2:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    71c6:	65 2c       	mov	r6, r5
    71c8:	74 2c       	mov	r7, r4
    71ca:	83 2c       	mov	r8, r3
    71cc:	92 2c       	mov	r9, r2
    71ce:	c4 01       	movw	r24, r8
    71d0:	b3 01       	movw	r22, r6
    71d2:	29 a1       	ldd	r18, Y+33	; 0x21
    71d4:	3a a1       	ldd	r19, Y+34	; 0x22
    71d6:	4b a1       	ldd	r20, Y+35	; 0x23
    71d8:	5c a1       	ldd	r21, Y+36	; 0x24
    71da:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    71de:	1b 01       	movw	r2, r22
    71e0:	2c 01       	movw	r4, r24
    71e2:	69 a5       	ldd	r22, Y+41	; 0x29
    71e4:	7a a5       	ldd	r23, Y+42	; 0x2a
    71e6:	8b a5       	ldd	r24, Y+43	; 0x2b
    71e8:	9c a5       	ldd	r25, Y+44	; 0x2c
    71ea:	ab 01       	movw	r20, r22
    71ec:	33 27       	eor	r19, r19
    71ee:	22 27       	eor	r18, r18
    71f0:	8d a1       	ldd	r24, Y+37	; 0x25
    71f2:	9e a1       	ldd	r25, Y+38	; 0x26
    71f4:	af a1       	ldd	r26, Y+39	; 0x27
    71f6:	b8 a5       	ldd	r27, Y+40	; 0x28
    71f8:	a0 70       	andi	r26, 0x00	; 0
    71fa:	b0 70       	andi	r27, 0x00	; 0
    71fc:	28 2b       	or	r18, r24
    71fe:	39 2b       	or	r19, r25
    7200:	4a 2b       	or	r20, r26
    7202:	5b 2b       	or	r21, r27
    7204:	22 15       	cp	r18, r2
    7206:	33 05       	cpc	r19, r3
    7208:	44 05       	cpc	r20, r4
    720a:	55 05       	cpc	r21, r5
    720c:	c0 f4       	brcc	.+48     	; 0x723e <__udivdi3+0x7c4>
    720e:	08 94       	sec
    7210:	61 08       	sbc	r6, r1
    7212:	71 08       	sbc	r7, r1
    7214:	81 08       	sbc	r8, r1
    7216:	91 08       	sbc	r9, r1
    7218:	2e 0d       	add	r18, r14
    721a:	3f 1d       	adc	r19, r15
    721c:	40 1f       	adc	r20, r16
    721e:	51 1f       	adc	r21, r17
    7220:	2e 15       	cp	r18, r14
    7222:	3f 05       	cpc	r19, r15
    7224:	40 07       	cpc	r20, r16
    7226:	51 07       	cpc	r21, r17
    7228:	50 f0       	brcs	.+20     	; 0x723e <__udivdi3+0x7c4>
    722a:	22 15       	cp	r18, r2
    722c:	33 05       	cpc	r19, r3
    722e:	44 05       	cpc	r20, r4
    7230:	55 05       	cpc	r21, r5
    7232:	28 f4       	brcc	.+10     	; 0x723e <__udivdi3+0x7c4>
    7234:	08 94       	sec
    7236:	61 08       	sbc	r6, r1
    7238:	71 08       	sbc	r7, r1
    723a:	81 08       	sbc	r8, r1
    723c:	91 08       	sbc	r9, r1
    723e:	89 8d       	ldd	r24, Y+25	; 0x19
    7240:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7242:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7244:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7246:	8c 01       	movw	r16, r24
    7248:	ff 24       	eor	r15, r15
    724a:	ee 24       	eor	r14, r14
    724c:	e6 28       	or	r14, r6
    724e:	f7 28       	or	r15, r7
    7250:	08 29       	or	r16, r8
    7252:	19 29       	or	r17, r9
    7254:	4d c2       	rjmp	.+1178   	; 0x76f0 <__udivdi3+0xc76>
    7256:	a2 16       	cp	r10, r18
    7258:	b3 06       	cpc	r11, r19
    725a:	c4 06       	cpc	r12, r20
    725c:	d5 06       	cpc	r13, r21
    725e:	08 f4       	brcc	.+2      	; 0x7262 <__udivdi3+0x7e8>
    7260:	34 c2       	rjmp	.+1128   	; 0x76ca <__udivdi3+0xc50>
    7262:	20 30       	cpi	r18, 0x00	; 0
    7264:	90 e0       	ldi	r25, 0x00	; 0
    7266:	39 07       	cpc	r19, r25
    7268:	91 e0       	ldi	r25, 0x01	; 1
    726a:	49 07       	cpc	r20, r25
    726c:	90 e0       	ldi	r25, 0x00	; 0
    726e:	59 07       	cpc	r21, r25
    7270:	50 f4       	brcc	.+20     	; 0x7286 <__udivdi3+0x80c>
    7272:	2f 3f       	cpi	r18, 0xFF	; 255
    7274:	31 05       	cpc	r19, r1
    7276:	41 05       	cpc	r20, r1
    7278:	51 05       	cpc	r21, r1
    727a:	09 f0       	breq	.+2      	; 0x727e <__udivdi3+0x804>
    727c:	90 f4       	brcc	.+36     	; 0x72a2 <__udivdi3+0x828>
    727e:	66 24       	eor	r6, r6
    7280:	77 24       	eor	r7, r7
    7282:	43 01       	movw	r8, r6
    7284:	19 c0       	rjmp	.+50     	; 0x72b8 <__udivdi3+0x83e>
    7286:	20 30       	cpi	r18, 0x00	; 0
    7288:	a0 e0       	ldi	r26, 0x00	; 0
    728a:	3a 07       	cpc	r19, r26
    728c:	a0 e0       	ldi	r26, 0x00	; 0
    728e:	4a 07       	cpc	r20, r26
    7290:	a1 e0       	ldi	r26, 0x01	; 1
    7292:	5a 07       	cpc	r21, r26
    7294:	60 f4       	brcc	.+24     	; 0x72ae <__udivdi3+0x834>
    7296:	90 e1       	ldi	r25, 0x10	; 16
    7298:	69 2e       	mov	r6, r25
    729a:	71 2c       	mov	r7, r1
    729c:	81 2c       	mov	r8, r1
    729e:	91 2c       	mov	r9, r1
    72a0:	0b c0       	rjmp	.+22     	; 0x72b8 <__udivdi3+0x83e>
    72a2:	88 e0       	ldi	r24, 0x08	; 8
    72a4:	68 2e       	mov	r6, r24
    72a6:	71 2c       	mov	r7, r1
    72a8:	81 2c       	mov	r8, r1
    72aa:	91 2c       	mov	r9, r1
    72ac:	05 c0       	rjmp	.+10     	; 0x72b8 <__udivdi3+0x83e>
    72ae:	b8 e1       	ldi	r27, 0x18	; 24
    72b0:	6b 2e       	mov	r6, r27
    72b2:	71 2c       	mov	r7, r1
    72b4:	81 2c       	mov	r8, r1
    72b6:	91 2c       	mov	r9, r1
    72b8:	da 01       	movw	r26, r20
    72ba:	c9 01       	movw	r24, r18
    72bc:	06 2c       	mov	r0, r6
    72be:	04 c0       	rjmp	.+8      	; 0x72c8 <__udivdi3+0x84e>
    72c0:	b6 95       	lsr	r27
    72c2:	a7 95       	ror	r26
    72c4:	97 95       	ror	r25
    72c6:	87 95       	ror	r24
    72c8:	0a 94       	dec	r0
    72ca:	d2 f7       	brpl	.-12     	; 0x72c0 <__udivdi3+0x846>
    72cc:	8b 53       	subi	r24, 0x3B	; 59
    72ce:	9d 4f       	sbci	r25, 0xFD	; 253
    72d0:	fc 01       	movw	r30, r24
    72d2:	80 81       	ld	r24, Z
    72d4:	68 0e       	add	r6, r24
    72d6:	71 1c       	adc	r7, r1
    72d8:	81 1c       	adc	r8, r1
    72da:	91 1c       	adc	r9, r1
    72dc:	80 e2       	ldi	r24, 0x20	; 32
    72de:	90 e0       	ldi	r25, 0x00	; 0
    72e0:	a0 e0       	ldi	r26, 0x00	; 0
    72e2:	b0 e0       	ldi	r27, 0x00	; 0
    72e4:	86 19       	sub	r24, r6
    72e6:	97 09       	sbc	r25, r7
    72e8:	a8 09       	sbc	r26, r8
    72ea:	b9 09       	sbc	r27, r9
    72ec:	89 f4       	brne	.+34     	; 0x7310 <__udivdi3+0x896>
    72ee:	2a 15       	cp	r18, r10
    72f0:	3b 05       	cpc	r19, r11
    72f2:	4c 05       	cpc	r20, r12
    72f4:	5d 05       	cpc	r21, r13
    72f6:	08 f4       	brcc	.+2      	; 0x72fa <__udivdi3+0x880>
    72f8:	ef c1       	rjmp	.+990    	; 0x76d8 <__udivdi3+0xc5e>
    72fa:	2d a0       	ldd	r2, Y+37	; 0x25
    72fc:	3e a0       	ldd	r3, Y+38	; 0x26
    72fe:	4f a0       	ldd	r4, Y+39	; 0x27
    7300:	58 a4       	ldd	r5, Y+40	; 0x28
    7302:	2e 14       	cp	r2, r14
    7304:	3f 04       	cpc	r3, r15
    7306:	40 06       	cpc	r4, r16
    7308:	51 06       	cpc	r5, r17
    730a:	08 f0       	brcs	.+2      	; 0x730e <__udivdi3+0x894>
    730c:	e5 c1       	rjmp	.+970    	; 0x76d8 <__udivdi3+0xc5e>
    730e:	dd c1       	rjmp	.+954    	; 0x76ca <__udivdi3+0xc50>
    7310:	89 a7       	std	Y+41, r24	; 0x29
    7312:	19 01       	movw	r2, r18
    7314:	2a 01       	movw	r4, r20
    7316:	04 c0       	rjmp	.+8      	; 0x7320 <__udivdi3+0x8a6>
    7318:	22 0c       	add	r2, r2
    731a:	33 1c       	adc	r3, r3
    731c:	44 1c       	adc	r4, r4
    731e:	55 1c       	adc	r5, r5
    7320:	8a 95       	dec	r24
    7322:	d2 f7       	brpl	.-12     	; 0x7318 <__udivdi3+0x89e>
    7324:	d8 01       	movw	r26, r16
    7326:	c7 01       	movw	r24, r14
    7328:	06 2c       	mov	r0, r6
    732a:	04 c0       	rjmp	.+8      	; 0x7334 <__udivdi3+0x8ba>
    732c:	b6 95       	lsr	r27
    732e:	a7 95       	ror	r26
    7330:	97 95       	ror	r25
    7332:	87 95       	ror	r24
    7334:	0a 94       	dec	r0
    7336:	d2 f7       	brpl	.-12     	; 0x732c <__udivdi3+0x8b2>
    7338:	28 2a       	or	r2, r24
    733a:	39 2a       	or	r3, r25
    733c:	4a 2a       	or	r4, r26
    733e:	5b 2a       	or	r5, r27
    7340:	a8 01       	movw	r20, r16
    7342:	97 01       	movw	r18, r14
    7344:	09 a4       	ldd	r0, Y+41	; 0x29
    7346:	04 c0       	rjmp	.+8      	; 0x7350 <__udivdi3+0x8d6>
    7348:	22 0f       	add	r18, r18
    734a:	33 1f       	adc	r19, r19
    734c:	44 1f       	adc	r20, r20
    734e:	55 1f       	adc	r21, r21
    7350:	0a 94       	dec	r0
    7352:	d2 f7       	brpl	.-12     	; 0x7348 <__udivdi3+0x8ce>
    7354:	29 ab       	std	Y+49, r18	; 0x31
    7356:	3a ab       	std	Y+50, r19	; 0x32
    7358:	4b ab       	std	Y+51, r20	; 0x33
    735a:	5c ab       	std	Y+52, r21	; 0x34
    735c:	86 01       	movw	r16, r12
    735e:	75 01       	movw	r14, r10
    7360:	06 2c       	mov	r0, r6
    7362:	04 c0       	rjmp	.+8      	; 0x736c <__udivdi3+0x8f2>
    7364:	16 95       	lsr	r17
    7366:	07 95       	ror	r16
    7368:	f7 94       	ror	r15
    736a:	e7 94       	ror	r14
    736c:	0a 94       	dec	r0
    736e:	d2 f7       	brpl	.-12     	; 0x7364 <__udivdi3+0x8ea>
    7370:	b6 01       	movw	r22, r12
    7372:	a5 01       	movw	r20, r10
    7374:	09 a4       	ldd	r0, Y+41	; 0x29
    7376:	04 c0       	rjmp	.+8      	; 0x7380 <__udivdi3+0x906>
    7378:	44 0f       	add	r20, r20
    737a:	55 1f       	adc	r21, r21
    737c:	66 1f       	adc	r22, r22
    737e:	77 1f       	adc	r23, r23
    7380:	0a 94       	dec	r0
    7382:	d2 f7       	brpl	.-12     	; 0x7378 <__udivdi3+0x8fe>
    7384:	4d 8f       	std	Y+29, r20	; 0x1d
    7386:	5e 8f       	std	Y+30, r21	; 0x1e
    7388:	6f 8f       	std	Y+31, r22	; 0x1f
    738a:	78 a3       	std	Y+32, r23	; 0x20
    738c:	6d a1       	ldd	r22, Y+37	; 0x25
    738e:	7e a1       	ldd	r23, Y+38	; 0x26
    7390:	8f a1       	ldd	r24, Y+39	; 0x27
    7392:	98 a5       	ldd	r25, Y+40	; 0x28
    7394:	04 c0       	rjmp	.+8      	; 0x739e <__udivdi3+0x924>
    7396:	96 95       	lsr	r25
    7398:	87 95       	ror	r24
    739a:	77 95       	ror	r23
    739c:	67 95       	ror	r22
    739e:	6a 94       	dec	r6
    73a0:	d2 f7       	brpl	.-12     	; 0x7396 <__udivdi3+0x91c>
    73a2:	3b 01       	movw	r6, r22
    73a4:	4c 01       	movw	r8, r24
    73a6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    73a8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    73aa:	af 8d       	ldd	r26, Y+31	; 0x1f
    73ac:	b8 a1       	ldd	r27, Y+32	; 0x20
    73ae:	86 29       	or	r24, r6
    73b0:	97 29       	or	r25, r7
    73b2:	a8 29       	or	r26, r8
    73b4:	b9 29       	or	r27, r9
    73b6:	8d 8f       	std	Y+29, r24	; 0x1d
    73b8:	9e 8f       	std	Y+30, r25	; 0x1e
    73ba:	af 8f       	std	Y+31, r26	; 0x1f
    73bc:	b8 a3       	std	Y+32, r27	; 0x20
    73be:	52 01       	movw	r10, r4
    73c0:	cc 24       	eor	r12, r12
    73c2:	dd 24       	eor	r13, r13
    73c4:	a9 a2       	std	Y+33, r10	; 0x21
    73c6:	ba a2       	std	Y+34, r11	; 0x22
    73c8:	cb a2       	std	Y+35, r12	; 0x23
    73ca:	dc a2       	std	Y+36, r13	; 0x24
    73cc:	a2 01       	movw	r20, r4
    73ce:	91 01       	movw	r18, r2
    73d0:	40 70       	andi	r20, 0x00	; 0
    73d2:	50 70       	andi	r21, 0x00	; 0
    73d4:	2d ab       	std	Y+53, r18	; 0x35
    73d6:	3e ab       	std	Y+54, r19	; 0x36
    73d8:	4f ab       	std	Y+55, r20	; 0x37
    73da:	58 af       	std	Y+56, r21	; 0x38
    73dc:	c8 01       	movw	r24, r16
    73de:	b7 01       	movw	r22, r14
    73e0:	a6 01       	movw	r20, r12
    73e2:	95 01       	movw	r18, r10
    73e4:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    73e8:	62 2e       	mov	r6, r18
    73ea:	a3 2e       	mov	r10, r19
    73ec:	d4 2e       	mov	r13, r20
    73ee:	c5 2e       	mov	r12, r21
    73f0:	6d a7       	std	Y+45, r22	; 0x2d
    73f2:	7e a7       	std	Y+46, r23	; 0x2e
    73f4:	8f a7       	std	Y+47, r24	; 0x2f
    73f6:	98 ab       	std	Y+48, r25	; 0x30
    73f8:	c8 01       	movw	r24, r16
    73fa:	b7 01       	movw	r22, r14
    73fc:	29 a1       	ldd	r18, Y+33	; 0x21
    73fe:	3a a1       	ldd	r19, Y+34	; 0x22
    7400:	4b a1       	ldd	r20, Y+35	; 0x23
    7402:	5c a1       	ldd	r21, Y+36	; 0x24
    7404:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    7408:	e6 2c       	mov	r14, r6
    740a:	fa 2c       	mov	r15, r10
    740c:	0d 2d       	mov	r16, r13
    740e:	1c 2d       	mov	r17, r12
    7410:	e9 8e       	std	Y+25, r14	; 0x19
    7412:	fa 8e       	std	Y+26, r15	; 0x1a
    7414:	0b 8f       	std	Y+27, r16	; 0x1b
    7416:	1c 8f       	std	Y+28, r17	; 0x1c
    7418:	c8 01       	movw	r24, r16
    741a:	b7 01       	movw	r22, r14
    741c:	2d a9       	ldd	r18, Y+53	; 0x35
    741e:	3e a9       	ldd	r19, Y+54	; 0x36
    7420:	4f a9       	ldd	r20, Y+55	; 0x37
    7422:	58 ad       	ldd	r21, Y+56	; 0x38
    7424:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7428:	ad a4       	ldd	r10, Y+45	; 0x2d
    742a:	be a4       	ldd	r11, Y+46	; 0x2e
    742c:	cf a4       	ldd	r12, Y+47	; 0x2f
    742e:	d8 a8       	ldd	r13, Y+48	; 0x30
    7430:	85 01       	movw	r16, r10
    7432:	ff 24       	eor	r15, r15
    7434:	ee 24       	eor	r14, r14
    7436:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7438:	be 8c       	ldd	r11, Y+30	; 0x1e
    743a:	cf 8c       	ldd	r12, Y+31	; 0x1f
    743c:	d8 a0       	ldd	r13, Y+32	; 0x20
    743e:	96 01       	movw	r18, r12
    7440:	44 27       	eor	r20, r20
    7442:	55 27       	eor	r21, r21
    7444:	e2 2a       	or	r14, r18
    7446:	f3 2a       	or	r15, r19
    7448:	04 2b       	or	r16, r20
    744a:	15 2b       	or	r17, r21
    744c:	e6 16       	cp	r14, r22
    744e:	f7 06       	cpc	r15, r23
    7450:	08 07       	cpc	r16, r24
    7452:	19 07       	cpc	r17, r25
    7454:	30 f5       	brcc	.+76     	; 0x74a2 <__udivdi3+0xa28>
    7456:	29 8d       	ldd	r18, Y+25	; 0x19
    7458:	3a 8d       	ldd	r19, Y+26	; 0x1a
    745a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    745c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    745e:	21 50       	subi	r18, 0x01	; 1
    7460:	30 40       	sbci	r19, 0x00	; 0
    7462:	40 40       	sbci	r20, 0x00	; 0
    7464:	50 40       	sbci	r21, 0x00	; 0
    7466:	29 8f       	std	Y+25, r18	; 0x19
    7468:	3a 8f       	std	Y+26, r19	; 0x1a
    746a:	4b 8f       	std	Y+27, r20	; 0x1b
    746c:	5c 8f       	std	Y+28, r21	; 0x1c
    746e:	e2 0c       	add	r14, r2
    7470:	f3 1c       	adc	r15, r3
    7472:	04 1d       	adc	r16, r4
    7474:	15 1d       	adc	r17, r5
    7476:	e2 14       	cp	r14, r2
    7478:	f3 04       	cpc	r15, r3
    747a:	04 05       	cpc	r16, r4
    747c:	15 05       	cpc	r17, r5
    747e:	88 f0       	brcs	.+34     	; 0x74a2 <__udivdi3+0xa28>
    7480:	e6 16       	cp	r14, r22
    7482:	f7 06       	cpc	r15, r23
    7484:	08 07       	cpc	r16, r24
    7486:	19 07       	cpc	r17, r25
    7488:	60 f4       	brcc	.+24     	; 0x74a2 <__udivdi3+0xa28>
    748a:	21 50       	subi	r18, 0x01	; 1
    748c:	30 40       	sbci	r19, 0x00	; 0
    748e:	40 40       	sbci	r20, 0x00	; 0
    7490:	50 40       	sbci	r21, 0x00	; 0
    7492:	29 8f       	std	Y+25, r18	; 0x19
    7494:	3a 8f       	std	Y+26, r19	; 0x1a
    7496:	4b 8f       	std	Y+27, r20	; 0x1b
    7498:	5c 8f       	std	Y+28, r21	; 0x1c
    749a:	e2 0c       	add	r14, r2
    749c:	f3 1c       	adc	r15, r3
    749e:	04 1d       	adc	r16, r4
    74a0:	15 1d       	adc	r17, r5
    74a2:	e6 1a       	sub	r14, r22
    74a4:	f7 0a       	sbc	r15, r23
    74a6:	08 0b       	sbc	r16, r24
    74a8:	19 0b       	sbc	r17, r25
    74aa:	c8 01       	movw	r24, r16
    74ac:	b7 01       	movw	r22, r14
    74ae:	29 a1       	ldd	r18, Y+33	; 0x21
    74b0:	3a a1       	ldd	r19, Y+34	; 0x22
    74b2:	4b a1       	ldd	r20, Y+35	; 0x23
    74b4:	5c a1       	ldd	r21, Y+36	; 0x24
    74b6:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    74ba:	a2 2e       	mov	r10, r18
    74bc:	d3 2e       	mov	r13, r19
    74be:	c4 2e       	mov	r12, r20
    74c0:	b5 2e       	mov	r11, r21
    74c2:	6d a7       	std	Y+45, r22	; 0x2d
    74c4:	7e a7       	std	Y+46, r23	; 0x2e
    74c6:	8f a7       	std	Y+47, r24	; 0x2f
    74c8:	98 ab       	std	Y+48, r25	; 0x30
    74ca:	c8 01       	movw	r24, r16
    74cc:	b7 01       	movw	r22, r14
    74ce:	29 a1       	ldd	r18, Y+33	; 0x21
    74d0:	3a a1       	ldd	r19, Y+34	; 0x22
    74d2:	4b a1       	ldd	r20, Y+35	; 0x23
    74d4:	5c a1       	ldd	r21, Y+36	; 0x24
    74d6:	0e 94 ff 42 	call	0x85fe	; 0x85fe <__udivmodsi4>
    74da:	6a 2c       	mov	r6, r10
    74dc:	7d 2c       	mov	r7, r13
    74de:	8c 2c       	mov	r8, r12
    74e0:	9b 2c       	mov	r9, r11
    74e2:	c4 01       	movw	r24, r8
    74e4:	b3 01       	movw	r22, r6
    74e6:	2d a9       	ldd	r18, Y+53	; 0x35
    74e8:	3e a9       	ldd	r19, Y+54	; 0x36
    74ea:	4f a9       	ldd	r20, Y+55	; 0x37
    74ec:	58 ad       	ldd	r21, Y+56	; 0x38
    74ee:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    74f2:	9b 01       	movw	r18, r22
    74f4:	ac 01       	movw	r20, r24
    74f6:	ad a4       	ldd	r10, Y+45	; 0x2d
    74f8:	be a4       	ldd	r11, Y+46	; 0x2e
    74fa:	cf a4       	ldd	r12, Y+47	; 0x2f
    74fc:	d8 a8       	ldd	r13, Y+48	; 0x30
    74fe:	d5 01       	movw	r26, r10
    7500:	99 27       	eor	r25, r25
    7502:	88 27       	eor	r24, r24
    7504:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7506:	be 8c       	ldd	r11, Y+30	; 0x1e
    7508:	cf 8c       	ldd	r12, Y+31	; 0x1f
    750a:	d8 a0       	ldd	r13, Y+32	; 0x20
    750c:	6f ef       	ldi	r22, 0xFF	; 255
    750e:	e6 2e       	mov	r14, r22
    7510:	6f ef       	ldi	r22, 0xFF	; 255
    7512:	f6 2e       	mov	r15, r22
    7514:	01 2d       	mov	r16, r1
    7516:	11 2d       	mov	r17, r1
    7518:	ae 20       	and	r10, r14
    751a:	bf 20       	and	r11, r15
    751c:	c0 22       	and	r12, r16
    751e:	d1 22       	and	r13, r17
    7520:	8a 29       	or	r24, r10
    7522:	9b 29       	or	r25, r11
    7524:	ac 29       	or	r26, r12
    7526:	bd 29       	or	r27, r13
    7528:	82 17       	cp	r24, r18
    752a:	93 07       	cpc	r25, r19
    752c:	a4 07       	cpc	r26, r20
    752e:	b5 07       	cpc	r27, r21
    7530:	e0 f4       	brcc	.+56     	; 0x756a <__udivdi3+0xaf0>
    7532:	08 94       	sec
    7534:	61 08       	sbc	r6, r1
    7536:	71 08       	sbc	r7, r1
    7538:	81 08       	sbc	r8, r1
    753a:	91 08       	sbc	r9, r1
    753c:	82 0d       	add	r24, r2
    753e:	93 1d       	adc	r25, r3
    7540:	a4 1d       	adc	r26, r4
    7542:	b5 1d       	adc	r27, r5
    7544:	82 15       	cp	r24, r2
    7546:	93 05       	cpc	r25, r3
    7548:	a4 05       	cpc	r26, r4
    754a:	b5 05       	cpc	r27, r5
    754c:	70 f0       	brcs	.+28     	; 0x756a <__udivdi3+0xaf0>
    754e:	82 17       	cp	r24, r18
    7550:	93 07       	cpc	r25, r19
    7552:	a4 07       	cpc	r26, r20
    7554:	b5 07       	cpc	r27, r21
    7556:	48 f4       	brcc	.+18     	; 0x756a <__udivdi3+0xaf0>
    7558:	08 94       	sec
    755a:	61 08       	sbc	r6, r1
    755c:	71 08       	sbc	r7, r1
    755e:	81 08       	sbc	r8, r1
    7560:	91 08       	sbc	r9, r1
    7562:	82 0d       	add	r24, r2
    7564:	93 1d       	adc	r25, r3
    7566:	a4 1d       	adc	r26, r4
    7568:	b5 1d       	adc	r27, r5
    756a:	1c 01       	movw	r2, r24
    756c:	2d 01       	movw	r4, r26
    756e:	22 1a       	sub	r2, r18
    7570:	33 0a       	sbc	r3, r19
    7572:	44 0a       	sbc	r4, r20
    7574:	55 0a       	sbc	r5, r21
    7576:	2d 8e       	std	Y+29, r2	; 0x1d
    7578:	3e 8e       	std	Y+30, r3	; 0x1e
    757a:	4f 8e       	std	Y+31, r4	; 0x1f
    757c:	58 a2       	std	Y+32, r5	; 0x20
    757e:	a9 8c       	ldd	r10, Y+25	; 0x19
    7580:	ba 8c       	ldd	r11, Y+26	; 0x1a
    7582:	cb 8c       	ldd	r12, Y+27	; 0x1b
    7584:	dc 8c       	ldd	r13, Y+28	; 0x1c
    7586:	85 01       	movw	r16, r10
    7588:	ff 24       	eor	r15, r15
    758a:	ee 24       	eor	r14, r14
    758c:	e6 28       	or	r14, r6
    758e:	f7 28       	or	r15, r7
    7590:	08 29       	or	r16, r8
    7592:	19 29       	or	r17, r9
    7594:	af ef       	ldi	r26, 0xFF	; 255
    7596:	aa 2e       	mov	r10, r26
    7598:	af ef       	ldi	r26, 0xFF	; 255
    759a:	ba 2e       	mov	r11, r26
    759c:	c1 2c       	mov	r12, r1
    759e:	d1 2c       	mov	r13, r1
    75a0:	ae 20       	and	r10, r14
    75a2:	bf 20       	and	r11, r15
    75a4:	c0 22       	and	r12, r16
    75a6:	d1 22       	and	r13, r17
    75a8:	18 01       	movw	r2, r16
    75aa:	44 24       	eor	r4, r4
    75ac:	55 24       	eor	r5, r5
    75ae:	69 a8       	ldd	r6, Y+49	; 0x31
    75b0:	7a a8       	ldd	r7, Y+50	; 0x32
    75b2:	8b a8       	ldd	r8, Y+51	; 0x33
    75b4:	9c a8       	ldd	r9, Y+52	; 0x34
    75b6:	2f ef       	ldi	r18, 0xFF	; 255
    75b8:	3f ef       	ldi	r19, 0xFF	; 255
    75ba:	40 e0       	ldi	r20, 0x00	; 0
    75bc:	50 e0       	ldi	r21, 0x00	; 0
    75be:	62 22       	and	r6, r18
    75c0:	73 22       	and	r7, r19
    75c2:	84 22       	and	r8, r20
    75c4:	95 22       	and	r9, r21
    75c6:	69 a9       	ldd	r22, Y+49	; 0x31
    75c8:	7a a9       	ldd	r23, Y+50	; 0x32
    75ca:	8b a9       	ldd	r24, Y+51	; 0x33
    75cc:	9c a9       	ldd	r25, Y+52	; 0x34
    75ce:	ac 01       	movw	r20, r24
    75d0:	66 27       	eor	r22, r22
    75d2:	77 27       	eor	r23, r23
    75d4:	49 8f       	std	Y+25, r20	; 0x19
    75d6:	5a 8f       	std	Y+26, r21	; 0x1a
    75d8:	6b 8f       	std	Y+27, r22	; 0x1b
    75da:	7c 8f       	std	Y+28, r23	; 0x1c
    75dc:	c6 01       	movw	r24, r12
    75de:	b5 01       	movw	r22, r10
    75e0:	a4 01       	movw	r20, r8
    75e2:	93 01       	movw	r18, r6
    75e4:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    75e8:	69 a3       	std	Y+33, r22	; 0x21
    75ea:	7a a3       	std	Y+34, r23	; 0x22
    75ec:	8b a3       	std	Y+35, r24	; 0x23
    75ee:	9c a3       	std	Y+36, r25	; 0x24
    75f0:	c6 01       	movw	r24, r12
    75f2:	b5 01       	movw	r22, r10
    75f4:	29 8d       	ldd	r18, Y+25	; 0x19
    75f6:	3a 8d       	ldd	r19, Y+26	; 0x1a
    75f8:	4b 8d       	ldd	r20, Y+27	; 0x1b
    75fa:	5c 8d       	ldd	r21, Y+28	; 0x1c
    75fc:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7600:	5b 01       	movw	r10, r22
    7602:	6c 01       	movw	r12, r24
    7604:	c2 01       	movw	r24, r4
    7606:	b1 01       	movw	r22, r2
    7608:	a4 01       	movw	r20, r8
    760a:	93 01       	movw	r18, r6
    760c:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7610:	3b 01       	movw	r6, r22
    7612:	4c 01       	movw	r8, r24
    7614:	c2 01       	movw	r24, r4
    7616:	b1 01       	movw	r22, r2
    7618:	29 8d       	ldd	r18, Y+25	; 0x19
    761a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    761c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    761e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7620:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    7624:	9b 01       	movw	r18, r22
    7626:	ac 01       	movw	r20, r24
    7628:	a6 0c       	add	r10, r6
    762a:	b7 1c       	adc	r11, r7
    762c:	c8 1c       	adc	r12, r8
    762e:	d9 1c       	adc	r13, r9
    7630:	29 a0       	ldd	r2, Y+33	; 0x21
    7632:	3a a0       	ldd	r3, Y+34	; 0x22
    7634:	4b a0       	ldd	r4, Y+35	; 0x23
    7636:	5c a0       	ldd	r5, Y+36	; 0x24
    7638:	c2 01       	movw	r24, r4
    763a:	aa 27       	eor	r26, r26
    763c:	bb 27       	eor	r27, r27
    763e:	a8 0e       	add	r10, r24
    7640:	b9 1e       	adc	r11, r25
    7642:	ca 1e       	adc	r12, r26
    7644:	db 1e       	adc	r13, r27
    7646:	a6 14       	cp	r10, r6
    7648:	b7 04       	cpc	r11, r7
    764a:	c8 04       	cpc	r12, r8
    764c:	d9 04       	cpc	r13, r9
    764e:	20 f4       	brcc	.+8      	; 0x7658 <__udivdi3+0xbde>
    7650:	20 50       	subi	r18, 0x00	; 0
    7652:	30 40       	sbci	r19, 0x00	; 0
    7654:	4f 4f       	sbci	r20, 0xFF	; 255
    7656:	5f 4f       	sbci	r21, 0xFF	; 255
    7658:	c6 01       	movw	r24, r12
    765a:	aa 27       	eor	r26, r26
    765c:	bb 27       	eor	r27, r27
    765e:	82 0f       	add	r24, r18
    7660:	93 1f       	adc	r25, r19
    7662:	a4 1f       	adc	r26, r20
    7664:	b5 1f       	adc	r27, r21
    7666:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7668:	3e 8d       	ldd	r19, Y+30	; 0x1e
    766a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    766c:	58 a1       	ldd	r21, Y+32	; 0x20
    766e:	28 17       	cp	r18, r24
    7670:	39 07       	cpc	r19, r25
    7672:	4a 07       	cpc	r20, r26
    7674:	5b 07       	cpc	r21, r27
    7676:	18 f1       	brcs	.+70     	; 0x76be <__udivdi3+0xc44>
    7678:	82 17       	cp	r24, r18
    767a:	93 07       	cpc	r25, r19
    767c:	a4 07       	cpc	r26, r20
    767e:	b5 07       	cpc	r27, r21
    7680:	a1 f5       	brne	.+104    	; 0x76ea <__udivdi3+0xc70>
    7682:	65 01       	movw	r12, r10
    7684:	bb 24       	eor	r11, r11
    7686:	aa 24       	eor	r10, r10
    7688:	89 a1       	ldd	r24, Y+33	; 0x21
    768a:	9a a1       	ldd	r25, Y+34	; 0x22
    768c:	ab a1       	ldd	r26, Y+35	; 0x23
    768e:	bc a1       	ldd	r27, Y+36	; 0x24
    7690:	a0 70       	andi	r26, 0x00	; 0
    7692:	b0 70       	andi	r27, 0x00	; 0
    7694:	a8 0e       	add	r10, r24
    7696:	b9 1e       	adc	r11, r25
    7698:	ca 1e       	adc	r12, r26
    769a:	db 1e       	adc	r13, r27
    769c:	8d a1       	ldd	r24, Y+37	; 0x25
    769e:	9e a1       	ldd	r25, Y+38	; 0x26
    76a0:	af a1       	ldd	r26, Y+39	; 0x27
    76a2:	b8 a5       	ldd	r27, Y+40	; 0x28
    76a4:	09 a4       	ldd	r0, Y+41	; 0x29
    76a6:	04 c0       	rjmp	.+8      	; 0x76b0 <__udivdi3+0xc36>
    76a8:	88 0f       	add	r24, r24
    76aa:	99 1f       	adc	r25, r25
    76ac:	aa 1f       	adc	r26, r26
    76ae:	bb 1f       	adc	r27, r27
    76b0:	0a 94       	dec	r0
    76b2:	d2 f7       	brpl	.-12     	; 0x76a8 <__udivdi3+0xc2e>
    76b4:	8a 15       	cp	r24, r10
    76b6:	9b 05       	cpc	r25, r11
    76b8:	ac 05       	cpc	r26, r12
    76ba:	bd 05       	cpc	r27, r13
    76bc:	b0 f4       	brcc	.+44     	; 0x76ea <__udivdi3+0xc70>
    76be:	08 94       	sec
    76c0:	e1 08       	sbc	r14, r1
    76c2:	f1 08       	sbc	r15, r1
    76c4:	01 09       	sbc	r16, r1
    76c6:	11 09       	sbc	r17, r1
    76c8:	10 c0       	rjmp	.+32     	; 0x76ea <__udivdi3+0xc70>
    76ca:	aa 24       	eor	r10, r10
    76cc:	bb 24       	eor	r11, r11
    76ce:	65 01       	movw	r12, r10
    76d0:	ee 24       	eor	r14, r14
    76d2:	ff 24       	eor	r15, r15
    76d4:	87 01       	movw	r16, r14
    76d6:	0c c0       	rjmp	.+24     	; 0x76f0 <__udivdi3+0xc76>
    76d8:	aa 24       	eor	r10, r10
    76da:	bb 24       	eor	r11, r11
    76dc:	65 01       	movw	r12, r10
    76de:	81 e0       	ldi	r24, 0x01	; 1
    76e0:	e8 2e       	mov	r14, r24
    76e2:	f1 2c       	mov	r15, r1
    76e4:	01 2d       	mov	r16, r1
    76e6:	11 2d       	mov	r17, r1
    76e8:	03 c0       	rjmp	.+6      	; 0x76f0 <__udivdi3+0xc76>
    76ea:	aa 24       	eor	r10, r10
    76ec:	bb 24       	eor	r11, r11
    76ee:	65 01       	movw	r12, r10
    76f0:	fe 01       	movw	r30, r28
    76f2:	71 96       	adiw	r30, 0x11	; 17
    76f4:	88 e0       	ldi	r24, 0x08	; 8
    76f6:	df 01       	movw	r26, r30
    76f8:	1d 92       	st	X+, r1
    76fa:	8a 95       	dec	r24
    76fc:	e9 f7       	brne	.-6      	; 0x76f8 <__udivdi3+0xc7e>
    76fe:	e9 8a       	std	Y+17, r14	; 0x11
    7700:	fa 8a       	std	Y+18, r15	; 0x12
    7702:	0b 8b       	std	Y+19, r16	; 0x13
    7704:	1c 8b       	std	Y+20, r17	; 0x14
    7706:	ad 8a       	std	Y+21, r10	; 0x15
    7708:	be 8a       	std	Y+22, r11	; 0x16
    770a:	cf 8a       	std	Y+23, r12	; 0x17
    770c:	d8 8e       	std	Y+24, r13	; 0x18
    770e:	2e 2d       	mov	r18, r14
    7710:	3a 89       	ldd	r19, Y+18	; 0x12
    7712:	4b 89       	ldd	r20, Y+19	; 0x13
    7714:	5c 89       	ldd	r21, Y+20	; 0x14
    7716:	6a 2d       	mov	r22, r10
    7718:	7e 89       	ldd	r23, Y+22	; 0x16
    771a:	8f 89       	ldd	r24, Y+23	; 0x17
    771c:	98 8d       	ldd	r25, Y+24	; 0x18
    771e:	e8 96       	adiw	r28, 0x38	; 56
    7720:	e2 e1       	ldi	r30, 0x12	; 18
    7722:	0c 94 3d 43 	jmp	0x867a	; 0x867a <__epilogue_restores__>

00007726 <vfprintf>:
    7726:	2f 92       	push	r2
    7728:	3f 92       	push	r3
    772a:	4f 92       	push	r4
    772c:	5f 92       	push	r5
    772e:	6f 92       	push	r6
    7730:	7f 92       	push	r7
    7732:	8f 92       	push	r8
    7734:	9f 92       	push	r9
    7736:	af 92       	push	r10
    7738:	bf 92       	push	r11
    773a:	cf 92       	push	r12
    773c:	df 92       	push	r13
    773e:	ef 92       	push	r14
    7740:	ff 92       	push	r15
    7742:	0f 93       	push	r16
    7744:	1f 93       	push	r17
    7746:	df 93       	push	r29
    7748:	cf 93       	push	r28
    774a:	cd b7       	in	r28, 0x3d	; 61
    774c:	de b7       	in	r29, 0x3e	; 62
    774e:	63 97       	sbiw	r28, 0x13	; 19
    7750:	0f b6       	in	r0, 0x3f	; 63
    7752:	f8 94       	cli
    7754:	de bf       	out	0x3e, r29	; 62
    7756:	0f be       	out	0x3f, r0	; 63
    7758:	cd bf       	out	0x3d, r28	; 61
    775a:	6c 01       	movw	r12, r24
    775c:	7f 87       	std	Y+15, r23	; 0x0f
    775e:	6e 87       	std	Y+14, r22	; 0x0e
    7760:	fc 01       	movw	r30, r24
    7762:	17 82       	std	Z+7, r1	; 0x07
    7764:	16 82       	std	Z+6, r1	; 0x06
    7766:	83 81       	ldd	r24, Z+3	; 0x03
    7768:	81 fd       	sbrc	r24, 1
    776a:	04 c0       	rjmp	.+8      	; 0x7774 <vfprintf+0x4e>
    776c:	6f c3       	rjmp	.+1758   	; 0x7e4c <vfprintf+0x726>
    776e:	4c 85       	ldd	r20, Y+12	; 0x0c
    7770:	5d 85       	ldd	r21, Y+13	; 0x0d
    7772:	04 c0       	rjmp	.+8      	; 0x777c <vfprintf+0x56>
    7774:	1e 01       	movw	r2, r28
    7776:	08 94       	sec
    7778:	21 1c       	adc	r2, r1
    777a:	31 1c       	adc	r3, r1
    777c:	f6 01       	movw	r30, r12
    777e:	93 81       	ldd	r25, Z+3	; 0x03
    7780:	ee 85       	ldd	r30, Y+14	; 0x0e
    7782:	ff 85       	ldd	r31, Y+15	; 0x0f
    7784:	93 fd       	sbrc	r25, 3
    7786:	85 91       	lpm	r24, Z+
    7788:	93 ff       	sbrs	r25, 3
    778a:	81 91       	ld	r24, Z+
    778c:	ff 87       	std	Y+15, r31	; 0x0f
    778e:	ee 87       	std	Y+14, r30	; 0x0e
    7790:	88 23       	and	r24, r24
    7792:	09 f4       	brne	.+2      	; 0x7796 <vfprintf+0x70>
    7794:	57 c3       	rjmp	.+1710   	; 0x7e44 <vfprintf+0x71e>
    7796:	85 32       	cpi	r24, 0x25	; 37
    7798:	41 f4       	brne	.+16     	; 0x77aa <vfprintf+0x84>
    779a:	93 fd       	sbrc	r25, 3
    779c:	85 91       	lpm	r24, Z+
    779e:	93 ff       	sbrs	r25, 3
    77a0:	81 91       	ld	r24, Z+
    77a2:	ff 87       	std	Y+15, r31	; 0x0f
    77a4:	ee 87       	std	Y+14, r30	; 0x0e
    77a6:	85 32       	cpi	r24, 0x25	; 37
    77a8:	59 f4       	brne	.+22     	; 0x77c0 <vfprintf+0x9a>
    77aa:	90 e0       	ldi	r25, 0x00	; 0
    77ac:	b6 01       	movw	r22, r12
    77ae:	4a 8b       	std	Y+18, r20	; 0x12
    77b0:	5b 8b       	std	Y+19, r21	; 0x13
    77b2:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    77b6:	4a 89       	ldd	r20, Y+18	; 0x12
    77b8:	5b 89       	ldd	r21, Y+19	; 0x13
    77ba:	5d 87       	std	Y+13, r21	; 0x0d
    77bc:	4c 87       	std	Y+12, r20	; 0x0c
    77be:	d7 cf       	rjmp	.-82     	; 0x776e <vfprintf+0x48>
    77c0:	10 e0       	ldi	r17, 0x00	; 0
    77c2:	ff 24       	eor	r15, r15
    77c4:	00 e0       	ldi	r16, 0x00	; 0
    77c6:	00 32       	cpi	r16, 0x20	; 32
    77c8:	b0 f4       	brcc	.+44     	; 0x77f6 <vfprintf+0xd0>
    77ca:	8b 32       	cpi	r24, 0x2B	; 43
    77cc:	69 f0       	breq	.+26     	; 0x77e8 <vfprintf+0xc2>
    77ce:	8c 32       	cpi	r24, 0x2C	; 44
    77d0:	28 f4       	brcc	.+10     	; 0x77dc <vfprintf+0xb6>
    77d2:	80 32       	cpi	r24, 0x20	; 32
    77d4:	51 f0       	breq	.+20     	; 0x77ea <vfprintf+0xc4>
    77d6:	83 32       	cpi	r24, 0x23	; 35
    77d8:	71 f4       	brne	.+28     	; 0x77f6 <vfprintf+0xd0>
    77da:	0b c0       	rjmp	.+22     	; 0x77f2 <vfprintf+0xcc>
    77dc:	8d 32       	cpi	r24, 0x2D	; 45
    77de:	39 f0       	breq	.+14     	; 0x77ee <vfprintf+0xc8>
    77e0:	80 33       	cpi	r24, 0x30	; 48
    77e2:	49 f4       	brne	.+18     	; 0x77f6 <vfprintf+0xd0>
    77e4:	01 60       	ori	r16, 0x01	; 1
    77e6:	2c c0       	rjmp	.+88     	; 0x7840 <vfprintf+0x11a>
    77e8:	02 60       	ori	r16, 0x02	; 2
    77ea:	04 60       	ori	r16, 0x04	; 4
    77ec:	29 c0       	rjmp	.+82     	; 0x7840 <vfprintf+0x11a>
    77ee:	08 60       	ori	r16, 0x08	; 8
    77f0:	27 c0       	rjmp	.+78     	; 0x7840 <vfprintf+0x11a>
    77f2:	00 61       	ori	r16, 0x10	; 16
    77f4:	25 c0       	rjmp	.+74     	; 0x7840 <vfprintf+0x11a>
    77f6:	07 fd       	sbrc	r16, 7
    77f8:	2e c0       	rjmp	.+92     	; 0x7856 <vfprintf+0x130>
    77fa:	28 2f       	mov	r18, r24
    77fc:	20 53       	subi	r18, 0x30	; 48
    77fe:	2a 30       	cpi	r18, 0x0A	; 10
    7800:	98 f4       	brcc	.+38     	; 0x7828 <vfprintf+0x102>
    7802:	06 ff       	sbrs	r16, 6
    7804:	08 c0       	rjmp	.+16     	; 0x7816 <vfprintf+0xf0>
    7806:	81 2f       	mov	r24, r17
    7808:	88 0f       	add	r24, r24
    780a:	18 2f       	mov	r17, r24
    780c:	11 0f       	add	r17, r17
    780e:	11 0f       	add	r17, r17
    7810:	18 0f       	add	r17, r24
    7812:	12 0f       	add	r17, r18
    7814:	15 c0       	rjmp	.+42     	; 0x7840 <vfprintf+0x11a>
    7816:	8f 2d       	mov	r24, r15
    7818:	88 0f       	add	r24, r24
    781a:	f8 2e       	mov	r15, r24
    781c:	ff 0c       	add	r15, r15
    781e:	ff 0c       	add	r15, r15
    7820:	f8 0e       	add	r15, r24
    7822:	f2 0e       	add	r15, r18
    7824:	00 62       	ori	r16, 0x20	; 32
    7826:	0c c0       	rjmp	.+24     	; 0x7840 <vfprintf+0x11a>
    7828:	8e 32       	cpi	r24, 0x2E	; 46
    782a:	21 f4       	brne	.+8      	; 0x7834 <vfprintf+0x10e>
    782c:	06 fd       	sbrc	r16, 6
    782e:	0a c3       	rjmp	.+1556   	; 0x7e44 <vfprintf+0x71e>
    7830:	00 64       	ori	r16, 0x40	; 64
    7832:	06 c0       	rjmp	.+12     	; 0x7840 <vfprintf+0x11a>
    7834:	8c 36       	cpi	r24, 0x6C	; 108
    7836:	11 f4       	brne	.+4      	; 0x783c <vfprintf+0x116>
    7838:	00 68       	ori	r16, 0x80	; 128
    783a:	02 c0       	rjmp	.+4      	; 0x7840 <vfprintf+0x11a>
    783c:	88 36       	cpi	r24, 0x68	; 104
    783e:	59 f4       	brne	.+22     	; 0x7856 <vfprintf+0x130>
    7840:	ee 85       	ldd	r30, Y+14	; 0x0e
    7842:	ff 85       	ldd	r31, Y+15	; 0x0f
    7844:	93 fd       	sbrc	r25, 3
    7846:	85 91       	lpm	r24, Z+
    7848:	93 ff       	sbrs	r25, 3
    784a:	81 91       	ld	r24, Z+
    784c:	ff 87       	std	Y+15, r31	; 0x0f
    784e:	ee 87       	std	Y+14, r30	; 0x0e
    7850:	88 23       	and	r24, r24
    7852:	09 f0       	breq	.+2      	; 0x7856 <vfprintf+0x130>
    7854:	b8 cf       	rjmp	.-144    	; 0x77c6 <vfprintf+0xa0>
    7856:	98 2f       	mov	r25, r24
    7858:	95 54       	subi	r25, 0x45	; 69
    785a:	93 30       	cpi	r25, 0x03	; 3
    785c:	18 f4       	brcc	.+6      	; 0x7864 <vfprintf+0x13e>
    785e:	00 61       	ori	r16, 0x10	; 16
    7860:	80 5e       	subi	r24, 0xE0	; 224
    7862:	06 c0       	rjmp	.+12     	; 0x7870 <vfprintf+0x14a>
    7864:	98 2f       	mov	r25, r24
    7866:	95 56       	subi	r25, 0x65	; 101
    7868:	93 30       	cpi	r25, 0x03	; 3
    786a:	08 f0       	brcs	.+2      	; 0x786e <vfprintf+0x148>
    786c:	9b c1       	rjmp	.+822    	; 0x7ba4 <vfprintf+0x47e>
    786e:	0f 7e       	andi	r16, 0xEF	; 239
    7870:	06 ff       	sbrs	r16, 6
    7872:	16 e0       	ldi	r17, 0x06	; 6
    7874:	6f e3       	ldi	r22, 0x3F	; 63
    7876:	e6 2e       	mov	r14, r22
    7878:	e0 22       	and	r14, r16
    787a:	85 36       	cpi	r24, 0x65	; 101
    787c:	19 f4       	brne	.+6      	; 0x7884 <vfprintf+0x15e>
    787e:	f0 e4       	ldi	r31, 0x40	; 64
    7880:	ef 2a       	or	r14, r31
    7882:	07 c0       	rjmp	.+14     	; 0x7892 <vfprintf+0x16c>
    7884:	86 36       	cpi	r24, 0x66	; 102
    7886:	19 f4       	brne	.+6      	; 0x788e <vfprintf+0x168>
    7888:	20 e8       	ldi	r18, 0x80	; 128
    788a:	e2 2a       	or	r14, r18
    788c:	02 c0       	rjmp	.+4      	; 0x7892 <vfprintf+0x16c>
    788e:	11 11       	cpse	r17, r1
    7890:	11 50       	subi	r17, 0x01	; 1
    7892:	e7 fe       	sbrs	r14, 7
    7894:	06 c0       	rjmp	.+12     	; 0x78a2 <vfprintf+0x17c>
    7896:	1c 33       	cpi	r17, 0x3C	; 60
    7898:	40 f4       	brcc	.+16     	; 0x78aa <vfprintf+0x184>
    789a:	91 2e       	mov	r9, r17
    789c:	93 94       	inc	r9
    789e:	27 e0       	ldi	r18, 0x07	; 7
    78a0:	0b c0       	rjmp	.+22     	; 0x78b8 <vfprintf+0x192>
    78a2:	18 30       	cpi	r17, 0x08	; 8
    78a4:	30 f4       	brcc	.+12     	; 0x78b2 <vfprintf+0x18c>
    78a6:	21 2f       	mov	r18, r17
    78a8:	06 c0       	rjmp	.+12     	; 0x78b6 <vfprintf+0x190>
    78aa:	27 e0       	ldi	r18, 0x07	; 7
    78ac:	3c e3       	ldi	r19, 0x3C	; 60
    78ae:	93 2e       	mov	r9, r19
    78b0:	03 c0       	rjmp	.+6      	; 0x78b8 <vfprintf+0x192>
    78b2:	27 e0       	ldi	r18, 0x07	; 7
    78b4:	17 e0       	ldi	r17, 0x07	; 7
    78b6:	99 24       	eor	r9, r9
    78b8:	ca 01       	movw	r24, r20
    78ba:	04 96       	adiw	r24, 0x04	; 4
    78bc:	9d 87       	std	Y+13, r25	; 0x0d
    78be:	8c 87       	std	Y+12, r24	; 0x0c
    78c0:	fa 01       	movw	r30, r20
    78c2:	60 81       	ld	r22, Z
    78c4:	71 81       	ldd	r23, Z+1	; 0x01
    78c6:	82 81       	ldd	r24, Z+2	; 0x02
    78c8:	93 81       	ldd	r25, Z+3	; 0x03
    78ca:	a1 01       	movw	r20, r2
    78cc:	09 2d       	mov	r16, r9
    78ce:	0e 94 b6 43 	call	0x876c	; 0x876c <__ftoa_engine>
    78d2:	5c 01       	movw	r10, r24
    78d4:	69 80       	ldd	r6, Y+1	; 0x01
    78d6:	26 2d       	mov	r18, r6
    78d8:	30 e0       	ldi	r19, 0x00	; 0
    78da:	39 8b       	std	Y+17, r19	; 0x11
    78dc:	28 8b       	std	Y+16, r18	; 0x10
    78de:	60 fe       	sbrs	r6, 0
    78e0:	03 c0       	rjmp	.+6      	; 0x78e8 <vfprintf+0x1c2>
    78e2:	38 89       	ldd	r19, Y+16	; 0x10
    78e4:	33 ff       	sbrs	r19, 3
    78e6:	06 c0       	rjmp	.+12     	; 0x78f4 <vfprintf+0x1ce>
    78e8:	e1 fc       	sbrc	r14, 1
    78ea:	06 c0       	rjmp	.+12     	; 0x78f8 <vfprintf+0x1d2>
    78ec:	e2 fe       	sbrs	r14, 2
    78ee:	06 c0       	rjmp	.+12     	; 0x78fc <vfprintf+0x1d6>
    78f0:	00 e2       	ldi	r16, 0x20	; 32
    78f2:	05 c0       	rjmp	.+10     	; 0x78fe <vfprintf+0x1d8>
    78f4:	0d e2       	ldi	r16, 0x2D	; 45
    78f6:	03 c0       	rjmp	.+6      	; 0x78fe <vfprintf+0x1d8>
    78f8:	0b e2       	ldi	r16, 0x2B	; 43
    78fa:	01 c0       	rjmp	.+2      	; 0x78fe <vfprintf+0x1d8>
    78fc:	00 e0       	ldi	r16, 0x00	; 0
    78fe:	88 89       	ldd	r24, Y+16	; 0x10
    7900:	99 89       	ldd	r25, Y+17	; 0x11
    7902:	8c 70       	andi	r24, 0x0C	; 12
    7904:	90 70       	andi	r25, 0x00	; 0
    7906:	00 97       	sbiw	r24, 0x00	; 0
    7908:	c1 f1       	breq	.+112    	; 0x797a <vfprintf+0x254>
    790a:	00 23       	and	r16, r16
    790c:	11 f0       	breq	.+4      	; 0x7912 <vfprintf+0x1ec>
    790e:	84 e0       	ldi	r24, 0x04	; 4
    7910:	01 c0       	rjmp	.+2      	; 0x7914 <vfprintf+0x1ee>
    7912:	83 e0       	ldi	r24, 0x03	; 3
    7914:	8f 15       	cp	r24, r15
    7916:	58 f4       	brcc	.+22     	; 0x792e <vfprintf+0x208>
    7918:	f8 1a       	sub	r15, r24
    791a:	e3 fc       	sbrc	r14, 3
    791c:	09 c0       	rjmp	.+18     	; 0x7930 <vfprintf+0x20a>
    791e:	80 e2       	ldi	r24, 0x20	; 32
    7920:	90 e0       	ldi	r25, 0x00	; 0
    7922:	b6 01       	movw	r22, r12
    7924:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7928:	fa 94       	dec	r15
    792a:	c9 f7       	brne	.-14     	; 0x791e <vfprintf+0x1f8>
    792c:	01 c0       	rjmp	.+2      	; 0x7930 <vfprintf+0x20a>
    792e:	ff 24       	eor	r15, r15
    7930:	00 23       	and	r16, r16
    7932:	29 f0       	breq	.+10     	; 0x793e <vfprintf+0x218>
    7934:	80 2f       	mov	r24, r16
    7936:	90 e0       	ldi	r25, 0x00	; 0
    7938:	b6 01       	movw	r22, r12
    793a:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    793e:	88 89       	ldd	r24, Y+16	; 0x10
    7940:	83 fd       	sbrc	r24, 3
    7942:	03 c0       	rjmp	.+6      	; 0x794a <vfprintf+0x224>
    7944:	04 e9       	ldi	r16, 0x94	; 148
    7946:	18 e0       	ldi	r17, 0x08	; 8
    7948:	0e c0       	rjmp	.+28     	; 0x7966 <vfprintf+0x240>
    794a:	00 e9       	ldi	r16, 0x90	; 144
    794c:	18 e0       	ldi	r17, 0x08	; 8
    794e:	0b c0       	rjmp	.+22     	; 0x7966 <vfprintf+0x240>
    7950:	a1 14       	cp	r10, r1
    7952:	b1 04       	cpc	r11, r1
    7954:	09 f0       	breq	.+2      	; 0x7958 <vfprintf+0x232>
    7956:	80 52       	subi	r24, 0x20	; 32
    7958:	90 e0       	ldi	r25, 0x00	; 0
    795a:	b6 01       	movw	r22, r12
    795c:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7960:	0f 5f       	subi	r16, 0xFF	; 255
    7962:	1f 4f       	sbci	r17, 0xFF	; 255
    7964:	05 c0       	rjmp	.+10     	; 0x7970 <vfprintf+0x24a>
    7966:	ae 2c       	mov	r10, r14
    7968:	bb 24       	eor	r11, r11
    796a:	90 e1       	ldi	r25, 0x10	; 16
    796c:	a9 22       	and	r10, r25
    796e:	bb 24       	eor	r11, r11
    7970:	f8 01       	movw	r30, r16
    7972:	84 91       	lpm	r24, Z+
    7974:	88 23       	and	r24, r24
    7976:	61 f7       	brne	.-40     	; 0x7950 <vfprintf+0x22a>
    7978:	62 c2       	rjmp	.+1220   	; 0x7e3e <vfprintf+0x718>
    797a:	e7 fe       	sbrs	r14, 7
    797c:	0e c0       	rjmp	.+28     	; 0x799a <vfprintf+0x274>
    797e:	9a 0c       	add	r9, r10
    7980:	f8 89       	ldd	r31, Y+16	; 0x10
    7982:	f4 ff       	sbrs	r31, 4
    7984:	04 c0       	rjmp	.+8      	; 0x798e <vfprintf+0x268>
    7986:	8a 81       	ldd	r24, Y+2	; 0x02
    7988:	81 33       	cpi	r24, 0x31	; 49
    798a:	09 f4       	brne	.+2      	; 0x798e <vfprintf+0x268>
    798c:	9a 94       	dec	r9
    798e:	19 14       	cp	r1, r9
    7990:	54 f5       	brge	.+84     	; 0x79e6 <vfprintf+0x2c0>
    7992:	29 2d       	mov	r18, r9
    7994:	29 30       	cpi	r18, 0x09	; 9
    7996:	50 f5       	brcc	.+84     	; 0x79ec <vfprintf+0x2c6>
    7998:	2d c0       	rjmp	.+90     	; 0x79f4 <vfprintf+0x2ce>
    799a:	e6 fc       	sbrc	r14, 6
    799c:	2b c0       	rjmp	.+86     	; 0x79f4 <vfprintf+0x2ce>
    799e:	81 2f       	mov	r24, r17
    79a0:	90 e0       	ldi	r25, 0x00	; 0
    79a2:	8a 15       	cp	r24, r10
    79a4:	9b 05       	cpc	r25, r11
    79a6:	4c f0       	brlt	.+18     	; 0x79ba <vfprintf+0x294>
    79a8:	3c ef       	ldi	r19, 0xFC	; 252
    79aa:	a3 16       	cp	r10, r19
    79ac:	3f ef       	ldi	r19, 0xFF	; 255
    79ae:	b3 06       	cpc	r11, r19
    79b0:	24 f0       	brlt	.+8      	; 0x79ba <vfprintf+0x294>
    79b2:	80 e8       	ldi	r24, 0x80	; 128
    79b4:	e8 2a       	or	r14, r24
    79b6:	01 c0       	rjmp	.+2      	; 0x79ba <vfprintf+0x294>
    79b8:	11 50       	subi	r17, 0x01	; 1
    79ba:	11 23       	and	r17, r17
    79bc:	49 f0       	breq	.+18     	; 0x79d0 <vfprintf+0x2aa>
    79be:	e2 e0       	ldi	r30, 0x02	; 2
    79c0:	f0 e0       	ldi	r31, 0x00	; 0
    79c2:	ec 0f       	add	r30, r28
    79c4:	fd 1f       	adc	r31, r29
    79c6:	e1 0f       	add	r30, r17
    79c8:	f1 1d       	adc	r31, r1
    79ca:	80 81       	ld	r24, Z
    79cc:	80 33       	cpi	r24, 0x30	; 48
    79ce:	a1 f3       	breq	.-24     	; 0x79b8 <vfprintf+0x292>
    79d0:	e7 fe       	sbrs	r14, 7
    79d2:	10 c0       	rjmp	.+32     	; 0x79f4 <vfprintf+0x2ce>
    79d4:	91 2e       	mov	r9, r17
    79d6:	93 94       	inc	r9
    79d8:	81 2f       	mov	r24, r17
    79da:	90 e0       	ldi	r25, 0x00	; 0
    79dc:	a8 16       	cp	r10, r24
    79de:	b9 06       	cpc	r11, r25
    79e0:	44 f4       	brge	.+16     	; 0x79f2 <vfprintf+0x2cc>
    79e2:	1a 19       	sub	r17, r10
    79e4:	07 c0       	rjmp	.+14     	; 0x79f4 <vfprintf+0x2ce>
    79e6:	99 24       	eor	r9, r9
    79e8:	93 94       	inc	r9
    79ea:	04 c0       	rjmp	.+8      	; 0x79f4 <vfprintf+0x2ce>
    79ec:	98 e0       	ldi	r25, 0x08	; 8
    79ee:	99 2e       	mov	r9, r25
    79f0:	01 c0       	rjmp	.+2      	; 0x79f4 <vfprintf+0x2ce>
    79f2:	10 e0       	ldi	r17, 0x00	; 0
    79f4:	e7 fe       	sbrs	r14, 7
    79f6:	07 c0       	rjmp	.+14     	; 0x7a06 <vfprintf+0x2e0>
    79f8:	1a 14       	cp	r1, r10
    79fa:	1b 04       	cpc	r1, r11
    79fc:	3c f4       	brge	.+14     	; 0x7a0c <vfprintf+0x2e6>
    79fe:	95 01       	movw	r18, r10
    7a00:	2f 5f       	subi	r18, 0xFF	; 255
    7a02:	3f 4f       	sbci	r19, 0xFF	; 255
    7a04:	05 c0       	rjmp	.+10     	; 0x7a10 <vfprintf+0x2ea>
    7a06:	25 e0       	ldi	r18, 0x05	; 5
    7a08:	30 e0       	ldi	r19, 0x00	; 0
    7a0a:	02 c0       	rjmp	.+4      	; 0x7a10 <vfprintf+0x2ea>
    7a0c:	21 e0       	ldi	r18, 0x01	; 1
    7a0e:	30 e0       	ldi	r19, 0x00	; 0
    7a10:	00 23       	and	r16, r16
    7a12:	11 f0       	breq	.+4      	; 0x7a18 <vfprintf+0x2f2>
    7a14:	2f 5f       	subi	r18, 0xFF	; 255
    7a16:	3f 4f       	sbci	r19, 0xFF	; 255
    7a18:	11 23       	and	r17, r17
    7a1a:	29 f0       	breq	.+10     	; 0x7a26 <vfprintf+0x300>
    7a1c:	81 2f       	mov	r24, r17
    7a1e:	90 e0       	ldi	r25, 0x00	; 0
    7a20:	01 96       	adiw	r24, 0x01	; 1
    7a22:	28 0f       	add	r18, r24
    7a24:	39 1f       	adc	r19, r25
    7a26:	8f 2d       	mov	r24, r15
    7a28:	90 e0       	ldi	r25, 0x00	; 0
    7a2a:	28 17       	cp	r18, r24
    7a2c:	39 07       	cpc	r19, r25
    7a2e:	14 f4       	brge	.+4      	; 0x7a34 <vfprintf+0x30e>
    7a30:	f2 1a       	sub	r15, r18
    7a32:	01 c0       	rjmp	.+2      	; 0x7a36 <vfprintf+0x310>
    7a34:	ff 24       	eor	r15, r15
    7a36:	4e 2c       	mov	r4, r14
    7a38:	55 24       	eor	r5, r5
    7a3a:	c2 01       	movw	r24, r4
    7a3c:	89 70       	andi	r24, 0x09	; 9
    7a3e:	90 70       	andi	r25, 0x00	; 0
    7a40:	00 97       	sbiw	r24, 0x00	; 0
    7a42:	49 f4       	brne	.+18     	; 0x7a56 <vfprintf+0x330>
    7a44:	06 c0       	rjmp	.+12     	; 0x7a52 <vfprintf+0x32c>
    7a46:	80 e2       	ldi	r24, 0x20	; 32
    7a48:	90 e0       	ldi	r25, 0x00	; 0
    7a4a:	b6 01       	movw	r22, r12
    7a4c:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7a50:	fa 94       	dec	r15
    7a52:	ff 20       	and	r15, r15
    7a54:	c1 f7       	brne	.-16     	; 0x7a46 <vfprintf+0x320>
    7a56:	00 23       	and	r16, r16
    7a58:	29 f0       	breq	.+10     	; 0x7a64 <vfprintf+0x33e>
    7a5a:	80 2f       	mov	r24, r16
    7a5c:	90 e0       	ldi	r25, 0x00	; 0
    7a5e:	b6 01       	movw	r22, r12
    7a60:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7a64:	43 fc       	sbrc	r4, 3
    7a66:	09 c0       	rjmp	.+18     	; 0x7a7a <vfprintf+0x354>
    7a68:	06 c0       	rjmp	.+12     	; 0x7a76 <vfprintf+0x350>
    7a6a:	80 e3       	ldi	r24, 0x30	; 48
    7a6c:	90 e0       	ldi	r25, 0x00	; 0
    7a6e:	b6 01       	movw	r22, r12
    7a70:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7a74:	fa 94       	dec	r15
    7a76:	ff 20       	and	r15, r15
    7a78:	c1 f7       	brne	.-16     	; 0x7a6a <vfprintf+0x344>
    7a7a:	e7 fe       	sbrs	r14, 7
    7a7c:	46 c0       	rjmp	.+140    	; 0x7b0a <vfprintf+0x3e4>
    7a7e:	35 01       	movw	r6, r10
    7a80:	b7 fe       	sbrs	r11, 7
    7a82:	02 c0       	rjmp	.+4      	; 0x7a88 <vfprintf+0x362>
    7a84:	66 24       	eor	r6, r6
    7a86:	77 24       	eor	r7, r7
    7a88:	25 01       	movw	r4, r10
    7a8a:	08 94       	sec
    7a8c:	41 1c       	adc	r4, r1
    7a8e:	51 1c       	adc	r5, r1
    7a90:	46 18       	sub	r4, r6
    7a92:	57 08       	sbc	r5, r7
    7a94:	42 0c       	add	r4, r2
    7a96:	53 1c       	adc	r5, r3
    7a98:	f5 01       	movw	r30, r10
    7a9a:	e9 19       	sub	r30, r9
    7a9c:	f1 09       	sbc	r31, r1
    7a9e:	4f 01       	movw	r8, r30
    7aa0:	81 2f       	mov	r24, r17
    7aa2:	90 e0       	ldi	r25, 0x00	; 0
    7aa4:	00 27       	eor	r16, r16
    7aa6:	11 27       	eor	r17, r17
    7aa8:	08 1b       	sub	r16, r24
    7aaa:	19 0b       	sbc	r17, r25
    7aac:	ff ef       	ldi	r31, 0xFF	; 255
    7aae:	6f 16       	cp	r6, r31
    7ab0:	ff ef       	ldi	r31, 0xFF	; 255
    7ab2:	7f 06       	cpc	r7, r31
    7ab4:	29 f4       	brne	.+10     	; 0x7ac0 <vfprintf+0x39a>
    7ab6:	8e e2       	ldi	r24, 0x2E	; 46
    7ab8:	90 e0       	ldi	r25, 0x00	; 0
    7aba:	b6 01       	movw	r22, r12
    7abc:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7ac0:	a6 14       	cp	r10, r6
    7ac2:	b7 04       	cpc	r11, r7
    7ac4:	34 f0       	brlt	.+12     	; 0x7ad2 <vfprintf+0x3ac>
    7ac6:	86 14       	cp	r8, r6
    7ac8:	97 04       	cpc	r9, r7
    7aca:	1c f4       	brge	.+6      	; 0x7ad2 <vfprintf+0x3ac>
    7acc:	f2 01       	movw	r30, r4
    7ace:	80 81       	ld	r24, Z
    7ad0:	01 c0       	rjmp	.+2      	; 0x7ad4 <vfprintf+0x3ae>
    7ad2:	80 e3       	ldi	r24, 0x30	; 48
    7ad4:	08 94       	sec
    7ad6:	61 08       	sbc	r6, r1
    7ad8:	71 08       	sbc	r7, r1
    7ada:	08 94       	sec
    7adc:	41 1c       	adc	r4, r1
    7ade:	51 1c       	adc	r5, r1
    7ae0:	60 16       	cp	r6, r16
    7ae2:	71 06       	cpc	r7, r17
    7ae4:	2c f0       	brlt	.+10     	; 0x7af0 <vfprintf+0x3ca>
    7ae6:	90 e0       	ldi	r25, 0x00	; 0
    7ae8:	b6 01       	movw	r22, r12
    7aea:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7aee:	de cf       	rjmp	.-68     	; 0x7aac <vfprintf+0x386>
    7af0:	6a 14       	cp	r6, r10
    7af2:	7b 04       	cpc	r7, r11
    7af4:	41 f4       	brne	.+16     	; 0x7b06 <vfprintf+0x3e0>
    7af6:	9a 81       	ldd	r25, Y+2	; 0x02
    7af8:	96 33       	cpi	r25, 0x36	; 54
    7afa:	20 f4       	brcc	.+8      	; 0x7b04 <vfprintf+0x3de>
    7afc:	95 33       	cpi	r25, 0x35	; 53
    7afe:	19 f4       	brne	.+6      	; 0x7b06 <vfprintf+0x3e0>
    7b00:	f8 89       	ldd	r31, Y+16	; 0x10
    7b02:	f4 ff       	sbrs	r31, 4
    7b04:	81 e3       	ldi	r24, 0x31	; 49
    7b06:	90 e0       	ldi	r25, 0x00	; 0
    7b08:	49 c0       	rjmp	.+146    	; 0x7b9c <vfprintf+0x476>
    7b0a:	8a 81       	ldd	r24, Y+2	; 0x02
    7b0c:	81 33       	cpi	r24, 0x31	; 49
    7b0e:	11 f0       	breq	.+4      	; 0x7b14 <vfprintf+0x3ee>
    7b10:	2f ee       	ldi	r18, 0xEF	; 239
    7b12:	62 22       	and	r6, r18
    7b14:	90 e0       	ldi	r25, 0x00	; 0
    7b16:	b6 01       	movw	r22, r12
    7b18:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b1c:	11 23       	and	r17, r17
    7b1e:	89 f0       	breq	.+34     	; 0x7b42 <vfprintf+0x41c>
    7b20:	8e e2       	ldi	r24, 0x2E	; 46
    7b22:	90 e0       	ldi	r25, 0x00	; 0
    7b24:	b6 01       	movw	r22, r12
    7b26:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b2a:	02 e0       	ldi	r16, 0x02	; 2
    7b2c:	f1 01       	movw	r30, r2
    7b2e:	e0 0f       	add	r30, r16
    7b30:	f1 1d       	adc	r31, r1
    7b32:	0f 5f       	subi	r16, 0xFF	; 255
    7b34:	80 81       	ld	r24, Z
    7b36:	90 e0       	ldi	r25, 0x00	; 0
    7b38:	b6 01       	movw	r22, r12
    7b3a:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b3e:	11 50       	subi	r17, 0x01	; 1
    7b40:	a9 f7       	brne	.-22     	; 0x7b2c <vfprintf+0x406>
    7b42:	44 fe       	sbrs	r4, 4
    7b44:	03 c0       	rjmp	.+6      	; 0x7b4c <vfprintf+0x426>
    7b46:	85 e4       	ldi	r24, 0x45	; 69
    7b48:	90 e0       	ldi	r25, 0x00	; 0
    7b4a:	02 c0       	rjmp	.+4      	; 0x7b50 <vfprintf+0x42a>
    7b4c:	85 e6       	ldi	r24, 0x65	; 101
    7b4e:	90 e0       	ldi	r25, 0x00	; 0
    7b50:	b6 01       	movw	r22, r12
    7b52:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b56:	b7 fc       	sbrc	r11, 7
    7b58:	05 c0       	rjmp	.+10     	; 0x7b64 <vfprintf+0x43e>
    7b5a:	a1 14       	cp	r10, r1
    7b5c:	b1 04       	cpc	r11, r1
    7b5e:	41 f4       	brne	.+16     	; 0x7b70 <vfprintf+0x44a>
    7b60:	64 fe       	sbrs	r6, 4
    7b62:	06 c0       	rjmp	.+12     	; 0x7b70 <vfprintf+0x44a>
    7b64:	b0 94       	com	r11
    7b66:	a1 94       	neg	r10
    7b68:	b1 08       	sbc	r11, r1
    7b6a:	b3 94       	inc	r11
    7b6c:	8d e2       	ldi	r24, 0x2D	; 45
    7b6e:	01 c0       	rjmp	.+2      	; 0x7b72 <vfprintf+0x44c>
    7b70:	8b e2       	ldi	r24, 0x2B	; 43
    7b72:	90 e0       	ldi	r25, 0x00	; 0
    7b74:	b6 01       	movw	r22, r12
    7b76:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b7a:	80 e3       	ldi	r24, 0x30	; 48
    7b7c:	05 c0       	rjmp	.+10     	; 0x7b88 <vfprintf+0x462>
    7b7e:	8f 5f       	subi	r24, 0xFF	; 255
    7b80:	e6 ef       	ldi	r30, 0xF6	; 246
    7b82:	ff ef       	ldi	r31, 0xFF	; 255
    7b84:	ae 0e       	add	r10, r30
    7b86:	bf 1e       	adc	r11, r31
    7b88:	fa e0       	ldi	r31, 0x0A	; 10
    7b8a:	af 16       	cp	r10, r31
    7b8c:	b1 04       	cpc	r11, r1
    7b8e:	bc f7       	brge	.-18     	; 0x7b7e <vfprintf+0x458>
    7b90:	90 e0       	ldi	r25, 0x00	; 0
    7b92:	b6 01       	movw	r22, r12
    7b94:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7b98:	c5 01       	movw	r24, r10
    7b9a:	c0 96       	adiw	r24, 0x30	; 48
    7b9c:	b6 01       	movw	r22, r12
    7b9e:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7ba2:	4d c1       	rjmp	.+666    	; 0x7e3e <vfprintf+0x718>
    7ba4:	83 36       	cpi	r24, 0x63	; 99
    7ba6:	31 f0       	breq	.+12     	; 0x7bb4 <vfprintf+0x48e>
    7ba8:	83 37       	cpi	r24, 0x73	; 115
    7baa:	89 f0       	breq	.+34     	; 0x7bce <vfprintf+0x4a8>
    7bac:	83 35       	cpi	r24, 0x53	; 83
    7bae:	09 f0       	breq	.+2      	; 0x7bb2 <vfprintf+0x48c>
    7bb0:	59 c0       	rjmp	.+178    	; 0x7c64 <vfprintf+0x53e>
    7bb2:	22 c0       	rjmp	.+68     	; 0x7bf8 <vfprintf+0x4d2>
    7bb4:	9a 01       	movw	r18, r20
    7bb6:	2e 5f       	subi	r18, 0xFE	; 254
    7bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    7bba:	3d 87       	std	Y+13, r19	; 0x0d
    7bbc:	2c 87       	std	Y+12, r18	; 0x0c
    7bbe:	fa 01       	movw	r30, r20
    7bc0:	80 81       	ld	r24, Z
    7bc2:	89 83       	std	Y+1, r24	; 0x01
    7bc4:	31 01       	movw	r6, r2
    7bc6:	81 e0       	ldi	r24, 0x01	; 1
    7bc8:	a8 2e       	mov	r10, r24
    7bca:	b1 2c       	mov	r11, r1
    7bcc:	13 c0       	rjmp	.+38     	; 0x7bf4 <vfprintf+0x4ce>
    7bce:	9a 01       	movw	r18, r20
    7bd0:	2e 5f       	subi	r18, 0xFE	; 254
    7bd2:	3f 4f       	sbci	r19, 0xFF	; 255
    7bd4:	3d 87       	std	Y+13, r19	; 0x0d
    7bd6:	2c 87       	std	Y+12, r18	; 0x0c
    7bd8:	fa 01       	movw	r30, r20
    7bda:	60 80       	ld	r6, Z
    7bdc:	71 80       	ldd	r7, Z+1	; 0x01
    7bde:	06 ff       	sbrs	r16, 6
    7be0:	03 c0       	rjmp	.+6      	; 0x7be8 <vfprintf+0x4c2>
    7be2:	61 2f       	mov	r22, r17
    7be4:	70 e0       	ldi	r23, 0x00	; 0
    7be6:	02 c0       	rjmp	.+4      	; 0x7bec <vfprintf+0x4c6>
    7be8:	6f ef       	ldi	r22, 0xFF	; 255
    7bea:	7f ef       	ldi	r23, 0xFF	; 255
    7bec:	c3 01       	movw	r24, r6
    7bee:	0e 94 99 44 	call	0x8932	; 0x8932 <strnlen>
    7bf2:	5c 01       	movw	r10, r24
    7bf4:	0f 77       	andi	r16, 0x7F	; 127
    7bf6:	14 c0       	rjmp	.+40     	; 0x7c20 <vfprintf+0x4fa>
    7bf8:	9a 01       	movw	r18, r20
    7bfa:	2e 5f       	subi	r18, 0xFE	; 254
    7bfc:	3f 4f       	sbci	r19, 0xFF	; 255
    7bfe:	3d 87       	std	Y+13, r19	; 0x0d
    7c00:	2c 87       	std	Y+12, r18	; 0x0c
    7c02:	fa 01       	movw	r30, r20
    7c04:	60 80       	ld	r6, Z
    7c06:	71 80       	ldd	r7, Z+1	; 0x01
    7c08:	06 ff       	sbrs	r16, 6
    7c0a:	03 c0       	rjmp	.+6      	; 0x7c12 <vfprintf+0x4ec>
    7c0c:	61 2f       	mov	r22, r17
    7c0e:	70 e0       	ldi	r23, 0x00	; 0
    7c10:	02 c0       	rjmp	.+4      	; 0x7c16 <vfprintf+0x4f0>
    7c12:	6f ef       	ldi	r22, 0xFF	; 255
    7c14:	7f ef       	ldi	r23, 0xFF	; 255
    7c16:	c3 01       	movw	r24, r6
    7c18:	0e 94 8e 44 	call	0x891c	; 0x891c <strnlen_P>
    7c1c:	5c 01       	movw	r10, r24
    7c1e:	00 68       	ori	r16, 0x80	; 128
    7c20:	03 fd       	sbrc	r16, 3
    7c22:	1c c0       	rjmp	.+56     	; 0x7c5c <vfprintf+0x536>
    7c24:	06 c0       	rjmp	.+12     	; 0x7c32 <vfprintf+0x50c>
    7c26:	80 e2       	ldi	r24, 0x20	; 32
    7c28:	90 e0       	ldi	r25, 0x00	; 0
    7c2a:	b6 01       	movw	r22, r12
    7c2c:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7c30:	fa 94       	dec	r15
    7c32:	8f 2d       	mov	r24, r15
    7c34:	90 e0       	ldi	r25, 0x00	; 0
    7c36:	a8 16       	cp	r10, r24
    7c38:	b9 06       	cpc	r11, r25
    7c3a:	a8 f3       	brcs	.-22     	; 0x7c26 <vfprintf+0x500>
    7c3c:	0f c0       	rjmp	.+30     	; 0x7c5c <vfprintf+0x536>
    7c3e:	f3 01       	movw	r30, r6
    7c40:	07 fd       	sbrc	r16, 7
    7c42:	85 91       	lpm	r24, Z+
    7c44:	07 ff       	sbrs	r16, 7
    7c46:	81 91       	ld	r24, Z+
    7c48:	3f 01       	movw	r6, r30
    7c4a:	90 e0       	ldi	r25, 0x00	; 0
    7c4c:	b6 01       	movw	r22, r12
    7c4e:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7c52:	f1 10       	cpse	r15, r1
    7c54:	fa 94       	dec	r15
    7c56:	08 94       	sec
    7c58:	a1 08       	sbc	r10, r1
    7c5a:	b1 08       	sbc	r11, r1
    7c5c:	a1 14       	cp	r10, r1
    7c5e:	b1 04       	cpc	r11, r1
    7c60:	71 f7       	brne	.-36     	; 0x7c3e <vfprintf+0x518>
    7c62:	ed c0       	rjmp	.+474    	; 0x7e3e <vfprintf+0x718>
    7c64:	84 36       	cpi	r24, 0x64	; 100
    7c66:	11 f0       	breq	.+4      	; 0x7c6c <vfprintf+0x546>
    7c68:	89 36       	cpi	r24, 0x69	; 105
    7c6a:	61 f5       	brne	.+88     	; 0x7cc4 <vfprintf+0x59e>
    7c6c:	07 ff       	sbrs	r16, 7
    7c6e:	0b c0       	rjmp	.+22     	; 0x7c86 <vfprintf+0x560>
    7c70:	9a 01       	movw	r18, r20
    7c72:	2c 5f       	subi	r18, 0xFC	; 252
    7c74:	3f 4f       	sbci	r19, 0xFF	; 255
    7c76:	3d 87       	std	Y+13, r19	; 0x0d
    7c78:	2c 87       	std	Y+12, r18	; 0x0c
    7c7a:	fa 01       	movw	r30, r20
    7c7c:	60 81       	ld	r22, Z
    7c7e:	71 81       	ldd	r23, Z+1	; 0x01
    7c80:	82 81       	ldd	r24, Z+2	; 0x02
    7c82:	93 81       	ldd	r25, Z+3	; 0x03
    7c84:	0c c0       	rjmp	.+24     	; 0x7c9e <vfprintf+0x578>
    7c86:	9a 01       	movw	r18, r20
    7c88:	2e 5f       	subi	r18, 0xFE	; 254
    7c8a:	3f 4f       	sbci	r19, 0xFF	; 255
    7c8c:	3d 87       	std	Y+13, r19	; 0x0d
    7c8e:	2c 87       	std	Y+12, r18	; 0x0c
    7c90:	fa 01       	movw	r30, r20
    7c92:	60 81       	ld	r22, Z
    7c94:	71 81       	ldd	r23, Z+1	; 0x01
    7c96:	88 27       	eor	r24, r24
    7c98:	77 fd       	sbrc	r23, 7
    7c9a:	80 95       	com	r24
    7c9c:	98 2f       	mov	r25, r24
    7c9e:	0f 76       	andi	r16, 0x6F	; 111
    7ca0:	97 ff       	sbrs	r25, 7
    7ca2:	08 c0       	rjmp	.+16     	; 0x7cb4 <vfprintf+0x58e>
    7ca4:	90 95       	com	r25
    7ca6:	80 95       	com	r24
    7ca8:	70 95       	com	r23
    7caa:	61 95       	neg	r22
    7cac:	7f 4f       	sbci	r23, 0xFF	; 255
    7cae:	8f 4f       	sbci	r24, 0xFF	; 255
    7cb0:	9f 4f       	sbci	r25, 0xFF	; 255
    7cb2:	00 68       	ori	r16, 0x80	; 128
    7cb4:	a1 01       	movw	r20, r2
    7cb6:	2a e0       	ldi	r18, 0x0A	; 10
    7cb8:	30 e0       	ldi	r19, 0x00	; 0
    7cba:	0e 94 d6 45 	call	0x8bac	; 0x8bac <__ultoa_invert>
    7cbe:	98 2e       	mov	r9, r24
    7cc0:	92 18       	sub	r9, r2
    7cc2:	41 c0       	rjmp	.+130    	; 0x7d46 <vfprintf+0x620>
    7cc4:	85 37       	cpi	r24, 0x75	; 117
    7cc6:	21 f4       	brne	.+8      	; 0x7cd0 <vfprintf+0x5aa>
    7cc8:	0f 7e       	andi	r16, 0xEF	; 239
    7cca:	2a e0       	ldi	r18, 0x0A	; 10
    7ccc:	30 e0       	ldi	r19, 0x00	; 0
    7cce:	20 c0       	rjmp	.+64     	; 0x7d10 <vfprintf+0x5ea>
    7cd0:	09 7f       	andi	r16, 0xF9	; 249
    7cd2:	8f 36       	cpi	r24, 0x6F	; 111
    7cd4:	a9 f0       	breq	.+42     	; 0x7d00 <vfprintf+0x5da>
    7cd6:	80 37       	cpi	r24, 0x70	; 112
    7cd8:	20 f4       	brcc	.+8      	; 0x7ce2 <vfprintf+0x5bc>
    7cda:	88 35       	cpi	r24, 0x58	; 88
    7cdc:	09 f0       	breq	.+2      	; 0x7ce0 <vfprintf+0x5ba>
    7cde:	b2 c0       	rjmp	.+356    	; 0x7e44 <vfprintf+0x71e>
    7ce0:	0b c0       	rjmp	.+22     	; 0x7cf8 <vfprintf+0x5d2>
    7ce2:	80 37       	cpi	r24, 0x70	; 112
    7ce4:	21 f0       	breq	.+8      	; 0x7cee <vfprintf+0x5c8>
    7ce6:	88 37       	cpi	r24, 0x78	; 120
    7ce8:	09 f0       	breq	.+2      	; 0x7cec <vfprintf+0x5c6>
    7cea:	ac c0       	rjmp	.+344    	; 0x7e44 <vfprintf+0x71e>
    7cec:	01 c0       	rjmp	.+2      	; 0x7cf0 <vfprintf+0x5ca>
    7cee:	00 61       	ori	r16, 0x10	; 16
    7cf0:	04 ff       	sbrs	r16, 4
    7cf2:	09 c0       	rjmp	.+18     	; 0x7d06 <vfprintf+0x5e0>
    7cf4:	04 60       	ori	r16, 0x04	; 4
    7cf6:	07 c0       	rjmp	.+14     	; 0x7d06 <vfprintf+0x5e0>
    7cf8:	04 ff       	sbrs	r16, 4
    7cfa:	08 c0       	rjmp	.+16     	; 0x7d0c <vfprintf+0x5e6>
    7cfc:	06 60       	ori	r16, 0x06	; 6
    7cfe:	06 c0       	rjmp	.+12     	; 0x7d0c <vfprintf+0x5e6>
    7d00:	28 e0       	ldi	r18, 0x08	; 8
    7d02:	30 e0       	ldi	r19, 0x00	; 0
    7d04:	05 c0       	rjmp	.+10     	; 0x7d10 <vfprintf+0x5ea>
    7d06:	20 e1       	ldi	r18, 0x10	; 16
    7d08:	30 e0       	ldi	r19, 0x00	; 0
    7d0a:	02 c0       	rjmp	.+4      	; 0x7d10 <vfprintf+0x5ea>
    7d0c:	20 e1       	ldi	r18, 0x10	; 16
    7d0e:	32 e0       	ldi	r19, 0x02	; 2
    7d10:	07 ff       	sbrs	r16, 7
    7d12:	0a c0       	rjmp	.+20     	; 0x7d28 <vfprintf+0x602>
    7d14:	ca 01       	movw	r24, r20
    7d16:	04 96       	adiw	r24, 0x04	; 4
    7d18:	9d 87       	std	Y+13, r25	; 0x0d
    7d1a:	8c 87       	std	Y+12, r24	; 0x0c
    7d1c:	fa 01       	movw	r30, r20
    7d1e:	60 81       	ld	r22, Z
    7d20:	71 81       	ldd	r23, Z+1	; 0x01
    7d22:	82 81       	ldd	r24, Z+2	; 0x02
    7d24:	93 81       	ldd	r25, Z+3	; 0x03
    7d26:	09 c0       	rjmp	.+18     	; 0x7d3a <vfprintf+0x614>
    7d28:	ca 01       	movw	r24, r20
    7d2a:	02 96       	adiw	r24, 0x02	; 2
    7d2c:	9d 87       	std	Y+13, r25	; 0x0d
    7d2e:	8c 87       	std	Y+12, r24	; 0x0c
    7d30:	fa 01       	movw	r30, r20
    7d32:	60 81       	ld	r22, Z
    7d34:	71 81       	ldd	r23, Z+1	; 0x01
    7d36:	80 e0       	ldi	r24, 0x00	; 0
    7d38:	90 e0       	ldi	r25, 0x00	; 0
    7d3a:	a1 01       	movw	r20, r2
    7d3c:	0e 94 d6 45 	call	0x8bac	; 0x8bac <__ultoa_invert>
    7d40:	98 2e       	mov	r9, r24
    7d42:	92 18       	sub	r9, r2
    7d44:	0f 77       	andi	r16, 0x7F	; 127
    7d46:	06 ff       	sbrs	r16, 6
    7d48:	09 c0       	rjmp	.+18     	; 0x7d5c <vfprintf+0x636>
    7d4a:	0e 7f       	andi	r16, 0xFE	; 254
    7d4c:	91 16       	cp	r9, r17
    7d4e:	30 f4       	brcc	.+12     	; 0x7d5c <vfprintf+0x636>
    7d50:	04 ff       	sbrs	r16, 4
    7d52:	06 c0       	rjmp	.+12     	; 0x7d60 <vfprintf+0x63a>
    7d54:	02 fd       	sbrc	r16, 2
    7d56:	04 c0       	rjmp	.+8      	; 0x7d60 <vfprintf+0x63a>
    7d58:	0f 7e       	andi	r16, 0xEF	; 239
    7d5a:	02 c0       	rjmp	.+4      	; 0x7d60 <vfprintf+0x63a>
    7d5c:	e9 2c       	mov	r14, r9
    7d5e:	01 c0       	rjmp	.+2      	; 0x7d62 <vfprintf+0x63c>
    7d60:	e1 2e       	mov	r14, r17
    7d62:	80 2f       	mov	r24, r16
    7d64:	90 e0       	ldi	r25, 0x00	; 0
    7d66:	04 ff       	sbrs	r16, 4
    7d68:	0c c0       	rjmp	.+24     	; 0x7d82 <vfprintf+0x65c>
    7d6a:	fe 01       	movw	r30, r28
    7d6c:	e9 0d       	add	r30, r9
    7d6e:	f1 1d       	adc	r31, r1
    7d70:	20 81       	ld	r18, Z
    7d72:	20 33       	cpi	r18, 0x30	; 48
    7d74:	11 f4       	brne	.+4      	; 0x7d7a <vfprintf+0x654>
    7d76:	09 7e       	andi	r16, 0xE9	; 233
    7d78:	09 c0       	rjmp	.+18     	; 0x7d8c <vfprintf+0x666>
    7d7a:	e3 94       	inc	r14
    7d7c:	02 ff       	sbrs	r16, 2
    7d7e:	06 c0       	rjmp	.+12     	; 0x7d8c <vfprintf+0x666>
    7d80:	04 c0       	rjmp	.+8      	; 0x7d8a <vfprintf+0x664>
    7d82:	86 78       	andi	r24, 0x86	; 134
    7d84:	90 70       	andi	r25, 0x00	; 0
    7d86:	00 97       	sbiw	r24, 0x00	; 0
    7d88:	09 f0       	breq	.+2      	; 0x7d8c <vfprintf+0x666>
    7d8a:	e3 94       	inc	r14
    7d8c:	a0 2e       	mov	r10, r16
    7d8e:	bb 24       	eor	r11, r11
    7d90:	03 fd       	sbrc	r16, 3
    7d92:	14 c0       	rjmp	.+40     	; 0x7dbc <vfprintf+0x696>
    7d94:	00 ff       	sbrs	r16, 0
    7d96:	0f c0       	rjmp	.+30     	; 0x7db6 <vfprintf+0x690>
    7d98:	ef 14       	cp	r14, r15
    7d9a:	28 f4       	brcc	.+10     	; 0x7da6 <vfprintf+0x680>
    7d9c:	19 2d       	mov	r17, r9
    7d9e:	1f 0d       	add	r17, r15
    7da0:	1e 19       	sub	r17, r14
    7da2:	ef 2c       	mov	r14, r15
    7da4:	08 c0       	rjmp	.+16     	; 0x7db6 <vfprintf+0x690>
    7da6:	19 2d       	mov	r17, r9
    7da8:	06 c0       	rjmp	.+12     	; 0x7db6 <vfprintf+0x690>
    7daa:	80 e2       	ldi	r24, 0x20	; 32
    7dac:	90 e0       	ldi	r25, 0x00	; 0
    7dae:	b6 01       	movw	r22, r12
    7db0:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7db4:	e3 94       	inc	r14
    7db6:	ef 14       	cp	r14, r15
    7db8:	c0 f3       	brcs	.-16     	; 0x7daa <vfprintf+0x684>
    7dba:	04 c0       	rjmp	.+8      	; 0x7dc4 <vfprintf+0x69e>
    7dbc:	ef 14       	cp	r14, r15
    7dbe:	10 f4       	brcc	.+4      	; 0x7dc4 <vfprintf+0x69e>
    7dc0:	fe 18       	sub	r15, r14
    7dc2:	01 c0       	rjmp	.+2      	; 0x7dc6 <vfprintf+0x6a0>
    7dc4:	ff 24       	eor	r15, r15
    7dc6:	a4 fe       	sbrs	r10, 4
    7dc8:	0f c0       	rjmp	.+30     	; 0x7de8 <vfprintf+0x6c2>
    7dca:	80 e3       	ldi	r24, 0x30	; 48
    7dcc:	90 e0       	ldi	r25, 0x00	; 0
    7dce:	b6 01       	movw	r22, r12
    7dd0:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7dd4:	a2 fe       	sbrs	r10, 2
    7dd6:	1f c0       	rjmp	.+62     	; 0x7e16 <vfprintf+0x6f0>
    7dd8:	a1 fe       	sbrs	r10, 1
    7dda:	03 c0       	rjmp	.+6      	; 0x7de2 <vfprintf+0x6bc>
    7ddc:	88 e5       	ldi	r24, 0x58	; 88
    7dde:	90 e0       	ldi	r25, 0x00	; 0
    7de0:	10 c0       	rjmp	.+32     	; 0x7e02 <vfprintf+0x6dc>
    7de2:	88 e7       	ldi	r24, 0x78	; 120
    7de4:	90 e0       	ldi	r25, 0x00	; 0
    7de6:	0d c0       	rjmp	.+26     	; 0x7e02 <vfprintf+0x6dc>
    7de8:	c5 01       	movw	r24, r10
    7dea:	86 78       	andi	r24, 0x86	; 134
    7dec:	90 70       	andi	r25, 0x00	; 0
    7dee:	00 97       	sbiw	r24, 0x00	; 0
    7df0:	91 f0       	breq	.+36     	; 0x7e16 <vfprintf+0x6f0>
    7df2:	a1 fc       	sbrc	r10, 1
    7df4:	02 c0       	rjmp	.+4      	; 0x7dfa <vfprintf+0x6d4>
    7df6:	80 e2       	ldi	r24, 0x20	; 32
    7df8:	01 c0       	rjmp	.+2      	; 0x7dfc <vfprintf+0x6d6>
    7dfa:	8b e2       	ldi	r24, 0x2B	; 43
    7dfc:	07 fd       	sbrc	r16, 7
    7dfe:	8d e2       	ldi	r24, 0x2D	; 45
    7e00:	90 e0       	ldi	r25, 0x00	; 0
    7e02:	b6 01       	movw	r22, r12
    7e04:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7e08:	06 c0       	rjmp	.+12     	; 0x7e16 <vfprintf+0x6f0>
    7e0a:	80 e3       	ldi	r24, 0x30	; 48
    7e0c:	90 e0       	ldi	r25, 0x00	; 0
    7e0e:	b6 01       	movw	r22, r12
    7e10:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7e14:	11 50       	subi	r17, 0x01	; 1
    7e16:	91 16       	cp	r9, r17
    7e18:	c0 f3       	brcs	.-16     	; 0x7e0a <vfprintf+0x6e4>
    7e1a:	9a 94       	dec	r9
    7e1c:	f1 01       	movw	r30, r2
    7e1e:	e9 0d       	add	r30, r9
    7e20:	f1 1d       	adc	r31, r1
    7e22:	80 81       	ld	r24, Z
    7e24:	90 e0       	ldi	r25, 0x00	; 0
    7e26:	b6 01       	movw	r22, r12
    7e28:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7e2c:	99 20       	and	r9, r9
    7e2e:	a9 f7       	brne	.-22     	; 0x7e1a <vfprintf+0x6f4>
    7e30:	06 c0       	rjmp	.+12     	; 0x7e3e <vfprintf+0x718>
    7e32:	80 e2       	ldi	r24, 0x20	; 32
    7e34:	90 e0       	ldi	r25, 0x00	; 0
    7e36:	b6 01       	movw	r22, r12
    7e38:	0e 94 31 45 	call	0x8a62	; 0x8a62 <fputc>
    7e3c:	fa 94       	dec	r15
    7e3e:	ff 20       	and	r15, r15
    7e40:	c1 f7       	brne	.-16     	; 0x7e32 <vfprintf+0x70c>
    7e42:	95 cc       	rjmp	.-1750   	; 0x776e <vfprintf+0x48>
    7e44:	f6 01       	movw	r30, r12
    7e46:	26 81       	ldd	r18, Z+6	; 0x06
    7e48:	37 81       	ldd	r19, Z+7	; 0x07
    7e4a:	02 c0       	rjmp	.+4      	; 0x7e50 <vfprintf+0x72a>
    7e4c:	2f ef       	ldi	r18, 0xFF	; 255
    7e4e:	3f ef       	ldi	r19, 0xFF	; 255
    7e50:	c9 01       	movw	r24, r18
    7e52:	63 96       	adiw	r28, 0x13	; 19
    7e54:	0f b6       	in	r0, 0x3f	; 63
    7e56:	f8 94       	cli
    7e58:	de bf       	out	0x3e, r29	; 62
    7e5a:	0f be       	out	0x3f, r0	; 63
    7e5c:	cd bf       	out	0x3d, r28	; 61
    7e5e:	cf 91       	pop	r28
    7e60:	df 91       	pop	r29
    7e62:	1f 91       	pop	r17
    7e64:	0f 91       	pop	r16
    7e66:	ff 90       	pop	r15
    7e68:	ef 90       	pop	r14
    7e6a:	df 90       	pop	r13
    7e6c:	cf 90       	pop	r12
    7e6e:	bf 90       	pop	r11
    7e70:	af 90       	pop	r10
    7e72:	9f 90       	pop	r9
    7e74:	8f 90       	pop	r8
    7e76:	7f 90       	pop	r7
    7e78:	6f 90       	pop	r6
    7e7a:	5f 90       	pop	r5
    7e7c:	4f 90       	pop	r4
    7e7e:	3f 90       	pop	r3
    7e80:	2f 90       	pop	r2
    7e82:	08 95       	ret

00007e84 <__subsf3>:
    7e84:	50 58       	subi	r21, 0x80	; 128

00007e86 <__addsf3>:
    7e86:	bb 27       	eor	r27, r27
    7e88:	aa 27       	eor	r26, r26
    7e8a:	0e d0       	rcall	.+28     	; 0x7ea8 <__addsf3x>
    7e8c:	48 c1       	rjmp	.+656    	; 0x811e <__fp_round>
    7e8e:	39 d1       	rcall	.+626    	; 0x8102 <__fp_pscA>
    7e90:	30 f0       	brcs	.+12     	; 0x7e9e <__addsf3+0x18>
    7e92:	3e d1       	rcall	.+636    	; 0x8110 <__fp_pscB>
    7e94:	20 f0       	brcs	.+8      	; 0x7e9e <__addsf3+0x18>
    7e96:	31 f4       	brne	.+12     	; 0x7ea4 <__addsf3+0x1e>
    7e98:	9f 3f       	cpi	r25, 0xFF	; 255
    7e9a:	11 f4       	brne	.+4      	; 0x7ea0 <__addsf3+0x1a>
    7e9c:	1e f4       	brtc	.+6      	; 0x7ea4 <__addsf3+0x1e>
    7e9e:	2e c1       	rjmp	.+604    	; 0x80fc <__fp_nan>
    7ea0:	0e f4       	brtc	.+2      	; 0x7ea4 <__addsf3+0x1e>
    7ea2:	e0 95       	com	r30
    7ea4:	e7 fb       	bst	r30, 7
    7ea6:	24 c1       	rjmp	.+584    	; 0x80f0 <__fp_inf>

00007ea8 <__addsf3x>:
    7ea8:	e9 2f       	mov	r30, r25
    7eaa:	4a d1       	rcall	.+660    	; 0x8140 <__fp_split3>
    7eac:	80 f3       	brcs	.-32     	; 0x7e8e <__addsf3+0x8>
    7eae:	ba 17       	cp	r27, r26
    7eb0:	62 07       	cpc	r22, r18
    7eb2:	73 07       	cpc	r23, r19
    7eb4:	84 07       	cpc	r24, r20
    7eb6:	95 07       	cpc	r25, r21
    7eb8:	18 f0       	brcs	.+6      	; 0x7ec0 <__addsf3x+0x18>
    7eba:	71 f4       	brne	.+28     	; 0x7ed8 <__addsf3x+0x30>
    7ebc:	9e f5       	brtc	.+102    	; 0x7f24 <__addsf3x+0x7c>
    7ebe:	62 c1       	rjmp	.+708    	; 0x8184 <__fp_zero>
    7ec0:	0e f4       	brtc	.+2      	; 0x7ec4 <__addsf3x+0x1c>
    7ec2:	e0 95       	com	r30
    7ec4:	0b 2e       	mov	r0, r27
    7ec6:	ba 2f       	mov	r27, r26
    7ec8:	a0 2d       	mov	r26, r0
    7eca:	0b 01       	movw	r0, r22
    7ecc:	b9 01       	movw	r22, r18
    7ece:	90 01       	movw	r18, r0
    7ed0:	0c 01       	movw	r0, r24
    7ed2:	ca 01       	movw	r24, r20
    7ed4:	a0 01       	movw	r20, r0
    7ed6:	11 24       	eor	r1, r1
    7ed8:	ff 27       	eor	r31, r31
    7eda:	59 1b       	sub	r21, r25
    7edc:	99 f0       	breq	.+38     	; 0x7f04 <__addsf3x+0x5c>
    7ede:	59 3f       	cpi	r21, 0xF9	; 249
    7ee0:	50 f4       	brcc	.+20     	; 0x7ef6 <__addsf3x+0x4e>
    7ee2:	50 3e       	cpi	r21, 0xE0	; 224
    7ee4:	68 f1       	brcs	.+90     	; 0x7f40 <__addsf3x+0x98>
    7ee6:	1a 16       	cp	r1, r26
    7ee8:	f0 40       	sbci	r31, 0x00	; 0
    7eea:	a2 2f       	mov	r26, r18
    7eec:	23 2f       	mov	r18, r19
    7eee:	34 2f       	mov	r19, r20
    7ef0:	44 27       	eor	r20, r20
    7ef2:	58 5f       	subi	r21, 0xF8	; 248
    7ef4:	f3 cf       	rjmp	.-26     	; 0x7edc <__addsf3x+0x34>
    7ef6:	46 95       	lsr	r20
    7ef8:	37 95       	ror	r19
    7efa:	27 95       	ror	r18
    7efc:	a7 95       	ror	r26
    7efe:	f0 40       	sbci	r31, 0x00	; 0
    7f00:	53 95       	inc	r21
    7f02:	c9 f7       	brne	.-14     	; 0x7ef6 <__addsf3x+0x4e>
    7f04:	7e f4       	brtc	.+30     	; 0x7f24 <__addsf3x+0x7c>
    7f06:	1f 16       	cp	r1, r31
    7f08:	ba 0b       	sbc	r27, r26
    7f0a:	62 0b       	sbc	r22, r18
    7f0c:	73 0b       	sbc	r23, r19
    7f0e:	84 0b       	sbc	r24, r20
    7f10:	ba f0       	brmi	.+46     	; 0x7f40 <__addsf3x+0x98>
    7f12:	91 50       	subi	r25, 0x01	; 1
    7f14:	a1 f0       	breq	.+40     	; 0x7f3e <__addsf3x+0x96>
    7f16:	ff 0f       	add	r31, r31
    7f18:	bb 1f       	adc	r27, r27
    7f1a:	66 1f       	adc	r22, r22
    7f1c:	77 1f       	adc	r23, r23
    7f1e:	88 1f       	adc	r24, r24
    7f20:	c2 f7       	brpl	.-16     	; 0x7f12 <__addsf3x+0x6a>
    7f22:	0e c0       	rjmp	.+28     	; 0x7f40 <__addsf3x+0x98>
    7f24:	ba 0f       	add	r27, r26
    7f26:	62 1f       	adc	r22, r18
    7f28:	73 1f       	adc	r23, r19
    7f2a:	84 1f       	adc	r24, r20
    7f2c:	48 f4       	brcc	.+18     	; 0x7f40 <__addsf3x+0x98>
    7f2e:	87 95       	ror	r24
    7f30:	77 95       	ror	r23
    7f32:	67 95       	ror	r22
    7f34:	b7 95       	ror	r27
    7f36:	f7 95       	ror	r31
    7f38:	9e 3f       	cpi	r25, 0xFE	; 254
    7f3a:	08 f0       	brcs	.+2      	; 0x7f3e <__addsf3x+0x96>
    7f3c:	b3 cf       	rjmp	.-154    	; 0x7ea4 <__addsf3+0x1e>
    7f3e:	93 95       	inc	r25
    7f40:	88 0f       	add	r24, r24
    7f42:	08 f0       	brcs	.+2      	; 0x7f46 <__addsf3x+0x9e>
    7f44:	99 27       	eor	r25, r25
    7f46:	ee 0f       	add	r30, r30
    7f48:	97 95       	ror	r25
    7f4a:	87 95       	ror	r24
    7f4c:	08 95       	ret

00007f4e <__divsf3>:
    7f4e:	0c d0       	rcall	.+24     	; 0x7f68 <__divsf3x>
    7f50:	e6 c0       	rjmp	.+460    	; 0x811e <__fp_round>
    7f52:	de d0       	rcall	.+444    	; 0x8110 <__fp_pscB>
    7f54:	40 f0       	brcs	.+16     	; 0x7f66 <__divsf3+0x18>
    7f56:	d5 d0       	rcall	.+426    	; 0x8102 <__fp_pscA>
    7f58:	30 f0       	brcs	.+12     	; 0x7f66 <__divsf3+0x18>
    7f5a:	21 f4       	brne	.+8      	; 0x7f64 <__divsf3+0x16>
    7f5c:	5f 3f       	cpi	r21, 0xFF	; 255
    7f5e:	19 f0       	breq	.+6      	; 0x7f66 <__divsf3+0x18>
    7f60:	c7 c0       	rjmp	.+398    	; 0x80f0 <__fp_inf>
    7f62:	51 11       	cpse	r21, r1
    7f64:	10 c1       	rjmp	.+544    	; 0x8186 <__fp_szero>
    7f66:	ca c0       	rjmp	.+404    	; 0x80fc <__fp_nan>

00007f68 <__divsf3x>:
    7f68:	eb d0       	rcall	.+470    	; 0x8140 <__fp_split3>
    7f6a:	98 f3       	brcs	.-26     	; 0x7f52 <__divsf3+0x4>

00007f6c <__divsf3_pse>:
    7f6c:	99 23       	and	r25, r25
    7f6e:	c9 f3       	breq	.-14     	; 0x7f62 <__divsf3+0x14>
    7f70:	55 23       	and	r21, r21
    7f72:	b1 f3       	breq	.-20     	; 0x7f60 <__divsf3+0x12>
    7f74:	95 1b       	sub	r25, r21
    7f76:	55 0b       	sbc	r21, r21
    7f78:	bb 27       	eor	r27, r27
    7f7a:	aa 27       	eor	r26, r26
    7f7c:	62 17       	cp	r22, r18
    7f7e:	73 07       	cpc	r23, r19
    7f80:	84 07       	cpc	r24, r20
    7f82:	38 f0       	brcs	.+14     	; 0x7f92 <__divsf3_pse+0x26>
    7f84:	9f 5f       	subi	r25, 0xFF	; 255
    7f86:	5f 4f       	sbci	r21, 0xFF	; 255
    7f88:	22 0f       	add	r18, r18
    7f8a:	33 1f       	adc	r19, r19
    7f8c:	44 1f       	adc	r20, r20
    7f8e:	aa 1f       	adc	r26, r26
    7f90:	a9 f3       	breq	.-22     	; 0x7f7c <__divsf3_pse+0x10>
    7f92:	33 d0       	rcall	.+102    	; 0x7ffa <__divsf3_pse+0x8e>
    7f94:	0e 2e       	mov	r0, r30
    7f96:	3a f0       	brmi	.+14     	; 0x7fa6 <__divsf3_pse+0x3a>
    7f98:	e0 e8       	ldi	r30, 0x80	; 128
    7f9a:	30 d0       	rcall	.+96     	; 0x7ffc <__divsf3_pse+0x90>
    7f9c:	91 50       	subi	r25, 0x01	; 1
    7f9e:	50 40       	sbci	r21, 0x00	; 0
    7fa0:	e6 95       	lsr	r30
    7fa2:	00 1c       	adc	r0, r0
    7fa4:	ca f7       	brpl	.-14     	; 0x7f98 <__divsf3_pse+0x2c>
    7fa6:	29 d0       	rcall	.+82     	; 0x7ffa <__divsf3_pse+0x8e>
    7fa8:	fe 2f       	mov	r31, r30
    7faa:	27 d0       	rcall	.+78     	; 0x7ffa <__divsf3_pse+0x8e>
    7fac:	66 0f       	add	r22, r22
    7fae:	77 1f       	adc	r23, r23
    7fb0:	88 1f       	adc	r24, r24
    7fb2:	bb 1f       	adc	r27, r27
    7fb4:	26 17       	cp	r18, r22
    7fb6:	37 07       	cpc	r19, r23
    7fb8:	48 07       	cpc	r20, r24
    7fba:	ab 07       	cpc	r26, r27
    7fbc:	b0 e8       	ldi	r27, 0x80	; 128
    7fbe:	09 f0       	breq	.+2      	; 0x7fc2 <__divsf3_pse+0x56>
    7fc0:	bb 0b       	sbc	r27, r27
    7fc2:	80 2d       	mov	r24, r0
    7fc4:	bf 01       	movw	r22, r30
    7fc6:	ff 27       	eor	r31, r31
    7fc8:	93 58       	subi	r25, 0x83	; 131
    7fca:	5f 4f       	sbci	r21, 0xFF	; 255
    7fcc:	2a f0       	brmi	.+10     	; 0x7fd8 <__divsf3_pse+0x6c>
    7fce:	9e 3f       	cpi	r25, 0xFE	; 254
    7fd0:	51 05       	cpc	r21, r1
    7fd2:	68 f0       	brcs	.+26     	; 0x7fee <__divsf3_pse+0x82>
    7fd4:	8d c0       	rjmp	.+282    	; 0x80f0 <__fp_inf>
    7fd6:	d7 c0       	rjmp	.+430    	; 0x8186 <__fp_szero>
    7fd8:	5f 3f       	cpi	r21, 0xFF	; 255
    7fda:	ec f3       	brlt	.-6      	; 0x7fd6 <__divsf3_pse+0x6a>
    7fdc:	98 3e       	cpi	r25, 0xE8	; 232
    7fde:	dc f3       	brlt	.-10     	; 0x7fd6 <__divsf3_pse+0x6a>
    7fe0:	86 95       	lsr	r24
    7fe2:	77 95       	ror	r23
    7fe4:	67 95       	ror	r22
    7fe6:	b7 95       	ror	r27
    7fe8:	f7 95       	ror	r31
    7fea:	9f 5f       	subi	r25, 0xFF	; 255
    7fec:	c9 f7       	brne	.-14     	; 0x7fe0 <__divsf3_pse+0x74>
    7fee:	88 0f       	add	r24, r24
    7ff0:	91 1d       	adc	r25, r1
    7ff2:	96 95       	lsr	r25
    7ff4:	87 95       	ror	r24
    7ff6:	97 f9       	bld	r25, 7
    7ff8:	08 95       	ret
    7ffa:	e1 e0       	ldi	r30, 0x01	; 1
    7ffc:	66 0f       	add	r22, r22
    7ffe:	77 1f       	adc	r23, r23
    8000:	88 1f       	adc	r24, r24
    8002:	bb 1f       	adc	r27, r27
    8004:	62 17       	cp	r22, r18
    8006:	73 07       	cpc	r23, r19
    8008:	84 07       	cpc	r24, r20
    800a:	ba 07       	cpc	r27, r26
    800c:	20 f0       	brcs	.+8      	; 0x8016 <__divsf3_pse+0xaa>
    800e:	62 1b       	sub	r22, r18
    8010:	73 0b       	sbc	r23, r19
    8012:	84 0b       	sbc	r24, r20
    8014:	ba 0b       	sbc	r27, r26
    8016:	ee 1f       	adc	r30, r30
    8018:	88 f7       	brcc	.-30     	; 0x7ffc <__divsf3_pse+0x90>
    801a:	e0 95       	com	r30
    801c:	08 95       	ret

0000801e <__fixunssfsi>:
    801e:	98 d0       	rcall	.+304    	; 0x8150 <__fp_splitA>
    8020:	88 f0       	brcs	.+34     	; 0x8044 <__fixunssfsi+0x26>
    8022:	9f 57       	subi	r25, 0x7F	; 127
    8024:	90 f0       	brcs	.+36     	; 0x804a <__fixunssfsi+0x2c>
    8026:	b9 2f       	mov	r27, r25
    8028:	99 27       	eor	r25, r25
    802a:	b7 51       	subi	r27, 0x17	; 23
    802c:	a0 f0       	brcs	.+40     	; 0x8056 <__fixunssfsi+0x38>
    802e:	d1 f0       	breq	.+52     	; 0x8064 <__fixunssfsi+0x46>
    8030:	66 0f       	add	r22, r22
    8032:	77 1f       	adc	r23, r23
    8034:	88 1f       	adc	r24, r24
    8036:	99 1f       	adc	r25, r25
    8038:	1a f0       	brmi	.+6      	; 0x8040 <__fixunssfsi+0x22>
    803a:	ba 95       	dec	r27
    803c:	c9 f7       	brne	.-14     	; 0x8030 <__fixunssfsi+0x12>
    803e:	12 c0       	rjmp	.+36     	; 0x8064 <__fixunssfsi+0x46>
    8040:	b1 30       	cpi	r27, 0x01	; 1
    8042:	81 f0       	breq	.+32     	; 0x8064 <__fixunssfsi+0x46>
    8044:	9f d0       	rcall	.+318    	; 0x8184 <__fp_zero>
    8046:	b1 e0       	ldi	r27, 0x01	; 1
    8048:	08 95       	ret
    804a:	9c c0       	rjmp	.+312    	; 0x8184 <__fp_zero>
    804c:	67 2f       	mov	r22, r23
    804e:	78 2f       	mov	r23, r24
    8050:	88 27       	eor	r24, r24
    8052:	b8 5f       	subi	r27, 0xF8	; 248
    8054:	39 f0       	breq	.+14     	; 0x8064 <__fixunssfsi+0x46>
    8056:	b9 3f       	cpi	r27, 0xF9	; 249
    8058:	cc f3       	brlt	.-14     	; 0x804c <__fixunssfsi+0x2e>
    805a:	86 95       	lsr	r24
    805c:	77 95       	ror	r23
    805e:	67 95       	ror	r22
    8060:	b3 95       	inc	r27
    8062:	d9 f7       	brne	.-10     	; 0x805a <__fixunssfsi+0x3c>
    8064:	3e f4       	brtc	.+14     	; 0x8074 <__fixunssfsi+0x56>
    8066:	90 95       	com	r25
    8068:	80 95       	com	r24
    806a:	70 95       	com	r23
    806c:	61 95       	neg	r22
    806e:	7f 4f       	sbci	r23, 0xFF	; 255
    8070:	8f 4f       	sbci	r24, 0xFF	; 255
    8072:	9f 4f       	sbci	r25, 0xFF	; 255
    8074:	08 95       	ret

00008076 <__floatunsisf>:
    8076:	e8 94       	clt
    8078:	09 c0       	rjmp	.+18     	; 0x808c <__floatsisf+0x12>

0000807a <__floatsisf>:
    807a:	97 fb       	bst	r25, 7
    807c:	3e f4       	brtc	.+14     	; 0x808c <__floatsisf+0x12>
    807e:	90 95       	com	r25
    8080:	80 95       	com	r24
    8082:	70 95       	com	r23
    8084:	61 95       	neg	r22
    8086:	7f 4f       	sbci	r23, 0xFF	; 255
    8088:	8f 4f       	sbci	r24, 0xFF	; 255
    808a:	9f 4f       	sbci	r25, 0xFF	; 255
    808c:	99 23       	and	r25, r25
    808e:	a9 f0       	breq	.+42     	; 0x80ba <__floatsisf+0x40>
    8090:	f9 2f       	mov	r31, r25
    8092:	96 e9       	ldi	r25, 0x96	; 150
    8094:	bb 27       	eor	r27, r27
    8096:	93 95       	inc	r25
    8098:	f6 95       	lsr	r31
    809a:	87 95       	ror	r24
    809c:	77 95       	ror	r23
    809e:	67 95       	ror	r22
    80a0:	b7 95       	ror	r27
    80a2:	f1 11       	cpse	r31, r1
    80a4:	f8 cf       	rjmp	.-16     	; 0x8096 <__floatsisf+0x1c>
    80a6:	fa f4       	brpl	.+62     	; 0x80e6 <__floatsisf+0x6c>
    80a8:	bb 0f       	add	r27, r27
    80aa:	11 f4       	brne	.+4      	; 0x80b0 <__floatsisf+0x36>
    80ac:	60 ff       	sbrs	r22, 0
    80ae:	1b c0       	rjmp	.+54     	; 0x80e6 <__floatsisf+0x6c>
    80b0:	6f 5f       	subi	r22, 0xFF	; 255
    80b2:	7f 4f       	sbci	r23, 0xFF	; 255
    80b4:	8f 4f       	sbci	r24, 0xFF	; 255
    80b6:	9f 4f       	sbci	r25, 0xFF	; 255
    80b8:	16 c0       	rjmp	.+44     	; 0x80e6 <__floatsisf+0x6c>
    80ba:	88 23       	and	r24, r24
    80bc:	11 f0       	breq	.+4      	; 0x80c2 <__floatsisf+0x48>
    80be:	96 e9       	ldi	r25, 0x96	; 150
    80c0:	11 c0       	rjmp	.+34     	; 0x80e4 <__floatsisf+0x6a>
    80c2:	77 23       	and	r23, r23
    80c4:	21 f0       	breq	.+8      	; 0x80ce <__floatsisf+0x54>
    80c6:	9e e8       	ldi	r25, 0x8E	; 142
    80c8:	87 2f       	mov	r24, r23
    80ca:	76 2f       	mov	r23, r22
    80cc:	05 c0       	rjmp	.+10     	; 0x80d8 <__floatsisf+0x5e>
    80ce:	66 23       	and	r22, r22
    80d0:	71 f0       	breq	.+28     	; 0x80ee <__floatsisf+0x74>
    80d2:	96 e8       	ldi	r25, 0x86	; 134
    80d4:	86 2f       	mov	r24, r22
    80d6:	70 e0       	ldi	r23, 0x00	; 0
    80d8:	60 e0       	ldi	r22, 0x00	; 0
    80da:	2a f0       	brmi	.+10     	; 0x80e6 <__floatsisf+0x6c>
    80dc:	9a 95       	dec	r25
    80de:	66 0f       	add	r22, r22
    80e0:	77 1f       	adc	r23, r23
    80e2:	88 1f       	adc	r24, r24
    80e4:	da f7       	brpl	.-10     	; 0x80dc <__floatsisf+0x62>
    80e6:	88 0f       	add	r24, r24
    80e8:	96 95       	lsr	r25
    80ea:	87 95       	ror	r24
    80ec:	97 f9       	bld	r25, 7
    80ee:	08 95       	ret

000080f0 <__fp_inf>:
    80f0:	97 f9       	bld	r25, 7
    80f2:	9f 67       	ori	r25, 0x7F	; 127
    80f4:	80 e8       	ldi	r24, 0x80	; 128
    80f6:	70 e0       	ldi	r23, 0x00	; 0
    80f8:	60 e0       	ldi	r22, 0x00	; 0
    80fa:	08 95       	ret

000080fc <__fp_nan>:
    80fc:	9f ef       	ldi	r25, 0xFF	; 255
    80fe:	80 ec       	ldi	r24, 0xC0	; 192
    8100:	08 95       	ret

00008102 <__fp_pscA>:
    8102:	00 24       	eor	r0, r0
    8104:	0a 94       	dec	r0
    8106:	16 16       	cp	r1, r22
    8108:	17 06       	cpc	r1, r23
    810a:	18 06       	cpc	r1, r24
    810c:	09 06       	cpc	r0, r25
    810e:	08 95       	ret

00008110 <__fp_pscB>:
    8110:	00 24       	eor	r0, r0
    8112:	0a 94       	dec	r0
    8114:	12 16       	cp	r1, r18
    8116:	13 06       	cpc	r1, r19
    8118:	14 06       	cpc	r1, r20
    811a:	05 06       	cpc	r0, r21
    811c:	08 95       	ret

0000811e <__fp_round>:
    811e:	09 2e       	mov	r0, r25
    8120:	03 94       	inc	r0
    8122:	00 0c       	add	r0, r0
    8124:	11 f4       	brne	.+4      	; 0x812a <__fp_round+0xc>
    8126:	88 23       	and	r24, r24
    8128:	52 f0       	brmi	.+20     	; 0x813e <__fp_round+0x20>
    812a:	bb 0f       	add	r27, r27
    812c:	40 f4       	brcc	.+16     	; 0x813e <__fp_round+0x20>
    812e:	bf 2b       	or	r27, r31
    8130:	11 f4       	brne	.+4      	; 0x8136 <__fp_round+0x18>
    8132:	60 ff       	sbrs	r22, 0
    8134:	04 c0       	rjmp	.+8      	; 0x813e <__fp_round+0x20>
    8136:	6f 5f       	subi	r22, 0xFF	; 255
    8138:	7f 4f       	sbci	r23, 0xFF	; 255
    813a:	8f 4f       	sbci	r24, 0xFF	; 255
    813c:	9f 4f       	sbci	r25, 0xFF	; 255
    813e:	08 95       	ret

00008140 <__fp_split3>:
    8140:	57 fd       	sbrc	r21, 7
    8142:	90 58       	subi	r25, 0x80	; 128
    8144:	44 0f       	add	r20, r20
    8146:	55 1f       	adc	r21, r21
    8148:	59 f0       	breq	.+22     	; 0x8160 <__fp_splitA+0x10>
    814a:	5f 3f       	cpi	r21, 0xFF	; 255
    814c:	71 f0       	breq	.+28     	; 0x816a <__fp_splitA+0x1a>
    814e:	47 95       	ror	r20

00008150 <__fp_splitA>:
    8150:	88 0f       	add	r24, r24
    8152:	97 fb       	bst	r25, 7
    8154:	99 1f       	adc	r25, r25
    8156:	61 f0       	breq	.+24     	; 0x8170 <__fp_splitA+0x20>
    8158:	9f 3f       	cpi	r25, 0xFF	; 255
    815a:	79 f0       	breq	.+30     	; 0x817a <__fp_splitA+0x2a>
    815c:	87 95       	ror	r24
    815e:	08 95       	ret
    8160:	12 16       	cp	r1, r18
    8162:	13 06       	cpc	r1, r19
    8164:	14 06       	cpc	r1, r20
    8166:	55 1f       	adc	r21, r21
    8168:	f2 cf       	rjmp	.-28     	; 0x814e <__fp_split3+0xe>
    816a:	46 95       	lsr	r20
    816c:	f1 df       	rcall	.-30     	; 0x8150 <__fp_splitA>
    816e:	08 c0       	rjmp	.+16     	; 0x8180 <__fp_splitA+0x30>
    8170:	16 16       	cp	r1, r22
    8172:	17 06       	cpc	r1, r23
    8174:	18 06       	cpc	r1, r24
    8176:	99 1f       	adc	r25, r25
    8178:	f1 cf       	rjmp	.-30     	; 0x815c <__fp_splitA+0xc>
    817a:	86 95       	lsr	r24
    817c:	71 05       	cpc	r23, r1
    817e:	61 05       	cpc	r22, r1
    8180:	08 94       	sec
    8182:	08 95       	ret

00008184 <__fp_zero>:
    8184:	e8 94       	clt

00008186 <__fp_szero>:
    8186:	bb 27       	eor	r27, r27
    8188:	66 27       	eor	r22, r22
    818a:	77 27       	eor	r23, r23
    818c:	cb 01       	movw	r24, r22
    818e:	97 f9       	bld	r25, 7
    8190:	08 95       	ret

00008192 <__gesf2>:
    8192:	28 d1       	rcall	.+592    	; 0x83e4 <__fp_cmp>
    8194:	08 f4       	brcc	.+2      	; 0x8198 <__gesf2+0x6>
    8196:	8f ef       	ldi	r24, 0xFF	; 255
    8198:	08 95       	ret
    819a:	0e f0       	brts	.+2      	; 0x819e <__gesf2+0xc>
    819c:	47 c1       	rjmp	.+654    	; 0x842c <__fp_mpack>
    819e:	ae cf       	rjmp	.-164    	; 0x80fc <__fp_nan>
    81a0:	68 94       	set
    81a2:	a6 cf       	rjmp	.-180    	; 0x80f0 <__fp_inf>

000081a4 <log>:
    81a4:	d5 df       	rcall	.-86     	; 0x8150 <__fp_splitA>
    81a6:	c8 f3       	brcs	.-14     	; 0x819a <__gesf2+0x8>
    81a8:	99 23       	and	r25, r25
    81aa:	d1 f3       	breq	.-12     	; 0x81a0 <__gesf2+0xe>
    81ac:	c6 f3       	brts	.-16     	; 0x819e <__gesf2+0xc>
    81ae:	df 93       	push	r29
    81b0:	cf 93       	push	r28
    81b2:	1f 93       	push	r17
    81b4:	0f 93       	push	r16
    81b6:	ff 92       	push	r15
    81b8:	c9 2f       	mov	r28, r25
    81ba:	dd 27       	eor	r29, r29
    81bc:	88 23       	and	r24, r24
    81be:	2a f0       	brmi	.+10     	; 0x81ca <log+0x26>
    81c0:	21 97       	sbiw	r28, 0x01	; 1
    81c2:	66 0f       	add	r22, r22
    81c4:	77 1f       	adc	r23, r23
    81c6:	88 1f       	adc	r24, r24
    81c8:	da f7       	brpl	.-10     	; 0x81c0 <log+0x1c>
    81ca:	20 e0       	ldi	r18, 0x00	; 0
    81cc:	30 e0       	ldi	r19, 0x00	; 0
    81ce:	40 e8       	ldi	r20, 0x80	; 128
    81d0:	5f eb       	ldi	r21, 0xBF	; 191
    81d2:	9f e3       	ldi	r25, 0x3F	; 63
    81d4:	88 39       	cpi	r24, 0x98	; 152
    81d6:	20 f0       	brcs	.+8      	; 0x81e0 <log+0x3c>
    81d8:	80 3e       	cpi	r24, 0xE0	; 224
    81da:	30 f0       	brcs	.+12     	; 0x81e8 <log+0x44>
    81dc:	21 96       	adiw	r28, 0x01	; 1
    81de:	8f 77       	andi	r24, 0x7F	; 127
    81e0:	52 de       	rcall	.-860    	; 0x7e86 <__addsf3>
    81e2:	e8 eb       	ldi	r30, 0xB8	; 184
    81e4:	f0 e0       	ldi	r31, 0x00	; 0
    81e6:	03 c0       	rjmp	.+6      	; 0x81ee <log+0x4a>
    81e8:	4e de       	rcall	.-868    	; 0x7e86 <__addsf3>
    81ea:	e5 ee       	ldi	r30, 0xE5	; 229
    81ec:	f0 e0       	ldi	r31, 0x00	; 0
    81ee:	2c d1       	rcall	.+600    	; 0x8448 <__fp_powser>
    81f0:	8b 01       	movw	r16, r22
    81f2:	be 01       	movw	r22, r28
    81f4:	ec 01       	movw	r28, r24
    81f6:	fb 2e       	mov	r15, r27
    81f8:	6f 57       	subi	r22, 0x7F	; 127
    81fa:	71 09       	sbc	r23, r1
    81fc:	75 95       	asr	r23
    81fe:	77 1f       	adc	r23, r23
    8200:	88 0b       	sbc	r24, r24
    8202:	99 0b       	sbc	r25, r25
    8204:	3a df       	rcall	.-396    	; 0x807a <__floatsisf>
    8206:	28 e1       	ldi	r18, 0x18	; 24
    8208:	32 e7       	ldi	r19, 0x72	; 114
    820a:	41 e3       	ldi	r20, 0x31	; 49
    820c:	5f e3       	ldi	r21, 0x3F	; 63
    820e:	16 d0       	rcall	.+44     	; 0x823c <__mulsf3x>
    8210:	af 2d       	mov	r26, r15
    8212:	98 01       	movw	r18, r16
    8214:	ae 01       	movw	r20, r28
    8216:	ff 90       	pop	r15
    8218:	0f 91       	pop	r16
    821a:	1f 91       	pop	r17
    821c:	cf 91       	pop	r28
    821e:	df 91       	pop	r29
    8220:	43 de       	rcall	.-890    	; 0x7ea8 <__addsf3x>
    8222:	7d cf       	rjmp	.-262    	; 0x811e <__fp_round>

00008224 <__mulsf3>:
    8224:	0b d0       	rcall	.+22     	; 0x823c <__mulsf3x>
    8226:	7b cf       	rjmp	.-266    	; 0x811e <__fp_round>
    8228:	6c df       	rcall	.-296    	; 0x8102 <__fp_pscA>
    822a:	28 f0       	brcs	.+10     	; 0x8236 <__mulsf3+0x12>
    822c:	71 df       	rcall	.-286    	; 0x8110 <__fp_pscB>
    822e:	18 f0       	brcs	.+6      	; 0x8236 <__mulsf3+0x12>
    8230:	95 23       	and	r25, r21
    8232:	09 f0       	breq	.+2      	; 0x8236 <__mulsf3+0x12>
    8234:	5d cf       	rjmp	.-326    	; 0x80f0 <__fp_inf>
    8236:	62 cf       	rjmp	.-316    	; 0x80fc <__fp_nan>
    8238:	11 24       	eor	r1, r1
    823a:	a5 cf       	rjmp	.-182    	; 0x8186 <__fp_szero>

0000823c <__mulsf3x>:
    823c:	81 df       	rcall	.-254    	; 0x8140 <__fp_split3>
    823e:	a0 f3       	brcs	.-24     	; 0x8228 <__mulsf3+0x4>

00008240 <__mulsf3_pse>:
    8240:	95 9f       	mul	r25, r21
    8242:	d1 f3       	breq	.-12     	; 0x8238 <__mulsf3+0x14>
    8244:	95 0f       	add	r25, r21
    8246:	50 e0       	ldi	r21, 0x00	; 0
    8248:	55 1f       	adc	r21, r21
    824a:	62 9f       	mul	r22, r18
    824c:	f0 01       	movw	r30, r0
    824e:	72 9f       	mul	r23, r18
    8250:	bb 27       	eor	r27, r27
    8252:	f0 0d       	add	r31, r0
    8254:	b1 1d       	adc	r27, r1
    8256:	63 9f       	mul	r22, r19
    8258:	aa 27       	eor	r26, r26
    825a:	f0 0d       	add	r31, r0
    825c:	b1 1d       	adc	r27, r1
    825e:	aa 1f       	adc	r26, r26
    8260:	64 9f       	mul	r22, r20
    8262:	66 27       	eor	r22, r22
    8264:	b0 0d       	add	r27, r0
    8266:	a1 1d       	adc	r26, r1
    8268:	66 1f       	adc	r22, r22
    826a:	82 9f       	mul	r24, r18
    826c:	22 27       	eor	r18, r18
    826e:	b0 0d       	add	r27, r0
    8270:	a1 1d       	adc	r26, r1
    8272:	62 1f       	adc	r22, r18
    8274:	73 9f       	mul	r23, r19
    8276:	b0 0d       	add	r27, r0
    8278:	a1 1d       	adc	r26, r1
    827a:	62 1f       	adc	r22, r18
    827c:	83 9f       	mul	r24, r19
    827e:	a0 0d       	add	r26, r0
    8280:	61 1d       	adc	r22, r1
    8282:	22 1f       	adc	r18, r18
    8284:	74 9f       	mul	r23, r20
    8286:	33 27       	eor	r19, r19
    8288:	a0 0d       	add	r26, r0
    828a:	61 1d       	adc	r22, r1
    828c:	23 1f       	adc	r18, r19
    828e:	84 9f       	mul	r24, r20
    8290:	60 0d       	add	r22, r0
    8292:	21 1d       	adc	r18, r1
    8294:	82 2f       	mov	r24, r18
    8296:	76 2f       	mov	r23, r22
    8298:	6a 2f       	mov	r22, r26
    829a:	11 24       	eor	r1, r1
    829c:	9f 57       	subi	r25, 0x7F	; 127
    829e:	50 40       	sbci	r21, 0x00	; 0
    82a0:	8a f0       	brmi	.+34     	; 0x82c4 <__mulsf3_pse+0x84>
    82a2:	e1 f0       	breq	.+56     	; 0x82dc <__mulsf3_pse+0x9c>
    82a4:	88 23       	and	r24, r24
    82a6:	4a f0       	brmi	.+18     	; 0x82ba <__mulsf3_pse+0x7a>
    82a8:	ee 0f       	add	r30, r30
    82aa:	ff 1f       	adc	r31, r31
    82ac:	bb 1f       	adc	r27, r27
    82ae:	66 1f       	adc	r22, r22
    82b0:	77 1f       	adc	r23, r23
    82b2:	88 1f       	adc	r24, r24
    82b4:	91 50       	subi	r25, 0x01	; 1
    82b6:	50 40       	sbci	r21, 0x00	; 0
    82b8:	a9 f7       	brne	.-22     	; 0x82a4 <__mulsf3_pse+0x64>
    82ba:	9e 3f       	cpi	r25, 0xFE	; 254
    82bc:	51 05       	cpc	r21, r1
    82be:	70 f0       	brcs	.+28     	; 0x82dc <__mulsf3_pse+0x9c>
    82c0:	17 cf       	rjmp	.-466    	; 0x80f0 <__fp_inf>
    82c2:	61 cf       	rjmp	.-318    	; 0x8186 <__fp_szero>
    82c4:	5f 3f       	cpi	r21, 0xFF	; 255
    82c6:	ec f3       	brlt	.-6      	; 0x82c2 <__mulsf3_pse+0x82>
    82c8:	98 3e       	cpi	r25, 0xE8	; 232
    82ca:	dc f3       	brlt	.-10     	; 0x82c2 <__mulsf3_pse+0x82>
    82cc:	86 95       	lsr	r24
    82ce:	77 95       	ror	r23
    82d0:	67 95       	ror	r22
    82d2:	b7 95       	ror	r27
    82d4:	f7 95       	ror	r31
    82d6:	e7 95       	ror	r30
    82d8:	9f 5f       	subi	r25, 0xFF	; 255
    82da:	c1 f7       	brne	.-16     	; 0x82cc <__mulsf3_pse+0x8c>
    82dc:	fe 2b       	or	r31, r30
    82de:	88 0f       	add	r24, r24
    82e0:	91 1d       	adc	r25, r1
    82e2:	96 95       	lsr	r25
    82e4:	87 95       	ror	r24
    82e6:	97 f9       	bld	r25, 7
    82e8:	08 95       	ret

000082ea <pow>:
    82ea:	fa 01       	movw	r30, r20
    82ec:	ee 0f       	add	r30, r30
    82ee:	ff 1f       	adc	r31, r31
    82f0:	30 96       	adiw	r30, 0x00	; 0
    82f2:	21 05       	cpc	r18, r1
    82f4:	31 05       	cpc	r19, r1
    82f6:	99 f1       	breq	.+102    	; 0x835e <pow+0x74>
    82f8:	61 15       	cp	r22, r1
    82fa:	71 05       	cpc	r23, r1
    82fc:	61 f4       	brne	.+24     	; 0x8316 <pow+0x2c>
    82fe:	80 38       	cpi	r24, 0x80	; 128
    8300:	bf e3       	ldi	r27, 0x3F	; 63
    8302:	9b 07       	cpc	r25, r27
    8304:	49 f1       	breq	.+82     	; 0x8358 <pow+0x6e>
    8306:	68 94       	set
    8308:	90 38       	cpi	r25, 0x80	; 128
    830a:	81 05       	cpc	r24, r1
    830c:	61 f0       	breq	.+24     	; 0x8326 <pow+0x3c>
    830e:	80 38       	cpi	r24, 0x80	; 128
    8310:	bf ef       	ldi	r27, 0xFF	; 255
    8312:	9b 07       	cpc	r25, r27
    8314:	41 f0       	breq	.+16     	; 0x8326 <pow+0x3c>
    8316:	99 23       	and	r25, r25
    8318:	42 f5       	brpl	.+80     	; 0x836a <pow+0x80>
    831a:	ff 3f       	cpi	r31, 0xFF	; 255
    831c:	e1 05       	cpc	r30, r1
    831e:	31 05       	cpc	r19, r1
    8320:	21 05       	cpc	r18, r1
    8322:	11 f1       	breq	.+68     	; 0x8368 <pow+0x7e>
    8324:	e8 94       	clt
    8326:	08 94       	sec
    8328:	e7 95       	ror	r30
    832a:	d9 01       	movw	r26, r18
    832c:	aa 23       	and	r26, r26
    832e:	29 f4       	brne	.+10     	; 0x833a <pow+0x50>
    8330:	ab 2f       	mov	r26, r27
    8332:	be 2f       	mov	r27, r30
    8334:	f8 5f       	subi	r31, 0xF8	; 248
    8336:	d0 f3       	brcs	.-12     	; 0x832c <pow+0x42>
    8338:	10 c0       	rjmp	.+32     	; 0x835a <pow+0x70>
    833a:	ff 5f       	subi	r31, 0xFF	; 255
    833c:	70 f4       	brcc	.+28     	; 0x835a <pow+0x70>
    833e:	a6 95       	lsr	r26
    8340:	e0 f7       	brcc	.-8      	; 0x833a <pow+0x50>
    8342:	f7 39       	cpi	r31, 0x97	; 151
    8344:	50 f0       	brcs	.+20     	; 0x835a <pow+0x70>
    8346:	19 f0       	breq	.+6      	; 0x834e <pow+0x64>
    8348:	ff 3a       	cpi	r31, 0xAF	; 175
    834a:	38 f4       	brcc	.+14     	; 0x835a <pow+0x70>
    834c:	9f 77       	andi	r25, 0x7F	; 127
    834e:	9f 93       	push	r25
    8350:	0c d0       	rcall	.+24     	; 0x836a <pow+0x80>
    8352:	0f 90       	pop	r0
    8354:	07 fc       	sbrc	r0, 7
    8356:	90 58       	subi	r25, 0x80	; 128
    8358:	08 95       	ret
    835a:	3e f0       	brts	.+14     	; 0x836a <pow+0x80>
    835c:	cf ce       	rjmp	.-610    	; 0x80fc <__fp_nan>
    835e:	60 e0       	ldi	r22, 0x00	; 0
    8360:	70 e0       	ldi	r23, 0x00	; 0
    8362:	80 e8       	ldi	r24, 0x80	; 128
    8364:	9f e3       	ldi	r25, 0x3F	; 63
    8366:	08 95       	ret
    8368:	4f e7       	ldi	r20, 0x7F	; 127
    836a:	9f 77       	andi	r25, 0x7F	; 127
    836c:	5f 93       	push	r21
    836e:	4f 93       	push	r20
    8370:	3f 93       	push	r19
    8372:	2f 93       	push	r18
    8374:	17 df       	rcall	.-466    	; 0x81a4 <log>
    8376:	2f 91       	pop	r18
    8378:	3f 91       	pop	r19
    837a:	4f 91       	pop	r20
    837c:	5f 91       	pop	r21
    837e:	52 df       	rcall	.-348    	; 0x8224 <__mulsf3>
    8380:	05 c0       	rjmp	.+10     	; 0x838c <exp>
    8382:	19 f4       	brne	.+6      	; 0x838a <pow+0xa0>
    8384:	0e f0       	brts	.+2      	; 0x8388 <pow+0x9e>
    8386:	b4 ce       	rjmp	.-664    	; 0x80f0 <__fp_inf>
    8388:	fd ce       	rjmp	.-518    	; 0x8184 <__fp_zero>
    838a:	b8 ce       	rjmp	.-656    	; 0x80fc <__fp_nan>

0000838c <exp>:
    838c:	e1 de       	rcall	.-574    	; 0x8150 <__fp_splitA>
    838e:	c8 f3       	brcs	.-14     	; 0x8382 <pow+0x98>
    8390:	96 38       	cpi	r25, 0x86	; 134
    8392:	c0 f7       	brcc	.-16     	; 0x8384 <pow+0x9a>
    8394:	07 f8       	bld	r0, 7
    8396:	0f 92       	push	r0
    8398:	e8 94       	clt
    839a:	2b e3       	ldi	r18, 0x3B	; 59
    839c:	3a ea       	ldi	r19, 0xAA	; 170
    839e:	48 eb       	ldi	r20, 0xB8	; 184
    83a0:	5f e7       	ldi	r21, 0x7F	; 127
    83a2:	4e df       	rcall	.-356    	; 0x8240 <__mulsf3_pse>
    83a4:	0f 92       	push	r0
    83a6:	0f 92       	push	r0
    83a8:	0f 92       	push	r0
    83aa:	4d b7       	in	r20, 0x3d	; 61
    83ac:	5e b7       	in	r21, 0x3e	; 62
    83ae:	0f 92       	push	r0
    83b0:	ad d0       	rcall	.+346    	; 0x850c <modf>
    83b2:	e2 e1       	ldi	r30, 0x12	; 18
    83b4:	f1 e0       	ldi	r31, 0x01	; 1
    83b6:	48 d0       	rcall	.+144    	; 0x8448 <__fp_powser>
    83b8:	4f 91       	pop	r20
    83ba:	5f 91       	pop	r21
    83bc:	ef 91       	pop	r30
    83be:	ff 91       	pop	r31
    83c0:	e5 95       	asr	r30
    83c2:	ee 1f       	adc	r30, r30
    83c4:	ff 1f       	adc	r31, r31
    83c6:	49 f0       	breq	.+18     	; 0x83da <exp+0x4e>
    83c8:	fe 57       	subi	r31, 0x7E	; 126
    83ca:	e0 68       	ori	r30, 0x80	; 128
    83cc:	44 27       	eor	r20, r20
    83ce:	ee 0f       	add	r30, r30
    83d0:	44 1f       	adc	r20, r20
    83d2:	fa 95       	dec	r31
    83d4:	e1 f7       	brne	.-8      	; 0x83ce <exp+0x42>
    83d6:	41 95       	neg	r20
    83d8:	55 0b       	sbc	r21, r21
    83da:	64 d0       	rcall	.+200    	; 0x84a4 <ldexp>
    83dc:	0f 90       	pop	r0
    83de:	07 fe       	sbrs	r0, 7
    83e0:	58 c0       	rjmp	.+176    	; 0x8492 <inverse>
    83e2:	08 95       	ret

000083e4 <__fp_cmp>:
    83e4:	99 0f       	add	r25, r25
    83e6:	00 08       	sbc	r0, r0
    83e8:	55 0f       	add	r21, r21
    83ea:	aa 0b       	sbc	r26, r26
    83ec:	e0 e8       	ldi	r30, 0x80	; 128
    83ee:	fe ef       	ldi	r31, 0xFE	; 254
    83f0:	16 16       	cp	r1, r22
    83f2:	17 06       	cpc	r1, r23
    83f4:	e8 07       	cpc	r30, r24
    83f6:	f9 07       	cpc	r31, r25
    83f8:	c0 f0       	brcs	.+48     	; 0x842a <__fp_cmp+0x46>
    83fa:	12 16       	cp	r1, r18
    83fc:	13 06       	cpc	r1, r19
    83fe:	e4 07       	cpc	r30, r20
    8400:	f5 07       	cpc	r31, r21
    8402:	98 f0       	brcs	.+38     	; 0x842a <__fp_cmp+0x46>
    8404:	62 1b       	sub	r22, r18
    8406:	73 0b       	sbc	r23, r19
    8408:	84 0b       	sbc	r24, r20
    840a:	95 0b       	sbc	r25, r21
    840c:	39 f4       	brne	.+14     	; 0x841c <__fp_cmp+0x38>
    840e:	0a 26       	eor	r0, r26
    8410:	61 f0       	breq	.+24     	; 0x842a <__fp_cmp+0x46>
    8412:	23 2b       	or	r18, r19
    8414:	24 2b       	or	r18, r20
    8416:	25 2b       	or	r18, r21
    8418:	21 f4       	brne	.+8      	; 0x8422 <__fp_cmp+0x3e>
    841a:	08 95       	ret
    841c:	0a 26       	eor	r0, r26
    841e:	09 f4       	brne	.+2      	; 0x8422 <__fp_cmp+0x3e>
    8420:	a1 40       	sbci	r26, 0x01	; 1
    8422:	a6 95       	lsr	r26
    8424:	8f ef       	ldi	r24, 0xFF	; 255
    8426:	81 1d       	adc	r24, r1
    8428:	81 1d       	adc	r24, r1
    842a:	08 95       	ret

0000842c <__fp_mpack>:
    842c:	9f 3f       	cpi	r25, 0xFF	; 255
    842e:	31 f0       	breq	.+12     	; 0x843c <__fp_mpack_finite+0xc>

00008430 <__fp_mpack_finite>:
    8430:	91 50       	subi	r25, 0x01	; 1
    8432:	20 f4       	brcc	.+8      	; 0x843c <__fp_mpack_finite+0xc>
    8434:	87 95       	ror	r24
    8436:	77 95       	ror	r23
    8438:	67 95       	ror	r22
    843a:	b7 95       	ror	r27
    843c:	88 0f       	add	r24, r24
    843e:	91 1d       	adc	r25, r1
    8440:	96 95       	lsr	r25
    8442:	87 95       	ror	r24
    8444:	97 f9       	bld	r25, 7
    8446:	08 95       	ret

00008448 <__fp_powser>:
    8448:	df 93       	push	r29
    844a:	cf 93       	push	r28
    844c:	1f 93       	push	r17
    844e:	0f 93       	push	r16
    8450:	ff 92       	push	r15
    8452:	ef 92       	push	r14
    8454:	df 92       	push	r13
    8456:	7b 01       	movw	r14, r22
    8458:	8c 01       	movw	r16, r24
    845a:	68 94       	set
    845c:	05 c0       	rjmp	.+10     	; 0x8468 <__fp_powser+0x20>
    845e:	da 2e       	mov	r13, r26
    8460:	ef 01       	movw	r28, r30
    8462:	ec de       	rcall	.-552    	; 0x823c <__mulsf3x>
    8464:	fe 01       	movw	r30, r28
    8466:	e8 94       	clt
    8468:	a5 91       	lpm	r26, Z+
    846a:	25 91       	lpm	r18, Z+
    846c:	35 91       	lpm	r19, Z+
    846e:	45 91       	lpm	r20, Z+
    8470:	55 91       	lpm	r21, Z+
    8472:	ae f3       	brts	.-22     	; 0x845e <__fp_powser+0x16>
    8474:	ef 01       	movw	r28, r30
    8476:	18 dd       	rcall	.-1488   	; 0x7ea8 <__addsf3x>
    8478:	fe 01       	movw	r30, r28
    847a:	97 01       	movw	r18, r14
    847c:	a8 01       	movw	r20, r16
    847e:	da 94       	dec	r13
    8480:	79 f7       	brne	.-34     	; 0x8460 <__fp_powser+0x18>
    8482:	df 90       	pop	r13
    8484:	ef 90       	pop	r14
    8486:	ff 90       	pop	r15
    8488:	0f 91       	pop	r16
    848a:	1f 91       	pop	r17
    848c:	cf 91       	pop	r28
    848e:	df 91       	pop	r29
    8490:	08 95       	ret

00008492 <inverse>:
    8492:	9b 01       	movw	r18, r22
    8494:	ac 01       	movw	r20, r24
    8496:	60 e0       	ldi	r22, 0x00	; 0
    8498:	70 e0       	ldi	r23, 0x00	; 0
    849a:	80 e8       	ldi	r24, 0x80	; 128
    849c:	9f e3       	ldi	r25, 0x3F	; 63
    849e:	57 cd       	rjmp	.-1362   	; 0x7f4e <__divsf3>
    84a0:	27 ce       	rjmp	.-946    	; 0x80f0 <__fp_inf>
    84a2:	c4 cf       	rjmp	.-120    	; 0x842c <__fp_mpack>

000084a4 <ldexp>:
    84a4:	55 de       	rcall	.-854    	; 0x8150 <__fp_splitA>
    84a6:	e8 f3       	brcs	.-6      	; 0x84a2 <inverse+0x10>
    84a8:	99 23       	and	r25, r25
    84aa:	d9 f3       	breq	.-10     	; 0x84a2 <inverse+0x10>
    84ac:	94 0f       	add	r25, r20
    84ae:	51 1d       	adc	r21, r1
    84b0:	bb f3       	brvs	.-18     	; 0x84a0 <inverse+0xe>
    84b2:	91 50       	subi	r25, 0x01	; 1
    84b4:	50 40       	sbci	r21, 0x00	; 0
    84b6:	94 f0       	brlt	.+36     	; 0x84dc <ldexp+0x38>
    84b8:	59 f0       	breq	.+22     	; 0x84d0 <ldexp+0x2c>
    84ba:	88 23       	and	r24, r24
    84bc:	32 f0       	brmi	.+12     	; 0x84ca <ldexp+0x26>
    84be:	66 0f       	add	r22, r22
    84c0:	77 1f       	adc	r23, r23
    84c2:	88 1f       	adc	r24, r24
    84c4:	91 50       	subi	r25, 0x01	; 1
    84c6:	50 40       	sbci	r21, 0x00	; 0
    84c8:	c1 f7       	brne	.-16     	; 0x84ba <ldexp+0x16>
    84ca:	9e 3f       	cpi	r25, 0xFE	; 254
    84cc:	51 05       	cpc	r21, r1
    84ce:	44 f7       	brge	.-48     	; 0x84a0 <inverse+0xe>
    84d0:	88 0f       	add	r24, r24
    84d2:	91 1d       	adc	r25, r1
    84d4:	96 95       	lsr	r25
    84d6:	87 95       	ror	r24
    84d8:	97 f9       	bld	r25, 7
    84da:	08 95       	ret
    84dc:	5f 3f       	cpi	r21, 0xFF	; 255
    84de:	ac f0       	brlt	.+42     	; 0x850a <ldexp+0x66>
    84e0:	98 3e       	cpi	r25, 0xE8	; 232
    84e2:	9c f0       	brlt	.+38     	; 0x850a <ldexp+0x66>
    84e4:	bb 27       	eor	r27, r27
    84e6:	86 95       	lsr	r24
    84e8:	77 95       	ror	r23
    84ea:	67 95       	ror	r22
    84ec:	b7 95       	ror	r27
    84ee:	08 f4       	brcc	.+2      	; 0x84f2 <ldexp+0x4e>
    84f0:	b1 60       	ori	r27, 0x01	; 1
    84f2:	93 95       	inc	r25
    84f4:	c1 f7       	brne	.-16     	; 0x84e6 <ldexp+0x42>
    84f6:	bb 0f       	add	r27, r27
    84f8:	58 f7       	brcc	.-42     	; 0x84d0 <ldexp+0x2c>
    84fa:	11 f4       	brne	.+4      	; 0x8500 <ldexp+0x5c>
    84fc:	60 ff       	sbrs	r22, 0
    84fe:	e8 cf       	rjmp	.-48     	; 0x84d0 <ldexp+0x2c>
    8500:	6f 5f       	subi	r22, 0xFF	; 255
    8502:	7f 4f       	sbci	r23, 0xFF	; 255
    8504:	8f 4f       	sbci	r24, 0xFF	; 255
    8506:	9f 4f       	sbci	r25, 0xFF	; 255
    8508:	e3 cf       	rjmp	.-58     	; 0x84d0 <ldexp+0x2c>
    850a:	3d ce       	rjmp	.-902    	; 0x8186 <__fp_szero>

0000850c <modf>:
    850c:	fa 01       	movw	r30, r20
    850e:	dc 01       	movw	r26, r24
    8510:	aa 0f       	add	r26, r26
    8512:	bb 1f       	adc	r27, r27
    8514:	9b 01       	movw	r18, r22
    8516:	ac 01       	movw	r20, r24
    8518:	bf 57       	subi	r27, 0x7F	; 127
    851a:	28 f4       	brcc	.+10     	; 0x8526 <modf+0x1a>
    851c:	22 27       	eor	r18, r18
    851e:	33 27       	eor	r19, r19
    8520:	44 27       	eor	r20, r20
    8522:	50 78       	andi	r21, 0x80	; 128
    8524:	1f c0       	rjmp	.+62     	; 0x8564 <modf+0x58>
    8526:	b7 51       	subi	r27, 0x17	; 23
    8528:	88 f4       	brcc	.+34     	; 0x854c <modf+0x40>
    852a:	ab 2f       	mov	r26, r27
    852c:	00 24       	eor	r0, r0
    852e:	46 95       	lsr	r20
    8530:	37 95       	ror	r19
    8532:	27 95       	ror	r18
    8534:	01 1c       	adc	r0, r1
    8536:	a3 95       	inc	r26
    8538:	d2 f3       	brmi	.-12     	; 0x852e <modf+0x22>
    853a:	00 20       	and	r0, r0
    853c:	69 f0       	breq	.+26     	; 0x8558 <modf+0x4c>
    853e:	22 0f       	add	r18, r18
    8540:	33 1f       	adc	r19, r19
    8542:	44 1f       	adc	r20, r20
    8544:	b3 95       	inc	r27
    8546:	da f3       	brmi	.-10     	; 0x853e <modf+0x32>
    8548:	0d d0       	rcall	.+26     	; 0x8564 <modf+0x58>
    854a:	9c cc       	rjmp	.-1736   	; 0x7e84 <__subsf3>
    854c:	61 30       	cpi	r22, 0x01	; 1
    854e:	71 05       	cpc	r23, r1
    8550:	a0 e8       	ldi	r26, 0x80	; 128
    8552:	8a 07       	cpc	r24, r26
    8554:	b9 46       	sbci	r27, 0x69	; 105
    8556:	30 f4       	brcc	.+12     	; 0x8564 <modf+0x58>
    8558:	9b 01       	movw	r18, r22
    855a:	ac 01       	movw	r20, r24
    855c:	66 27       	eor	r22, r22
    855e:	77 27       	eor	r23, r23
    8560:	88 27       	eor	r24, r24
    8562:	90 78       	andi	r25, 0x80	; 128
    8564:	30 96       	adiw	r30, 0x00	; 0
    8566:	21 f0       	breq	.+8      	; 0x8570 <modf+0x64>
    8568:	20 83       	st	Z, r18
    856a:	31 83       	std	Z+1, r19	; 0x01
    856c:	42 83       	std	Z+2, r20	; 0x02
    856e:	53 83       	std	Z+3, r21	; 0x03
    8570:	08 95       	ret

00008572 <__mulsi3>:
    8572:	62 9f       	mul	r22, r18
    8574:	d0 01       	movw	r26, r0
    8576:	73 9f       	mul	r23, r19
    8578:	f0 01       	movw	r30, r0
    857a:	82 9f       	mul	r24, r18
    857c:	e0 0d       	add	r30, r0
    857e:	f1 1d       	adc	r31, r1
    8580:	64 9f       	mul	r22, r20
    8582:	e0 0d       	add	r30, r0
    8584:	f1 1d       	adc	r31, r1
    8586:	92 9f       	mul	r25, r18
    8588:	f0 0d       	add	r31, r0
    858a:	83 9f       	mul	r24, r19
    858c:	f0 0d       	add	r31, r0
    858e:	74 9f       	mul	r23, r20
    8590:	f0 0d       	add	r31, r0
    8592:	65 9f       	mul	r22, r21
    8594:	f0 0d       	add	r31, r0
    8596:	99 27       	eor	r25, r25
    8598:	72 9f       	mul	r23, r18
    859a:	b0 0d       	add	r27, r0
    859c:	e1 1d       	adc	r30, r1
    859e:	f9 1f       	adc	r31, r25
    85a0:	63 9f       	mul	r22, r19
    85a2:	b0 0d       	add	r27, r0
    85a4:	e1 1d       	adc	r30, r1
    85a6:	f9 1f       	adc	r31, r25
    85a8:	bd 01       	movw	r22, r26
    85aa:	cf 01       	movw	r24, r30
    85ac:	11 24       	eor	r1, r1
    85ae:	08 95       	ret

000085b0 <__udivmodhi4>:
    85b0:	aa 1b       	sub	r26, r26
    85b2:	bb 1b       	sub	r27, r27
    85b4:	51 e1       	ldi	r21, 0x11	; 17
    85b6:	07 c0       	rjmp	.+14     	; 0x85c6 <__udivmodhi4_ep>

000085b8 <__udivmodhi4_loop>:
    85b8:	aa 1f       	adc	r26, r26
    85ba:	bb 1f       	adc	r27, r27
    85bc:	a6 17       	cp	r26, r22
    85be:	b7 07       	cpc	r27, r23
    85c0:	10 f0       	brcs	.+4      	; 0x85c6 <__udivmodhi4_ep>
    85c2:	a6 1b       	sub	r26, r22
    85c4:	b7 0b       	sbc	r27, r23

000085c6 <__udivmodhi4_ep>:
    85c6:	88 1f       	adc	r24, r24
    85c8:	99 1f       	adc	r25, r25
    85ca:	5a 95       	dec	r21
    85cc:	a9 f7       	brne	.-22     	; 0x85b8 <__udivmodhi4_loop>
    85ce:	80 95       	com	r24
    85d0:	90 95       	com	r25
    85d2:	bc 01       	movw	r22, r24
    85d4:	cd 01       	movw	r24, r26
    85d6:	08 95       	ret

000085d8 <__divmodhi4>:
    85d8:	97 fb       	bst	r25, 7
    85da:	09 2e       	mov	r0, r25
    85dc:	07 26       	eor	r0, r23
    85de:	0a d0       	rcall	.+20     	; 0x85f4 <__divmodhi4_neg1>
    85e0:	77 fd       	sbrc	r23, 7
    85e2:	04 d0       	rcall	.+8      	; 0x85ec <__divmodhi4_neg2>
    85e4:	e5 df       	rcall	.-54     	; 0x85b0 <__udivmodhi4>
    85e6:	06 d0       	rcall	.+12     	; 0x85f4 <__divmodhi4_neg1>
    85e8:	00 20       	and	r0, r0
    85ea:	1a f4       	brpl	.+6      	; 0x85f2 <__divmodhi4_exit>

000085ec <__divmodhi4_neg2>:
    85ec:	70 95       	com	r23
    85ee:	61 95       	neg	r22
    85f0:	7f 4f       	sbci	r23, 0xFF	; 255

000085f2 <__divmodhi4_exit>:
    85f2:	08 95       	ret

000085f4 <__divmodhi4_neg1>:
    85f4:	f6 f7       	brtc	.-4      	; 0x85f2 <__divmodhi4_exit>
    85f6:	90 95       	com	r25
    85f8:	81 95       	neg	r24
    85fa:	9f 4f       	sbci	r25, 0xFF	; 255
    85fc:	08 95       	ret

000085fe <__udivmodsi4>:
    85fe:	a1 e2       	ldi	r26, 0x21	; 33
    8600:	1a 2e       	mov	r1, r26
    8602:	aa 1b       	sub	r26, r26
    8604:	bb 1b       	sub	r27, r27
    8606:	fd 01       	movw	r30, r26
    8608:	0d c0       	rjmp	.+26     	; 0x8624 <__udivmodsi4_ep>

0000860a <__udivmodsi4_loop>:
    860a:	aa 1f       	adc	r26, r26
    860c:	bb 1f       	adc	r27, r27
    860e:	ee 1f       	adc	r30, r30
    8610:	ff 1f       	adc	r31, r31
    8612:	a2 17       	cp	r26, r18
    8614:	b3 07       	cpc	r27, r19
    8616:	e4 07       	cpc	r30, r20
    8618:	f5 07       	cpc	r31, r21
    861a:	20 f0       	brcs	.+8      	; 0x8624 <__udivmodsi4_ep>
    861c:	a2 1b       	sub	r26, r18
    861e:	b3 0b       	sbc	r27, r19
    8620:	e4 0b       	sbc	r30, r20
    8622:	f5 0b       	sbc	r31, r21

00008624 <__udivmodsi4_ep>:
    8624:	66 1f       	adc	r22, r22
    8626:	77 1f       	adc	r23, r23
    8628:	88 1f       	adc	r24, r24
    862a:	99 1f       	adc	r25, r25
    862c:	1a 94       	dec	r1
    862e:	69 f7       	brne	.-38     	; 0x860a <__udivmodsi4_loop>
    8630:	60 95       	com	r22
    8632:	70 95       	com	r23
    8634:	80 95       	com	r24
    8636:	90 95       	com	r25
    8638:	9b 01       	movw	r18, r22
    863a:	ac 01       	movw	r20, r24
    863c:	bd 01       	movw	r22, r26
    863e:	cf 01       	movw	r24, r30
    8640:	08 95       	ret

00008642 <__prologue_saves__>:
    8642:	2f 92       	push	r2
    8644:	3f 92       	push	r3
    8646:	4f 92       	push	r4
    8648:	5f 92       	push	r5
    864a:	6f 92       	push	r6
    864c:	7f 92       	push	r7
    864e:	8f 92       	push	r8
    8650:	9f 92       	push	r9
    8652:	af 92       	push	r10
    8654:	bf 92       	push	r11
    8656:	cf 92       	push	r12
    8658:	df 92       	push	r13
    865a:	ef 92       	push	r14
    865c:	ff 92       	push	r15
    865e:	0f 93       	push	r16
    8660:	1f 93       	push	r17
    8662:	cf 93       	push	r28
    8664:	df 93       	push	r29
    8666:	cd b7       	in	r28, 0x3d	; 61
    8668:	de b7       	in	r29, 0x3e	; 62
    866a:	ca 1b       	sub	r28, r26
    866c:	db 0b       	sbc	r29, r27
    866e:	0f b6       	in	r0, 0x3f	; 63
    8670:	f8 94       	cli
    8672:	de bf       	out	0x3e, r29	; 62
    8674:	0f be       	out	0x3f, r0	; 63
    8676:	cd bf       	out	0x3d, r28	; 61
    8678:	09 94       	ijmp

0000867a <__epilogue_restores__>:
    867a:	2a 88       	ldd	r2, Y+18	; 0x12
    867c:	39 88       	ldd	r3, Y+17	; 0x11
    867e:	48 88       	ldd	r4, Y+16	; 0x10
    8680:	5f 84       	ldd	r5, Y+15	; 0x0f
    8682:	6e 84       	ldd	r6, Y+14	; 0x0e
    8684:	7d 84       	ldd	r7, Y+13	; 0x0d
    8686:	8c 84       	ldd	r8, Y+12	; 0x0c
    8688:	9b 84       	ldd	r9, Y+11	; 0x0b
    868a:	aa 84       	ldd	r10, Y+10	; 0x0a
    868c:	b9 84       	ldd	r11, Y+9	; 0x09
    868e:	c8 84       	ldd	r12, Y+8	; 0x08
    8690:	df 80       	ldd	r13, Y+7	; 0x07
    8692:	ee 80       	ldd	r14, Y+6	; 0x06
    8694:	fd 80       	ldd	r15, Y+5	; 0x05
    8696:	0c 81       	ldd	r16, Y+4	; 0x04
    8698:	1b 81       	ldd	r17, Y+3	; 0x03
    869a:	aa 81       	ldd	r26, Y+2	; 0x02
    869c:	b9 81       	ldd	r27, Y+1	; 0x01
    869e:	ce 0f       	add	r28, r30
    86a0:	d1 1d       	adc	r29, r1
    86a2:	0f b6       	in	r0, 0x3f	; 63
    86a4:	f8 94       	cli
    86a6:	de bf       	out	0x3e, r29	; 62
    86a8:	0f be       	out	0x3f, r0	; 63
    86aa:	cd bf       	out	0x3d, r28	; 61
    86ac:	ed 01       	movw	r28, r26
    86ae:	08 95       	ret

000086b0 <do_rand>:
    86b0:	af 92       	push	r10
    86b2:	bf 92       	push	r11
    86b4:	cf 92       	push	r12
    86b6:	df 92       	push	r13
    86b8:	ef 92       	push	r14
    86ba:	ff 92       	push	r15
    86bc:	0f 93       	push	r16
    86be:	1f 93       	push	r17
    86c0:	cf 93       	push	r28
    86c2:	df 93       	push	r29
    86c4:	ec 01       	movw	r28, r24
    86c6:	68 81       	ld	r22, Y
    86c8:	79 81       	ldd	r23, Y+1	; 0x01
    86ca:	8a 81       	ldd	r24, Y+2	; 0x02
    86cc:	9b 81       	ldd	r25, Y+3	; 0x03
    86ce:	61 15       	cp	r22, r1
    86d0:	71 05       	cpc	r23, r1
    86d2:	81 05       	cpc	r24, r1
    86d4:	91 05       	cpc	r25, r1
    86d6:	21 f4       	brne	.+8      	; 0x86e0 <do_rand+0x30>
    86d8:	64 e2       	ldi	r22, 0x24	; 36
    86da:	79 ed       	ldi	r23, 0xD9	; 217
    86dc:	8b e5       	ldi	r24, 0x5B	; 91
    86de:	97 e0       	ldi	r25, 0x07	; 7
    86e0:	2d e1       	ldi	r18, 0x1D	; 29
    86e2:	33 ef       	ldi	r19, 0xF3	; 243
    86e4:	41 e0       	ldi	r20, 0x01	; 1
    86e6:	50 e0       	ldi	r21, 0x00	; 0
    86e8:	0e 94 a8 47 	call	0x8f50	; 0x8f50 <__divmodsi4>
    86ec:	79 01       	movw	r14, r18
    86ee:	8a 01       	movw	r16, r20
    86f0:	27 ea       	ldi	r18, 0xA7	; 167
    86f2:	31 e4       	ldi	r19, 0x41	; 65
    86f4:	40 e0       	ldi	r20, 0x00	; 0
    86f6:	50 e0       	ldi	r21, 0x00	; 0
    86f8:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    86fc:	5b 01       	movw	r10, r22
    86fe:	6c 01       	movw	r12, r24
    8700:	c8 01       	movw	r24, r16
    8702:	b7 01       	movw	r22, r14
    8704:	2c ee       	ldi	r18, 0xEC	; 236
    8706:	34 ef       	ldi	r19, 0xF4	; 244
    8708:	4f ef       	ldi	r20, 0xFF	; 255
    870a:	5f ef       	ldi	r21, 0xFF	; 255
    870c:	0e 94 b9 42 	call	0x8572	; 0x8572 <__mulsi3>
    8710:	6a 0d       	add	r22, r10
    8712:	7b 1d       	adc	r23, r11
    8714:	8c 1d       	adc	r24, r12
    8716:	9d 1d       	adc	r25, r13
    8718:	97 ff       	sbrs	r25, 7
    871a:	04 c0       	rjmp	.+8      	; 0x8724 <do_rand+0x74>
    871c:	61 50       	subi	r22, 0x01	; 1
    871e:	70 40       	sbci	r23, 0x00	; 0
    8720:	80 40       	sbci	r24, 0x00	; 0
    8722:	90 48       	sbci	r25, 0x80	; 128
    8724:	68 83       	st	Y, r22
    8726:	79 83       	std	Y+1, r23	; 0x01
    8728:	8a 83       	std	Y+2, r24	; 0x02
    872a:	9b 83       	std	Y+3, r25	; 0x03
    872c:	7f 77       	andi	r23, 0x7F	; 127
    872e:	cb 01       	movw	r24, r22
    8730:	df 91       	pop	r29
    8732:	cf 91       	pop	r28
    8734:	1f 91       	pop	r17
    8736:	0f 91       	pop	r16
    8738:	ff 90       	pop	r15
    873a:	ef 90       	pop	r14
    873c:	df 90       	pop	r13
    873e:	cf 90       	pop	r12
    8740:	bf 90       	pop	r11
    8742:	af 90       	pop	r10
    8744:	08 95       	ret

00008746 <rand_r>:
    8746:	0e 94 58 43 	call	0x86b0	; 0x86b0 <do_rand>
    874a:	08 95       	ret

0000874c <rand>:
    874c:	85 ec       	ldi	r24, 0xC5	; 197
    874e:	93 e0       	ldi	r25, 0x03	; 3
    8750:	0e 94 58 43 	call	0x86b0	; 0x86b0 <do_rand>
    8754:	08 95       	ret

00008756 <srand>:
    8756:	a0 e0       	ldi	r26, 0x00	; 0
    8758:	b0 e0       	ldi	r27, 0x00	; 0
    875a:	80 93 c5 03 	sts	0x03C5, r24
    875e:	90 93 c6 03 	sts	0x03C6, r25
    8762:	a0 93 c7 03 	sts	0x03C7, r26
    8766:	b0 93 c8 03 	sts	0x03C8, r27
    876a:	08 95       	ret

0000876c <__ftoa_engine>:
    876c:	28 30       	cpi	r18, 0x08	; 8
    876e:	08 f0       	brcs	.+2      	; 0x8772 <__ftoa_engine+0x6>
    8770:	27 e0       	ldi	r18, 0x07	; 7
    8772:	33 27       	eor	r19, r19
    8774:	da 01       	movw	r26, r20
    8776:	99 0f       	add	r25, r25
    8778:	31 1d       	adc	r19, r1
    877a:	87 fd       	sbrc	r24, 7
    877c:	91 60       	ori	r25, 0x01	; 1
    877e:	00 96       	adiw	r24, 0x00	; 0
    8780:	61 05       	cpc	r22, r1
    8782:	71 05       	cpc	r23, r1
    8784:	39 f4       	brne	.+14     	; 0x8794 <__ftoa_engine+0x28>
    8786:	32 60       	ori	r19, 0x02	; 2
    8788:	2e 5f       	subi	r18, 0xFE	; 254
    878a:	3d 93       	st	X+, r19
    878c:	30 e3       	ldi	r19, 0x30	; 48
    878e:	2a 95       	dec	r18
    8790:	e1 f7       	brne	.-8      	; 0x878a <__ftoa_engine+0x1e>
    8792:	08 95       	ret
    8794:	9f 3f       	cpi	r25, 0xFF	; 255
    8796:	30 f0       	brcs	.+12     	; 0x87a4 <__ftoa_engine+0x38>
    8798:	80 38       	cpi	r24, 0x80	; 128
    879a:	71 05       	cpc	r23, r1
    879c:	61 05       	cpc	r22, r1
    879e:	09 f0       	breq	.+2      	; 0x87a2 <__ftoa_engine+0x36>
    87a0:	3c 5f       	subi	r19, 0xFC	; 252
    87a2:	3c 5f       	subi	r19, 0xFC	; 252
    87a4:	3d 93       	st	X+, r19
    87a6:	91 30       	cpi	r25, 0x01	; 1
    87a8:	08 f0       	brcs	.+2      	; 0x87ac <__ftoa_engine+0x40>
    87aa:	80 68       	ori	r24, 0x80	; 128
    87ac:	91 1d       	adc	r25, r1
    87ae:	df 93       	push	r29
    87b0:	cf 93       	push	r28
    87b2:	1f 93       	push	r17
    87b4:	0f 93       	push	r16
    87b6:	ff 92       	push	r15
    87b8:	ef 92       	push	r14
    87ba:	19 2f       	mov	r17, r25
    87bc:	98 7f       	andi	r25, 0xF8	; 248
    87be:	96 95       	lsr	r25
    87c0:	e9 2f       	mov	r30, r25
    87c2:	96 95       	lsr	r25
    87c4:	96 95       	lsr	r25
    87c6:	e9 0f       	add	r30, r25
    87c8:	ff 27       	eor	r31, r31
    87ca:	ee 50       	subi	r30, 0x0E	; 14
    87cc:	f7 4f       	sbci	r31, 0xF7	; 247
    87ce:	99 27       	eor	r25, r25
    87d0:	33 27       	eor	r19, r19
    87d2:	ee 24       	eor	r14, r14
    87d4:	ff 24       	eor	r15, r15
    87d6:	a7 01       	movw	r20, r14
    87d8:	e7 01       	movw	r28, r14
    87da:	05 90       	lpm	r0, Z+
    87dc:	08 94       	sec
    87de:	07 94       	ror	r0
    87e0:	28 f4       	brcc	.+10     	; 0x87ec <__ftoa_engine+0x80>
    87e2:	36 0f       	add	r19, r22
    87e4:	e7 1e       	adc	r14, r23
    87e6:	f8 1e       	adc	r15, r24
    87e8:	49 1f       	adc	r20, r25
    87ea:	51 1d       	adc	r21, r1
    87ec:	66 0f       	add	r22, r22
    87ee:	77 1f       	adc	r23, r23
    87f0:	88 1f       	adc	r24, r24
    87f2:	99 1f       	adc	r25, r25
    87f4:	06 94       	lsr	r0
    87f6:	a1 f7       	brne	.-24     	; 0x87e0 <__ftoa_engine+0x74>
    87f8:	05 90       	lpm	r0, Z+
    87fa:	07 94       	ror	r0
    87fc:	28 f4       	brcc	.+10     	; 0x8808 <__ftoa_engine+0x9c>
    87fe:	e7 0e       	add	r14, r23
    8800:	f8 1e       	adc	r15, r24
    8802:	49 1f       	adc	r20, r25
    8804:	56 1f       	adc	r21, r22
    8806:	c1 1d       	adc	r28, r1
    8808:	77 0f       	add	r23, r23
    880a:	88 1f       	adc	r24, r24
    880c:	99 1f       	adc	r25, r25
    880e:	66 1f       	adc	r22, r22
    8810:	06 94       	lsr	r0
    8812:	a1 f7       	brne	.-24     	; 0x87fc <__ftoa_engine+0x90>
    8814:	05 90       	lpm	r0, Z+
    8816:	07 94       	ror	r0
    8818:	28 f4       	brcc	.+10     	; 0x8824 <__ftoa_engine+0xb8>
    881a:	f8 0e       	add	r15, r24
    881c:	49 1f       	adc	r20, r25
    881e:	56 1f       	adc	r21, r22
    8820:	c7 1f       	adc	r28, r23
    8822:	d1 1d       	adc	r29, r1
    8824:	88 0f       	add	r24, r24
    8826:	99 1f       	adc	r25, r25
    8828:	66 1f       	adc	r22, r22
    882a:	77 1f       	adc	r23, r23
    882c:	06 94       	lsr	r0
    882e:	a1 f7       	brne	.-24     	; 0x8818 <__ftoa_engine+0xac>
    8830:	05 90       	lpm	r0, Z+
    8832:	07 94       	ror	r0
    8834:	20 f4       	brcc	.+8      	; 0x883e <__ftoa_engine+0xd2>
    8836:	49 0f       	add	r20, r25
    8838:	56 1f       	adc	r21, r22
    883a:	c7 1f       	adc	r28, r23
    883c:	d8 1f       	adc	r29, r24
    883e:	99 0f       	add	r25, r25
    8840:	66 1f       	adc	r22, r22
    8842:	77 1f       	adc	r23, r23
    8844:	88 1f       	adc	r24, r24
    8846:	06 94       	lsr	r0
    8848:	a9 f7       	brne	.-22     	; 0x8834 <__ftoa_engine+0xc8>
    884a:	84 91       	lpm	r24, Z+
    884c:	10 95       	com	r17
    884e:	17 70       	andi	r17, 0x07	; 7
    8850:	41 f0       	breq	.+16     	; 0x8862 <__ftoa_engine+0xf6>
    8852:	d6 95       	lsr	r29
    8854:	c7 95       	ror	r28
    8856:	57 95       	ror	r21
    8858:	47 95       	ror	r20
    885a:	f7 94       	ror	r15
    885c:	e7 94       	ror	r14
    885e:	1a 95       	dec	r17
    8860:	c1 f7       	brne	.-16     	; 0x8852 <__ftoa_engine+0xe6>
    8862:	e8 e9       	ldi	r30, 0x98	; 152
    8864:	f8 e0       	ldi	r31, 0x08	; 8
    8866:	68 94       	set
    8868:	15 90       	lpm	r1, Z+
    886a:	15 91       	lpm	r17, Z+
    886c:	35 91       	lpm	r19, Z+
    886e:	65 91       	lpm	r22, Z+
    8870:	95 91       	lpm	r25, Z+
    8872:	05 90       	lpm	r0, Z+
    8874:	7f e2       	ldi	r23, 0x2F	; 47
    8876:	73 95       	inc	r23
    8878:	e1 18       	sub	r14, r1
    887a:	f1 0a       	sbc	r15, r17
    887c:	43 0b       	sbc	r20, r19
    887e:	56 0b       	sbc	r21, r22
    8880:	c9 0b       	sbc	r28, r25
    8882:	d0 09       	sbc	r29, r0
    8884:	c0 f7       	brcc	.-16     	; 0x8876 <__ftoa_engine+0x10a>
    8886:	e1 0c       	add	r14, r1
    8888:	f1 1e       	adc	r15, r17
    888a:	43 1f       	adc	r20, r19
    888c:	56 1f       	adc	r21, r22
    888e:	c9 1f       	adc	r28, r25
    8890:	d0 1d       	adc	r29, r0
    8892:	7e f4       	brtc	.+30     	; 0x88b2 <__ftoa_engine+0x146>
    8894:	70 33       	cpi	r23, 0x30	; 48
    8896:	11 f4       	brne	.+4      	; 0x889c <__ftoa_engine+0x130>
    8898:	8a 95       	dec	r24
    889a:	e6 cf       	rjmp	.-52     	; 0x8868 <__ftoa_engine+0xfc>
    889c:	e8 94       	clt
    889e:	01 50       	subi	r16, 0x01	; 1
    88a0:	30 f0       	brcs	.+12     	; 0x88ae <__ftoa_engine+0x142>
    88a2:	08 0f       	add	r16, r24
    88a4:	0a f4       	brpl	.+2      	; 0x88a8 <__ftoa_engine+0x13c>
    88a6:	00 27       	eor	r16, r16
    88a8:	02 17       	cp	r16, r18
    88aa:	08 f4       	brcc	.+2      	; 0x88ae <__ftoa_engine+0x142>
    88ac:	20 2f       	mov	r18, r16
    88ae:	23 95       	inc	r18
    88b0:	02 2f       	mov	r16, r18
    88b2:	7a 33       	cpi	r23, 0x3A	; 58
    88b4:	28 f0       	brcs	.+10     	; 0x88c0 <__ftoa_engine+0x154>
    88b6:	79 e3       	ldi	r23, 0x39	; 57
    88b8:	7d 93       	st	X+, r23
    88ba:	2a 95       	dec	r18
    88bc:	e9 f7       	brne	.-6      	; 0x88b8 <__ftoa_engine+0x14c>
    88be:	10 c0       	rjmp	.+32     	; 0x88e0 <__ftoa_engine+0x174>
    88c0:	7d 93       	st	X+, r23
    88c2:	2a 95       	dec	r18
    88c4:	89 f6       	brne	.-94     	; 0x8868 <__ftoa_engine+0xfc>
    88c6:	06 94       	lsr	r0
    88c8:	97 95       	ror	r25
    88ca:	67 95       	ror	r22
    88cc:	37 95       	ror	r19
    88ce:	17 95       	ror	r17
    88d0:	17 94       	ror	r1
    88d2:	e1 18       	sub	r14, r1
    88d4:	f1 0a       	sbc	r15, r17
    88d6:	43 0b       	sbc	r20, r19
    88d8:	56 0b       	sbc	r21, r22
    88da:	c9 0b       	sbc	r28, r25
    88dc:	d0 09       	sbc	r29, r0
    88de:	98 f0       	brcs	.+38     	; 0x8906 <__ftoa_engine+0x19a>
    88e0:	23 95       	inc	r18
    88e2:	7e 91       	ld	r23, -X
    88e4:	73 95       	inc	r23
    88e6:	7a 33       	cpi	r23, 0x3A	; 58
    88e8:	08 f0       	brcs	.+2      	; 0x88ec <__ftoa_engine+0x180>
    88ea:	70 e3       	ldi	r23, 0x30	; 48
    88ec:	7c 93       	st	X, r23
    88ee:	20 13       	cpse	r18, r16
    88f0:	b8 f7       	brcc	.-18     	; 0x88e0 <__ftoa_engine+0x174>
    88f2:	7e 91       	ld	r23, -X
    88f4:	70 61       	ori	r23, 0x10	; 16
    88f6:	7d 93       	st	X+, r23
    88f8:	30 f0       	brcs	.+12     	; 0x8906 <__ftoa_engine+0x19a>
    88fa:	83 95       	inc	r24
    88fc:	71 e3       	ldi	r23, 0x31	; 49
    88fe:	7d 93       	st	X+, r23
    8900:	70 e3       	ldi	r23, 0x30	; 48
    8902:	2a 95       	dec	r18
    8904:	e1 f7       	brne	.-8      	; 0x88fe <__ftoa_engine+0x192>
    8906:	11 24       	eor	r1, r1
    8908:	ef 90       	pop	r14
    890a:	ff 90       	pop	r15
    890c:	0f 91       	pop	r16
    890e:	1f 91       	pop	r17
    8910:	cf 91       	pop	r28
    8912:	df 91       	pop	r29
    8914:	99 27       	eor	r25, r25
    8916:	87 fd       	sbrc	r24, 7
    8918:	90 95       	com	r25
    891a:	08 95       	ret

0000891c <strnlen_P>:
    891c:	fc 01       	movw	r30, r24
    891e:	05 90       	lpm	r0, Z+
    8920:	61 50       	subi	r22, 0x01	; 1
    8922:	70 40       	sbci	r23, 0x00	; 0
    8924:	01 10       	cpse	r0, r1
    8926:	d8 f7       	brcc	.-10     	; 0x891e <strnlen_P+0x2>
    8928:	80 95       	com	r24
    892a:	90 95       	com	r25
    892c:	8e 0f       	add	r24, r30
    892e:	9f 1f       	adc	r25, r31
    8930:	08 95       	ret

00008932 <strnlen>:
    8932:	fc 01       	movw	r30, r24
    8934:	61 50       	subi	r22, 0x01	; 1
    8936:	70 40       	sbci	r23, 0x00	; 0
    8938:	01 90       	ld	r0, Z+
    893a:	01 10       	cpse	r0, r1
    893c:	d8 f7       	brcc	.-10     	; 0x8934 <strnlen+0x2>
    893e:	80 95       	com	r24
    8940:	90 95       	com	r25
    8942:	8e 0f       	add	r24, r30
    8944:	9f 1f       	adc	r25, r31
    8946:	08 95       	ret

00008948 <fdevopen>:
    8948:	0f 93       	push	r16
    894a:	1f 93       	push	r17
    894c:	cf 93       	push	r28
    894e:	df 93       	push	r29
    8950:	8c 01       	movw	r16, r24
    8952:	eb 01       	movw	r28, r22
    8954:	00 97       	sbiw	r24, 0x00	; 0
    8956:	11 f4       	brne	.+4      	; 0x895c <fdevopen+0x14>
    8958:	20 97       	sbiw	r28, 0x00	; 0
    895a:	c9 f1       	breq	.+114    	; 0x89ce <fdevopen+0x86>
    895c:	81 e0       	ldi	r24, 0x01	; 1
    895e:	90 e0       	ldi	r25, 0x00	; 0
    8960:	6e e0       	ldi	r22, 0x0E	; 14
    8962:	70 e0       	ldi	r23, 0x00	; 0
    8964:	0e 94 49 46 	call	0x8c92	; 0x8c92 <calloc>
    8968:	fc 01       	movw	r30, r24
    896a:	9c 01       	movw	r18, r24
    896c:	00 97       	sbiw	r24, 0x00	; 0
    896e:	89 f1       	breq	.+98     	; 0x89d2 <fdevopen+0x8a>
    8970:	80 e8       	ldi	r24, 0x80	; 128
    8972:	83 83       	std	Z+3, r24	; 0x03
    8974:	20 97       	sbiw	r28, 0x00	; 0
    8976:	71 f0       	breq	.+28     	; 0x8994 <fdevopen+0x4c>
    8978:	d3 87       	std	Z+11, r29	; 0x0b
    897a:	c2 87       	std	Z+10, r28	; 0x0a
    897c:	81 e8       	ldi	r24, 0x81	; 129
    897e:	83 83       	std	Z+3, r24	; 0x03
    8980:	80 91 04 08 	lds	r24, 0x0804
    8984:	90 91 05 08 	lds	r25, 0x0805
    8988:	00 97       	sbiw	r24, 0x00	; 0
    898a:	21 f4       	brne	.+8      	; 0x8994 <fdevopen+0x4c>
    898c:	f0 93 05 08 	sts	0x0805, r31
    8990:	e0 93 04 08 	sts	0x0804, r30
    8994:	01 15       	cp	r16, r1
    8996:	11 05       	cpc	r17, r1
    8998:	e1 f0       	breq	.+56     	; 0x89d2 <fdevopen+0x8a>
    899a:	11 87       	std	Z+9, r17	; 0x09
    899c:	00 87       	std	Z+8, r16	; 0x08
    899e:	83 81       	ldd	r24, Z+3	; 0x03
    89a0:	82 60       	ori	r24, 0x02	; 2
    89a2:	83 83       	std	Z+3, r24	; 0x03
    89a4:	80 91 06 08 	lds	r24, 0x0806
    89a8:	90 91 07 08 	lds	r25, 0x0807
    89ac:	00 97       	sbiw	r24, 0x00	; 0
    89ae:	89 f4       	brne	.+34     	; 0x89d2 <fdevopen+0x8a>
    89b0:	f0 93 07 08 	sts	0x0807, r31
    89b4:	e0 93 06 08 	sts	0x0806, r30
    89b8:	80 91 08 08 	lds	r24, 0x0808
    89bc:	90 91 09 08 	lds	r25, 0x0809
    89c0:	00 97       	sbiw	r24, 0x00	; 0
    89c2:	39 f4       	brne	.+14     	; 0x89d2 <fdevopen+0x8a>
    89c4:	f0 93 09 08 	sts	0x0809, r31
    89c8:	e0 93 08 08 	sts	0x0808, r30
    89cc:	02 c0       	rjmp	.+4      	; 0x89d2 <fdevopen+0x8a>
    89ce:	20 e0       	ldi	r18, 0x00	; 0
    89d0:	30 e0       	ldi	r19, 0x00	; 0
    89d2:	c9 01       	movw	r24, r18
    89d4:	df 91       	pop	r29
    89d6:	cf 91       	pop	r28
    89d8:	1f 91       	pop	r17
    89da:	0f 91       	pop	r16
    89dc:	08 95       	ret

000089de <fgetc>:
    89de:	cf 93       	push	r28
    89e0:	df 93       	push	r29
    89e2:	ec 01       	movw	r28, r24
    89e4:	3b 81       	ldd	r19, Y+3	; 0x03
    89e6:	30 ff       	sbrs	r19, 0
    89e8:	36 c0       	rjmp	.+108    	; 0x8a56 <fgetc+0x78>
    89ea:	36 ff       	sbrs	r19, 6
    89ec:	09 c0       	rjmp	.+18     	; 0x8a00 <fgetc+0x22>
    89ee:	3f 7b       	andi	r19, 0xBF	; 191
    89f0:	3b 83       	std	Y+3, r19	; 0x03
    89f2:	8e 81       	ldd	r24, Y+6	; 0x06
    89f4:	9f 81       	ldd	r25, Y+7	; 0x07
    89f6:	01 96       	adiw	r24, 0x01	; 1
    89f8:	9f 83       	std	Y+7, r25	; 0x07
    89fa:	8e 83       	std	Y+6, r24	; 0x06
    89fc:	2a 81       	ldd	r18, Y+2	; 0x02
    89fe:	29 c0       	rjmp	.+82     	; 0x8a52 <fgetc+0x74>
    8a00:	32 ff       	sbrs	r19, 2
    8a02:	0f c0       	rjmp	.+30     	; 0x8a22 <fgetc+0x44>
    8a04:	e8 81       	ld	r30, Y
    8a06:	f9 81       	ldd	r31, Y+1	; 0x01
    8a08:	80 81       	ld	r24, Z
    8a0a:	99 27       	eor	r25, r25
    8a0c:	87 fd       	sbrc	r24, 7
    8a0e:	90 95       	com	r25
    8a10:	00 97       	sbiw	r24, 0x00	; 0
    8a12:	19 f4       	brne	.+6      	; 0x8a1a <fgetc+0x3c>
    8a14:	30 62       	ori	r19, 0x20	; 32
    8a16:	3b 83       	std	Y+3, r19	; 0x03
    8a18:	1e c0       	rjmp	.+60     	; 0x8a56 <fgetc+0x78>
    8a1a:	31 96       	adiw	r30, 0x01	; 1
    8a1c:	f9 83       	std	Y+1, r31	; 0x01
    8a1e:	e8 83       	st	Y, r30
    8a20:	11 c0       	rjmp	.+34     	; 0x8a44 <fgetc+0x66>
    8a22:	ea 85       	ldd	r30, Y+10	; 0x0a
    8a24:	fb 85       	ldd	r31, Y+11	; 0x0b
    8a26:	ce 01       	movw	r24, r28
    8a28:	09 95       	icall
    8a2a:	97 ff       	sbrs	r25, 7
    8a2c:	0b c0       	rjmp	.+22     	; 0x8a44 <fgetc+0x66>
    8a2e:	2b 81       	ldd	r18, Y+3	; 0x03
    8a30:	3f ef       	ldi	r19, 0xFF	; 255
    8a32:	8f 3f       	cpi	r24, 0xFF	; 255
    8a34:	93 07       	cpc	r25, r19
    8a36:	11 f4       	brne	.+4      	; 0x8a3c <fgetc+0x5e>
    8a38:	80 e1       	ldi	r24, 0x10	; 16
    8a3a:	01 c0       	rjmp	.+2      	; 0x8a3e <fgetc+0x60>
    8a3c:	80 e2       	ldi	r24, 0x20	; 32
    8a3e:	82 2b       	or	r24, r18
    8a40:	8b 83       	std	Y+3, r24	; 0x03
    8a42:	09 c0       	rjmp	.+18     	; 0x8a56 <fgetc+0x78>
    8a44:	2e 81       	ldd	r18, Y+6	; 0x06
    8a46:	3f 81       	ldd	r19, Y+7	; 0x07
    8a48:	2f 5f       	subi	r18, 0xFF	; 255
    8a4a:	3f 4f       	sbci	r19, 0xFF	; 255
    8a4c:	3f 83       	std	Y+7, r19	; 0x07
    8a4e:	2e 83       	std	Y+6, r18	; 0x06
    8a50:	28 2f       	mov	r18, r24
    8a52:	30 e0       	ldi	r19, 0x00	; 0
    8a54:	02 c0       	rjmp	.+4      	; 0x8a5a <fgetc+0x7c>
    8a56:	2f ef       	ldi	r18, 0xFF	; 255
    8a58:	3f ef       	ldi	r19, 0xFF	; 255
    8a5a:	c9 01       	movw	r24, r18
    8a5c:	df 91       	pop	r29
    8a5e:	cf 91       	pop	r28
    8a60:	08 95       	ret

00008a62 <fputc>:
    8a62:	0f 93       	push	r16
    8a64:	1f 93       	push	r17
    8a66:	cf 93       	push	r28
    8a68:	df 93       	push	r29
    8a6a:	8c 01       	movw	r16, r24
    8a6c:	eb 01       	movw	r28, r22
    8a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    8a70:	81 ff       	sbrs	r24, 1
    8a72:	1b c0       	rjmp	.+54     	; 0x8aaa <fputc+0x48>
    8a74:	82 ff       	sbrs	r24, 2
    8a76:	0d c0       	rjmp	.+26     	; 0x8a92 <fputc+0x30>
    8a78:	2e 81       	ldd	r18, Y+6	; 0x06
    8a7a:	3f 81       	ldd	r19, Y+7	; 0x07
    8a7c:	8c 81       	ldd	r24, Y+4	; 0x04
    8a7e:	9d 81       	ldd	r25, Y+5	; 0x05
    8a80:	28 17       	cp	r18, r24
    8a82:	39 07       	cpc	r19, r25
    8a84:	64 f4       	brge	.+24     	; 0x8a9e <fputc+0x3c>
    8a86:	e8 81       	ld	r30, Y
    8a88:	f9 81       	ldd	r31, Y+1	; 0x01
    8a8a:	01 93       	st	Z+, r16
    8a8c:	f9 83       	std	Y+1, r31	; 0x01
    8a8e:	e8 83       	st	Y, r30
    8a90:	06 c0       	rjmp	.+12     	; 0x8a9e <fputc+0x3c>
    8a92:	e8 85       	ldd	r30, Y+8	; 0x08
    8a94:	f9 85       	ldd	r31, Y+9	; 0x09
    8a96:	80 2f       	mov	r24, r16
    8a98:	09 95       	icall
    8a9a:	00 97       	sbiw	r24, 0x00	; 0
    8a9c:	31 f4       	brne	.+12     	; 0x8aaa <fputc+0x48>
    8a9e:	8e 81       	ldd	r24, Y+6	; 0x06
    8aa0:	9f 81       	ldd	r25, Y+7	; 0x07
    8aa2:	01 96       	adiw	r24, 0x01	; 1
    8aa4:	9f 83       	std	Y+7, r25	; 0x07
    8aa6:	8e 83       	std	Y+6, r24	; 0x06
    8aa8:	02 c0       	rjmp	.+4      	; 0x8aae <fputc+0x4c>
    8aaa:	0f ef       	ldi	r16, 0xFF	; 255
    8aac:	1f ef       	ldi	r17, 0xFF	; 255
    8aae:	c8 01       	movw	r24, r16
    8ab0:	df 91       	pop	r29
    8ab2:	cf 91       	pop	r28
    8ab4:	1f 91       	pop	r17
    8ab6:	0f 91       	pop	r16
    8ab8:	08 95       	ret

00008aba <printf>:
    8aba:	df 93       	push	r29
    8abc:	cf 93       	push	r28
    8abe:	cd b7       	in	r28, 0x3d	; 61
    8ac0:	de b7       	in	r29, 0x3e	; 62
    8ac2:	fe 01       	movw	r30, r28
    8ac4:	35 96       	adiw	r30, 0x05	; 5
    8ac6:	61 91       	ld	r22, Z+
    8ac8:	71 91       	ld	r23, Z+
    8aca:	80 91 06 08 	lds	r24, 0x0806
    8ace:	90 91 07 08 	lds	r25, 0x0807
    8ad2:	af 01       	movw	r20, r30
    8ad4:	0e 94 93 3b 	call	0x7726	; 0x7726 <vfprintf>
    8ad8:	cf 91       	pop	r28
    8ada:	df 91       	pop	r29
    8adc:	08 95       	ret

00008ade <puts>:
    8ade:	ef 92       	push	r14
    8ae0:	ff 92       	push	r15
    8ae2:	0f 93       	push	r16
    8ae4:	1f 93       	push	r17
    8ae6:	cf 93       	push	r28
    8ae8:	df 93       	push	r29
    8aea:	8c 01       	movw	r16, r24
    8aec:	e0 91 06 08 	lds	r30, 0x0806
    8af0:	f0 91 07 08 	lds	r31, 0x0807
    8af4:	83 81       	ldd	r24, Z+3	; 0x03
    8af6:	81 ff       	sbrs	r24, 1
    8af8:	1f c0       	rjmp	.+62     	; 0x8b38 <puts+0x5a>
    8afa:	c0 e0       	ldi	r28, 0x00	; 0
    8afc:	d0 e0       	ldi	r29, 0x00	; 0
    8afe:	0a c0       	rjmp	.+20     	; 0x8b14 <puts+0x36>
    8b00:	db 01       	movw	r26, r22
    8b02:	18 96       	adiw	r26, 0x08	; 8
    8b04:	ed 91       	ld	r30, X+
    8b06:	fc 91       	ld	r31, X
    8b08:	19 97       	sbiw	r26, 0x09	; 9
    8b0a:	09 95       	icall
    8b0c:	00 97       	sbiw	r24, 0x00	; 0
    8b0e:	11 f0       	breq	.+4      	; 0x8b14 <puts+0x36>
    8b10:	cf ef       	ldi	r28, 0xFF	; 255
    8b12:	df ef       	ldi	r29, 0xFF	; 255
    8b14:	f8 01       	movw	r30, r16
    8b16:	81 91       	ld	r24, Z+
    8b18:	8f 01       	movw	r16, r30
    8b1a:	60 91 06 08 	lds	r22, 0x0806
    8b1e:	70 91 07 08 	lds	r23, 0x0807
    8b22:	88 23       	and	r24, r24
    8b24:	69 f7       	brne	.-38     	; 0x8b00 <puts+0x22>
    8b26:	db 01       	movw	r26, r22
    8b28:	18 96       	adiw	r26, 0x08	; 8
    8b2a:	ed 91       	ld	r30, X+
    8b2c:	fc 91       	ld	r31, X
    8b2e:	19 97       	sbiw	r26, 0x09	; 9
    8b30:	8a e0       	ldi	r24, 0x0A	; 10
    8b32:	09 95       	icall
    8b34:	00 97       	sbiw	r24, 0x00	; 0
    8b36:	11 f0       	breq	.+4      	; 0x8b3c <puts+0x5e>
    8b38:	cf ef       	ldi	r28, 0xFF	; 255
    8b3a:	df ef       	ldi	r29, 0xFF	; 255
    8b3c:	ce 01       	movw	r24, r28
    8b3e:	df 91       	pop	r29
    8b40:	cf 91       	pop	r28
    8b42:	1f 91       	pop	r17
    8b44:	0f 91       	pop	r16
    8b46:	ff 90       	pop	r15
    8b48:	ef 90       	pop	r14
    8b4a:	08 95       	ret

00008b4c <sprintf>:
    8b4c:	0f 93       	push	r16
    8b4e:	1f 93       	push	r17
    8b50:	df 93       	push	r29
    8b52:	cf 93       	push	r28
    8b54:	cd b7       	in	r28, 0x3d	; 61
    8b56:	de b7       	in	r29, 0x3e	; 62
    8b58:	2e 97       	sbiw	r28, 0x0e	; 14
    8b5a:	0f b6       	in	r0, 0x3f	; 63
    8b5c:	f8 94       	cli
    8b5e:	de bf       	out	0x3e, r29	; 62
    8b60:	0f be       	out	0x3f, r0	; 63
    8b62:	cd bf       	out	0x3d, r28	; 61
    8b64:	0d 89       	ldd	r16, Y+21	; 0x15
    8b66:	1e 89       	ldd	r17, Y+22	; 0x16
    8b68:	86 e0       	ldi	r24, 0x06	; 6
    8b6a:	8c 83       	std	Y+4, r24	; 0x04
    8b6c:	1a 83       	std	Y+2, r17	; 0x02
    8b6e:	09 83       	std	Y+1, r16	; 0x01
    8b70:	8f ef       	ldi	r24, 0xFF	; 255
    8b72:	9f e7       	ldi	r25, 0x7F	; 127
    8b74:	9e 83       	std	Y+6, r25	; 0x06
    8b76:	8d 83       	std	Y+5, r24	; 0x05
    8b78:	9e 01       	movw	r18, r28
    8b7a:	27 5e       	subi	r18, 0xE7	; 231
    8b7c:	3f 4f       	sbci	r19, 0xFF	; 255
    8b7e:	ce 01       	movw	r24, r28
    8b80:	01 96       	adiw	r24, 0x01	; 1
    8b82:	6f 89       	ldd	r22, Y+23	; 0x17
    8b84:	78 8d       	ldd	r23, Y+24	; 0x18
    8b86:	a9 01       	movw	r20, r18
    8b88:	0e 94 93 3b 	call	0x7726	; 0x7726 <vfprintf>
    8b8c:	ef 81       	ldd	r30, Y+7	; 0x07
    8b8e:	f8 85       	ldd	r31, Y+8	; 0x08
    8b90:	e0 0f       	add	r30, r16
    8b92:	f1 1f       	adc	r31, r17
    8b94:	10 82       	st	Z, r1
    8b96:	2e 96       	adiw	r28, 0x0e	; 14
    8b98:	0f b6       	in	r0, 0x3f	; 63
    8b9a:	f8 94       	cli
    8b9c:	de bf       	out	0x3e, r29	; 62
    8b9e:	0f be       	out	0x3f, r0	; 63
    8ba0:	cd bf       	out	0x3d, r28	; 61
    8ba2:	cf 91       	pop	r28
    8ba4:	df 91       	pop	r29
    8ba6:	1f 91       	pop	r17
    8ba8:	0f 91       	pop	r16
    8baa:	08 95       	ret

00008bac <__ultoa_invert>:
    8bac:	fa 01       	movw	r30, r20
    8bae:	aa 27       	eor	r26, r26
    8bb0:	28 30       	cpi	r18, 0x08	; 8
    8bb2:	51 f1       	breq	.+84     	; 0x8c08 <__ultoa_invert+0x5c>
    8bb4:	20 31       	cpi	r18, 0x10	; 16
    8bb6:	81 f1       	breq	.+96     	; 0x8c18 <__ultoa_invert+0x6c>
    8bb8:	e8 94       	clt
    8bba:	6f 93       	push	r22
    8bbc:	6e 7f       	andi	r22, 0xFE	; 254
    8bbe:	6e 5f       	subi	r22, 0xFE	; 254
    8bc0:	7f 4f       	sbci	r23, 0xFF	; 255
    8bc2:	8f 4f       	sbci	r24, 0xFF	; 255
    8bc4:	9f 4f       	sbci	r25, 0xFF	; 255
    8bc6:	af 4f       	sbci	r26, 0xFF	; 255
    8bc8:	b1 e0       	ldi	r27, 0x01	; 1
    8bca:	3e d0       	rcall	.+124    	; 0x8c48 <__ultoa_invert+0x9c>
    8bcc:	b4 e0       	ldi	r27, 0x04	; 4
    8bce:	3c d0       	rcall	.+120    	; 0x8c48 <__ultoa_invert+0x9c>
    8bd0:	67 0f       	add	r22, r23
    8bd2:	78 1f       	adc	r23, r24
    8bd4:	89 1f       	adc	r24, r25
    8bd6:	9a 1f       	adc	r25, r26
    8bd8:	a1 1d       	adc	r26, r1
    8bda:	68 0f       	add	r22, r24
    8bdc:	79 1f       	adc	r23, r25
    8bde:	8a 1f       	adc	r24, r26
    8be0:	91 1d       	adc	r25, r1
    8be2:	a1 1d       	adc	r26, r1
    8be4:	6a 0f       	add	r22, r26
    8be6:	71 1d       	adc	r23, r1
    8be8:	81 1d       	adc	r24, r1
    8bea:	91 1d       	adc	r25, r1
    8bec:	a1 1d       	adc	r26, r1
    8bee:	20 d0       	rcall	.+64     	; 0x8c30 <__ultoa_invert+0x84>
    8bf0:	09 f4       	brne	.+2      	; 0x8bf4 <__ultoa_invert+0x48>
    8bf2:	68 94       	set
    8bf4:	3f 91       	pop	r19
    8bf6:	2a e0       	ldi	r18, 0x0A	; 10
    8bf8:	26 9f       	mul	r18, r22
    8bfa:	11 24       	eor	r1, r1
    8bfc:	30 19       	sub	r19, r0
    8bfe:	30 5d       	subi	r19, 0xD0	; 208
    8c00:	31 93       	st	Z+, r19
    8c02:	de f6       	brtc	.-74     	; 0x8bba <__ultoa_invert+0xe>
    8c04:	cf 01       	movw	r24, r30
    8c06:	08 95       	ret
    8c08:	46 2f       	mov	r20, r22
    8c0a:	47 70       	andi	r20, 0x07	; 7
    8c0c:	40 5d       	subi	r20, 0xD0	; 208
    8c0e:	41 93       	st	Z+, r20
    8c10:	b3 e0       	ldi	r27, 0x03	; 3
    8c12:	0f d0       	rcall	.+30     	; 0x8c32 <__ultoa_invert+0x86>
    8c14:	c9 f7       	brne	.-14     	; 0x8c08 <__ultoa_invert+0x5c>
    8c16:	f6 cf       	rjmp	.-20     	; 0x8c04 <__ultoa_invert+0x58>
    8c18:	46 2f       	mov	r20, r22
    8c1a:	4f 70       	andi	r20, 0x0F	; 15
    8c1c:	40 5d       	subi	r20, 0xD0	; 208
    8c1e:	4a 33       	cpi	r20, 0x3A	; 58
    8c20:	18 f0       	brcs	.+6      	; 0x8c28 <__ultoa_invert+0x7c>
    8c22:	49 5d       	subi	r20, 0xD9	; 217
    8c24:	31 fd       	sbrc	r19, 1
    8c26:	40 52       	subi	r20, 0x20	; 32
    8c28:	41 93       	st	Z+, r20
    8c2a:	02 d0       	rcall	.+4      	; 0x8c30 <__ultoa_invert+0x84>
    8c2c:	a9 f7       	brne	.-22     	; 0x8c18 <__ultoa_invert+0x6c>
    8c2e:	ea cf       	rjmp	.-44     	; 0x8c04 <__ultoa_invert+0x58>
    8c30:	b4 e0       	ldi	r27, 0x04	; 4
    8c32:	a6 95       	lsr	r26
    8c34:	97 95       	ror	r25
    8c36:	87 95       	ror	r24
    8c38:	77 95       	ror	r23
    8c3a:	67 95       	ror	r22
    8c3c:	ba 95       	dec	r27
    8c3e:	c9 f7       	brne	.-14     	; 0x8c32 <__ultoa_invert+0x86>
    8c40:	00 97       	sbiw	r24, 0x00	; 0
    8c42:	61 05       	cpc	r22, r1
    8c44:	71 05       	cpc	r23, r1
    8c46:	08 95       	ret
    8c48:	9b 01       	movw	r18, r22
    8c4a:	ac 01       	movw	r20, r24
    8c4c:	0a 2e       	mov	r0, r26
    8c4e:	06 94       	lsr	r0
    8c50:	57 95       	ror	r21
    8c52:	47 95       	ror	r20
    8c54:	37 95       	ror	r19
    8c56:	27 95       	ror	r18
    8c58:	ba 95       	dec	r27
    8c5a:	c9 f7       	brne	.-14     	; 0x8c4e <__ultoa_invert+0xa2>
    8c5c:	62 0f       	add	r22, r18
    8c5e:	73 1f       	adc	r23, r19
    8c60:	84 1f       	adc	r24, r20
    8c62:	95 1f       	adc	r25, r21
    8c64:	a0 1d       	adc	r26, r0
    8c66:	08 95       	ret

00008c68 <__eerd_byte_m128>:
    8c68:	e1 99       	sbic	0x1c, 1	; 28
    8c6a:	fe cf       	rjmp	.-4      	; 0x8c68 <__eerd_byte_m128>
    8c6c:	9f bb       	out	0x1f, r25	; 31
    8c6e:	8e bb       	out	0x1e, r24	; 30
    8c70:	e0 9a       	sbi	0x1c, 0	; 28
    8c72:	99 27       	eor	r25, r25
    8c74:	8d b3       	in	r24, 0x1d	; 29
    8c76:	08 95       	ret

00008c78 <__eewr_byte_m128>:
    8c78:	26 2f       	mov	r18, r22

00008c7a <__eewr_r18_m128>:
    8c7a:	e1 99       	sbic	0x1c, 1	; 28
    8c7c:	fe cf       	rjmp	.-4      	; 0x8c7a <__eewr_r18_m128>
    8c7e:	9f bb       	out	0x1f, r25	; 31
    8c80:	8e bb       	out	0x1e, r24	; 30
    8c82:	2d bb       	out	0x1d, r18	; 29
    8c84:	0f b6       	in	r0, 0x3f	; 63
    8c86:	f8 94       	cli
    8c88:	e2 9a       	sbi	0x1c, 2	; 28
    8c8a:	e1 9a       	sbi	0x1c, 1	; 28
    8c8c:	0f be       	out	0x3f, r0	; 63
    8c8e:	01 96       	adiw	r24, 0x01	; 1
    8c90:	08 95       	ret

00008c92 <calloc>:
    8c92:	ef 92       	push	r14
    8c94:	ff 92       	push	r15
    8c96:	0f 93       	push	r16
    8c98:	1f 93       	push	r17
    8c9a:	cf 93       	push	r28
    8c9c:	df 93       	push	r29
    8c9e:	68 9f       	mul	r22, r24
    8ca0:	80 01       	movw	r16, r0
    8ca2:	69 9f       	mul	r22, r25
    8ca4:	10 0d       	add	r17, r0
    8ca6:	78 9f       	mul	r23, r24
    8ca8:	10 0d       	add	r17, r0
    8caa:	11 24       	eor	r1, r1
    8cac:	c8 01       	movw	r24, r16
    8cae:	0e 94 6e 46 	call	0x8cdc	; 0x8cdc <malloc>
    8cb2:	e8 2e       	mov	r14, r24
    8cb4:	e7 01       	movw	r28, r14
    8cb6:	7e 01       	movw	r14, r28
    8cb8:	f9 2e       	mov	r15, r25
    8cba:	e7 01       	movw	r28, r14
    8cbc:	20 97       	sbiw	r28, 0x00	; 0
    8cbe:	31 f0       	breq	.+12     	; 0x8ccc <calloc+0x3a>
    8cc0:	8e 2d       	mov	r24, r14
    8cc2:	60 e0       	ldi	r22, 0x00	; 0
    8cc4:	70 e0       	ldi	r23, 0x00	; 0
    8cc6:	a8 01       	movw	r20, r16
    8cc8:	0e 94 a1 47 	call	0x8f42	; 0x8f42 <memset>
    8ccc:	ce 01       	movw	r24, r28
    8cce:	df 91       	pop	r29
    8cd0:	cf 91       	pop	r28
    8cd2:	1f 91       	pop	r17
    8cd4:	0f 91       	pop	r16
    8cd6:	ff 90       	pop	r15
    8cd8:	ef 90       	pop	r14
    8cda:	08 95       	ret

00008cdc <malloc>:
    8cdc:	cf 93       	push	r28
    8cde:	df 93       	push	r29
    8ce0:	82 30       	cpi	r24, 0x02	; 2
    8ce2:	91 05       	cpc	r25, r1
    8ce4:	10 f4       	brcc	.+4      	; 0x8cea <malloc+0xe>
    8ce6:	82 e0       	ldi	r24, 0x02	; 2
    8ce8:	90 e0       	ldi	r25, 0x00	; 0
    8cea:	e0 91 0c 08 	lds	r30, 0x080C
    8cee:	f0 91 0d 08 	lds	r31, 0x080D
    8cf2:	40 e0       	ldi	r20, 0x00	; 0
    8cf4:	50 e0       	ldi	r21, 0x00	; 0
    8cf6:	20 e0       	ldi	r18, 0x00	; 0
    8cf8:	30 e0       	ldi	r19, 0x00	; 0
    8cfa:	26 c0       	rjmp	.+76     	; 0x8d48 <malloc+0x6c>
    8cfc:	60 81       	ld	r22, Z
    8cfe:	71 81       	ldd	r23, Z+1	; 0x01
    8d00:	68 17       	cp	r22, r24
    8d02:	79 07       	cpc	r23, r25
    8d04:	e0 f0       	brcs	.+56     	; 0x8d3e <malloc+0x62>
    8d06:	68 17       	cp	r22, r24
    8d08:	79 07       	cpc	r23, r25
    8d0a:	81 f4       	brne	.+32     	; 0x8d2c <malloc+0x50>
    8d0c:	82 81       	ldd	r24, Z+2	; 0x02
    8d0e:	93 81       	ldd	r25, Z+3	; 0x03
    8d10:	21 15       	cp	r18, r1
    8d12:	31 05       	cpc	r19, r1
    8d14:	31 f0       	breq	.+12     	; 0x8d22 <malloc+0x46>
    8d16:	d9 01       	movw	r26, r18
    8d18:	13 96       	adiw	r26, 0x03	; 3
    8d1a:	9c 93       	st	X, r25
    8d1c:	8e 93       	st	-X, r24
    8d1e:	12 97       	sbiw	r26, 0x02	; 2
    8d20:	2b c0       	rjmp	.+86     	; 0x8d78 <malloc+0x9c>
    8d22:	90 93 0d 08 	sts	0x080D, r25
    8d26:	80 93 0c 08 	sts	0x080C, r24
    8d2a:	26 c0       	rjmp	.+76     	; 0x8d78 <malloc+0x9c>
    8d2c:	41 15       	cp	r20, r1
    8d2e:	51 05       	cpc	r21, r1
    8d30:	19 f0       	breq	.+6      	; 0x8d38 <malloc+0x5c>
    8d32:	64 17       	cp	r22, r20
    8d34:	75 07       	cpc	r23, r21
    8d36:	18 f4       	brcc	.+6      	; 0x8d3e <malloc+0x62>
    8d38:	ab 01       	movw	r20, r22
    8d3a:	e9 01       	movw	r28, r18
    8d3c:	df 01       	movw	r26, r30
    8d3e:	9f 01       	movw	r18, r30
    8d40:	72 81       	ldd	r23, Z+2	; 0x02
    8d42:	63 81       	ldd	r22, Z+3	; 0x03
    8d44:	e7 2f       	mov	r30, r23
    8d46:	f6 2f       	mov	r31, r22
    8d48:	30 97       	sbiw	r30, 0x00	; 0
    8d4a:	c1 f6       	brne	.-80     	; 0x8cfc <malloc+0x20>
    8d4c:	41 15       	cp	r20, r1
    8d4e:	51 05       	cpc	r21, r1
    8d50:	01 f1       	breq	.+64     	; 0x8d92 <malloc+0xb6>
    8d52:	48 1b       	sub	r20, r24
    8d54:	59 0b       	sbc	r21, r25
    8d56:	44 30       	cpi	r20, 0x04	; 4
    8d58:	51 05       	cpc	r21, r1
    8d5a:	80 f4       	brcc	.+32     	; 0x8d7c <malloc+0xa0>
    8d5c:	12 96       	adiw	r26, 0x02	; 2
    8d5e:	8d 91       	ld	r24, X+
    8d60:	9c 91       	ld	r25, X
    8d62:	13 97       	sbiw	r26, 0x03	; 3
    8d64:	20 97       	sbiw	r28, 0x00	; 0
    8d66:	19 f0       	breq	.+6      	; 0x8d6e <malloc+0x92>
    8d68:	9b 83       	std	Y+3, r25	; 0x03
    8d6a:	8a 83       	std	Y+2, r24	; 0x02
    8d6c:	04 c0       	rjmp	.+8      	; 0x8d76 <malloc+0x9a>
    8d6e:	90 93 0d 08 	sts	0x080D, r25
    8d72:	80 93 0c 08 	sts	0x080C, r24
    8d76:	fd 01       	movw	r30, r26
    8d78:	32 96       	adiw	r30, 0x02	; 2
    8d7a:	46 c0       	rjmp	.+140    	; 0x8e08 <malloc+0x12c>
    8d7c:	fd 01       	movw	r30, r26
    8d7e:	e4 0f       	add	r30, r20
    8d80:	f5 1f       	adc	r31, r21
    8d82:	81 93       	st	Z+, r24
    8d84:	91 93       	st	Z+, r25
    8d86:	42 50       	subi	r20, 0x02	; 2
    8d88:	50 40       	sbci	r21, 0x00	; 0
    8d8a:	11 96       	adiw	r26, 0x01	; 1
    8d8c:	5c 93       	st	X, r21
    8d8e:	4e 93       	st	-X, r20
    8d90:	3b c0       	rjmp	.+118    	; 0x8e08 <malloc+0x12c>
    8d92:	20 91 0a 08 	lds	r18, 0x080A
    8d96:	30 91 0b 08 	lds	r19, 0x080B
    8d9a:	21 15       	cp	r18, r1
    8d9c:	31 05       	cpc	r19, r1
    8d9e:	41 f4       	brne	.+16     	; 0x8db0 <malloc+0xd4>
    8da0:	20 91 cb 03 	lds	r18, 0x03CB
    8da4:	30 91 cc 03 	lds	r19, 0x03CC
    8da8:	30 93 0b 08 	sts	0x080B, r19
    8dac:	20 93 0a 08 	sts	0x080A, r18
    8db0:	20 91 cd 03 	lds	r18, 0x03CD
    8db4:	30 91 ce 03 	lds	r19, 0x03CE
    8db8:	21 15       	cp	r18, r1
    8dba:	31 05       	cpc	r19, r1
    8dbc:	41 f4       	brne	.+16     	; 0x8dce <malloc+0xf2>
    8dbe:	2d b7       	in	r18, 0x3d	; 61
    8dc0:	3e b7       	in	r19, 0x3e	; 62
    8dc2:	40 91 c9 03 	lds	r20, 0x03C9
    8dc6:	50 91 ca 03 	lds	r21, 0x03CA
    8dca:	24 1b       	sub	r18, r20
    8dcc:	35 0b       	sbc	r19, r21
    8dce:	e0 91 0a 08 	lds	r30, 0x080A
    8dd2:	f0 91 0b 08 	lds	r31, 0x080B
    8dd6:	e2 17       	cp	r30, r18
    8dd8:	f3 07       	cpc	r31, r19
    8dda:	a0 f4       	brcc	.+40     	; 0x8e04 <malloc+0x128>
    8ddc:	2e 1b       	sub	r18, r30
    8dde:	3f 0b       	sbc	r19, r31
    8de0:	28 17       	cp	r18, r24
    8de2:	39 07       	cpc	r19, r25
    8de4:	78 f0       	brcs	.+30     	; 0x8e04 <malloc+0x128>
    8de6:	ac 01       	movw	r20, r24
    8de8:	4e 5f       	subi	r20, 0xFE	; 254
    8dea:	5f 4f       	sbci	r21, 0xFF	; 255
    8dec:	24 17       	cp	r18, r20
    8dee:	35 07       	cpc	r19, r21
    8df0:	48 f0       	brcs	.+18     	; 0x8e04 <malloc+0x128>
    8df2:	4e 0f       	add	r20, r30
    8df4:	5f 1f       	adc	r21, r31
    8df6:	50 93 0b 08 	sts	0x080B, r21
    8dfa:	40 93 0a 08 	sts	0x080A, r20
    8dfe:	81 93       	st	Z+, r24
    8e00:	91 93       	st	Z+, r25
    8e02:	02 c0       	rjmp	.+4      	; 0x8e08 <malloc+0x12c>
    8e04:	e0 e0       	ldi	r30, 0x00	; 0
    8e06:	f0 e0       	ldi	r31, 0x00	; 0
    8e08:	cf 01       	movw	r24, r30
    8e0a:	df 91       	pop	r29
    8e0c:	cf 91       	pop	r28
    8e0e:	08 95       	ret

00008e10 <free>:
    8e10:	cf 93       	push	r28
    8e12:	df 93       	push	r29
    8e14:	00 97       	sbiw	r24, 0x00	; 0
    8e16:	09 f4       	brne	.+2      	; 0x8e1a <free+0xa>
    8e18:	91 c0       	rjmp	.+290    	; 0x8f3c <free+0x12c>
    8e1a:	fc 01       	movw	r30, r24
    8e1c:	32 97       	sbiw	r30, 0x02	; 2
    8e1e:	13 82       	std	Z+3, r1	; 0x03
    8e20:	12 82       	std	Z+2, r1	; 0x02
    8e22:	60 91 0c 08 	lds	r22, 0x080C
    8e26:	70 91 0d 08 	lds	r23, 0x080D
    8e2a:	61 15       	cp	r22, r1
    8e2c:	71 05       	cpc	r23, r1
    8e2e:	81 f4       	brne	.+32     	; 0x8e50 <free+0x40>
    8e30:	20 81       	ld	r18, Z
    8e32:	31 81       	ldd	r19, Z+1	; 0x01
    8e34:	28 0f       	add	r18, r24
    8e36:	39 1f       	adc	r19, r25
    8e38:	80 91 0a 08 	lds	r24, 0x080A
    8e3c:	90 91 0b 08 	lds	r25, 0x080B
    8e40:	82 17       	cp	r24, r18
    8e42:	93 07       	cpc	r25, r19
    8e44:	99 f5       	brne	.+102    	; 0x8eac <free+0x9c>
    8e46:	f0 93 0b 08 	sts	0x080B, r31
    8e4a:	e0 93 0a 08 	sts	0x080A, r30
    8e4e:	76 c0       	rjmp	.+236    	; 0x8f3c <free+0x12c>
    8e50:	db 01       	movw	r26, r22
    8e52:	80 e0       	ldi	r24, 0x00	; 0
    8e54:	90 e0       	ldi	r25, 0x00	; 0
    8e56:	02 c0       	rjmp	.+4      	; 0x8e5c <free+0x4c>
    8e58:	cd 01       	movw	r24, r26
    8e5a:	d9 01       	movw	r26, r18
    8e5c:	ae 17       	cp	r26, r30
    8e5e:	bf 07       	cpc	r27, r31
    8e60:	48 f4       	brcc	.+18     	; 0x8e74 <free+0x64>
    8e62:	12 96       	adiw	r26, 0x02	; 2
    8e64:	2d 91       	ld	r18, X+
    8e66:	3c 91       	ld	r19, X
    8e68:	13 97       	sbiw	r26, 0x03	; 3
    8e6a:	21 15       	cp	r18, r1
    8e6c:	31 05       	cpc	r19, r1
    8e6e:	a1 f7       	brne	.-24     	; 0x8e58 <free+0x48>
    8e70:	cd 01       	movw	r24, r26
    8e72:	21 c0       	rjmp	.+66     	; 0x8eb6 <free+0xa6>
    8e74:	b3 83       	std	Z+3, r27	; 0x03
    8e76:	a2 83       	std	Z+2, r26	; 0x02
    8e78:	ef 01       	movw	r28, r30
    8e7a:	49 91       	ld	r20, Y+
    8e7c:	59 91       	ld	r21, Y+
    8e7e:	9e 01       	movw	r18, r28
    8e80:	24 0f       	add	r18, r20
    8e82:	35 1f       	adc	r19, r21
    8e84:	a2 17       	cp	r26, r18
    8e86:	b3 07       	cpc	r27, r19
    8e88:	79 f4       	brne	.+30     	; 0x8ea8 <free+0x98>
    8e8a:	2d 91       	ld	r18, X+
    8e8c:	3c 91       	ld	r19, X
    8e8e:	11 97       	sbiw	r26, 0x01	; 1
    8e90:	24 0f       	add	r18, r20
    8e92:	35 1f       	adc	r19, r21
    8e94:	2e 5f       	subi	r18, 0xFE	; 254
    8e96:	3f 4f       	sbci	r19, 0xFF	; 255
    8e98:	31 83       	std	Z+1, r19	; 0x01
    8e9a:	20 83       	st	Z, r18
    8e9c:	12 96       	adiw	r26, 0x02	; 2
    8e9e:	2d 91       	ld	r18, X+
    8ea0:	3c 91       	ld	r19, X
    8ea2:	13 97       	sbiw	r26, 0x03	; 3
    8ea4:	33 83       	std	Z+3, r19	; 0x03
    8ea6:	22 83       	std	Z+2, r18	; 0x02
    8ea8:	00 97       	sbiw	r24, 0x00	; 0
    8eaa:	29 f4       	brne	.+10     	; 0x8eb6 <free+0xa6>
    8eac:	f0 93 0d 08 	sts	0x080D, r31
    8eb0:	e0 93 0c 08 	sts	0x080C, r30
    8eb4:	43 c0       	rjmp	.+134    	; 0x8f3c <free+0x12c>
    8eb6:	dc 01       	movw	r26, r24
    8eb8:	13 96       	adiw	r26, 0x03	; 3
    8eba:	fc 93       	st	X, r31
    8ebc:	ee 93       	st	-X, r30
    8ebe:	12 97       	sbiw	r26, 0x02	; 2
    8ec0:	4d 91       	ld	r20, X+
    8ec2:	5d 91       	ld	r21, X+
    8ec4:	a4 0f       	add	r26, r20
    8ec6:	b5 1f       	adc	r27, r21
    8ec8:	ea 17       	cp	r30, r26
    8eca:	fb 07       	cpc	r31, r27
    8ecc:	69 f4       	brne	.+26     	; 0x8ee8 <free+0xd8>
    8ece:	20 81       	ld	r18, Z
    8ed0:	31 81       	ldd	r19, Z+1	; 0x01
    8ed2:	24 0f       	add	r18, r20
    8ed4:	35 1f       	adc	r19, r21
    8ed6:	2e 5f       	subi	r18, 0xFE	; 254
    8ed8:	3f 4f       	sbci	r19, 0xFF	; 255
    8eda:	ec 01       	movw	r28, r24
    8edc:	39 83       	std	Y+1, r19	; 0x01
    8ede:	28 83       	st	Y, r18
    8ee0:	22 81       	ldd	r18, Z+2	; 0x02
    8ee2:	33 81       	ldd	r19, Z+3	; 0x03
    8ee4:	3b 83       	std	Y+3, r19	; 0x03
    8ee6:	2a 83       	std	Y+2, r18	; 0x02
    8ee8:	e0 e0       	ldi	r30, 0x00	; 0
    8eea:	f0 e0       	ldi	r31, 0x00	; 0
    8eec:	02 c0       	rjmp	.+4      	; 0x8ef2 <free+0xe2>
    8eee:	fb 01       	movw	r30, r22
    8ef0:	bc 01       	movw	r22, r24
    8ef2:	db 01       	movw	r26, r22
    8ef4:	12 96       	adiw	r26, 0x02	; 2
    8ef6:	8d 91       	ld	r24, X+
    8ef8:	9c 91       	ld	r25, X
    8efa:	13 97       	sbiw	r26, 0x03	; 3
    8efc:	00 97       	sbiw	r24, 0x00	; 0
    8efe:	b9 f7       	brne	.-18     	; 0x8eee <free+0xde>
    8f00:	9b 01       	movw	r18, r22
    8f02:	2e 5f       	subi	r18, 0xFE	; 254
    8f04:	3f 4f       	sbci	r19, 0xFF	; 255
    8f06:	8d 91       	ld	r24, X+
    8f08:	9c 91       	ld	r25, X
    8f0a:	11 97       	sbiw	r26, 0x01	; 1
    8f0c:	82 0f       	add	r24, r18
    8f0e:	93 1f       	adc	r25, r19
    8f10:	40 91 0a 08 	lds	r20, 0x080A
    8f14:	50 91 0b 08 	lds	r21, 0x080B
    8f18:	48 17       	cp	r20, r24
    8f1a:	59 07       	cpc	r21, r25
    8f1c:	79 f4       	brne	.+30     	; 0x8f3c <free+0x12c>
    8f1e:	30 97       	sbiw	r30, 0x00	; 0
    8f20:	29 f4       	brne	.+10     	; 0x8f2c <free+0x11c>
    8f22:	10 92 0d 08 	sts	0x080D, r1
    8f26:	10 92 0c 08 	sts	0x080C, r1
    8f2a:	02 c0       	rjmp	.+4      	; 0x8f30 <free+0x120>
    8f2c:	13 82       	std	Z+3, r1	; 0x03
    8f2e:	12 82       	std	Z+2, r1	; 0x02
    8f30:	22 50       	subi	r18, 0x02	; 2
    8f32:	30 40       	sbci	r19, 0x00	; 0
    8f34:	30 93 0b 08 	sts	0x080B, r19
    8f38:	20 93 0a 08 	sts	0x080A, r18
    8f3c:	df 91       	pop	r29
    8f3e:	cf 91       	pop	r28
    8f40:	08 95       	ret

00008f42 <memset>:
    8f42:	dc 01       	movw	r26, r24
    8f44:	01 c0       	rjmp	.+2      	; 0x8f48 <memset+0x6>
    8f46:	6d 93       	st	X+, r22
    8f48:	41 50       	subi	r20, 0x01	; 1
    8f4a:	50 40       	sbci	r21, 0x00	; 0
    8f4c:	e0 f7       	brcc	.-8      	; 0x8f46 <memset+0x4>
    8f4e:	08 95       	ret

00008f50 <__divmodsi4>:
    8f50:	97 fb       	bst	r25, 7
    8f52:	09 2e       	mov	r0, r25
    8f54:	05 26       	eor	r0, r21
    8f56:	0e d0       	rcall	.+28     	; 0x8f74 <__divmodsi4_neg1>
    8f58:	57 fd       	sbrc	r21, 7
    8f5a:	04 d0       	rcall	.+8      	; 0x8f64 <__divmodsi4_neg2>
    8f5c:	50 db       	rcall	.-2400   	; 0x85fe <__udivmodsi4>
    8f5e:	0a d0       	rcall	.+20     	; 0x8f74 <__divmodsi4_neg1>
    8f60:	00 1c       	adc	r0, r0
    8f62:	38 f4       	brcc	.+14     	; 0x8f72 <__divmodsi4_exit>

00008f64 <__divmodsi4_neg2>:
    8f64:	50 95       	com	r21
    8f66:	40 95       	com	r20
    8f68:	30 95       	com	r19
    8f6a:	21 95       	neg	r18
    8f6c:	3f 4f       	sbci	r19, 0xFF	; 255
    8f6e:	4f 4f       	sbci	r20, 0xFF	; 255
    8f70:	5f 4f       	sbci	r21, 0xFF	; 255

00008f72 <__divmodsi4_exit>:
    8f72:	08 95       	ret

00008f74 <__divmodsi4_neg1>:
    8f74:	f6 f7       	brtc	.-4      	; 0x8f72 <__divmodsi4_exit>
    8f76:	90 95       	com	r25
    8f78:	80 95       	com	r24
    8f7a:	70 95       	com	r23
    8f7c:	61 95       	neg	r22
    8f7e:	7f 4f       	sbci	r23, 0xFF	; 255
    8f80:	8f 4f       	sbci	r24, 0xFF	; 255
    8f82:	9f 4f       	sbci	r25, 0xFF	; 255
    8f84:	08 95       	ret

00008f86 <_exit>:
    8f86:	f8 94       	cli

00008f88 <__stop_program>:
    8f88:	ff cf       	rjmp	.-2      	; 0x8f88 <__stop_program>
