
Metodika_ultra.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002840  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002900  08002900  00012900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002970  08002970  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002970  08002970  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002970  08002970  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002970  08002970  00012970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002974  08002974  00012974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002984  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002984  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007594  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001393  00000000  00000000  000275c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  00028960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000800  00000000  00000000  00029208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000eda9  00000000  00000000  00029a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009762  00000000  00000000  000387b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005cf1c  00000000  00000000  00041f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009ee2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000205c  00000000  00000000  0009ee80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080028e8 	.word	0x080028e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080028e8 	.word	0x080028e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fa3d 	bl	80006a8 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 f9c9 	bl	80005d0 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fa2f 	bl	80006a8 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fa25 	bl	80006a8 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f9d5 	bl	800061c <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f9cb 	bl	800061c <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fadd>:
 8000294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000296:	46c6      	mov	lr, r8
 8000298:	0243      	lsls	r3, r0, #9
 800029a:	0a5b      	lsrs	r3, r3, #9
 800029c:	024e      	lsls	r6, r1, #9
 800029e:	0045      	lsls	r5, r0, #1
 80002a0:	004f      	lsls	r7, r1, #1
 80002a2:	00da      	lsls	r2, r3, #3
 80002a4:	0fc4      	lsrs	r4, r0, #31
 80002a6:	469c      	mov	ip, r3
 80002a8:	0a70      	lsrs	r0, r6, #9
 80002aa:	4690      	mov	r8, r2
 80002ac:	b500      	push	{lr}
 80002ae:	0e2d      	lsrs	r5, r5, #24
 80002b0:	0e3f      	lsrs	r7, r7, #24
 80002b2:	0fc9      	lsrs	r1, r1, #31
 80002b4:	09b6      	lsrs	r6, r6, #6
 80002b6:	428c      	cmp	r4, r1
 80002b8:	d04b      	beq.n	8000352 <__aeabi_fadd+0xbe>
 80002ba:	1bea      	subs	r2, r5, r7
 80002bc:	2a00      	cmp	r2, #0
 80002be:	dd36      	ble.n	800032e <__aeabi_fadd+0x9a>
 80002c0:	2f00      	cmp	r7, #0
 80002c2:	d061      	beq.n	8000388 <__aeabi_fadd+0xf4>
 80002c4:	2dff      	cmp	r5, #255	; 0xff
 80002c6:	d100      	bne.n	80002ca <__aeabi_fadd+0x36>
 80002c8:	e0ad      	b.n	8000426 <__aeabi_fadd+0x192>
 80002ca:	2380      	movs	r3, #128	; 0x80
 80002cc:	04db      	lsls	r3, r3, #19
 80002ce:	431e      	orrs	r6, r3
 80002d0:	2a1b      	cmp	r2, #27
 80002d2:	dc00      	bgt.n	80002d6 <__aeabi_fadd+0x42>
 80002d4:	e0d3      	b.n	800047e <__aeabi_fadd+0x1ea>
 80002d6:	2001      	movs	r0, #1
 80002d8:	4643      	mov	r3, r8
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	0143      	lsls	r3, r0, #5
 80002de:	d400      	bmi.n	80002e2 <__aeabi_fadd+0x4e>
 80002e0:	e08c      	b.n	80003fc <__aeabi_fadd+0x168>
 80002e2:	0180      	lsls	r0, r0, #6
 80002e4:	0987      	lsrs	r7, r0, #6
 80002e6:	0038      	movs	r0, r7
 80002e8:	f000 fda0 	bl	8000e2c <__clzsi2>
 80002ec:	3805      	subs	r0, #5
 80002ee:	4087      	lsls	r7, r0
 80002f0:	4285      	cmp	r5, r0
 80002f2:	dc00      	bgt.n	80002f6 <__aeabi_fadd+0x62>
 80002f4:	e0b6      	b.n	8000464 <__aeabi_fadd+0x1d0>
 80002f6:	1a2d      	subs	r5, r5, r0
 80002f8:	48b3      	ldr	r0, [pc, #716]	; (80005c8 <__aeabi_fadd+0x334>)
 80002fa:	4038      	ands	r0, r7
 80002fc:	0743      	lsls	r3, r0, #29
 80002fe:	d004      	beq.n	800030a <__aeabi_fadd+0x76>
 8000300:	230f      	movs	r3, #15
 8000302:	4003      	ands	r3, r0
 8000304:	2b04      	cmp	r3, #4
 8000306:	d000      	beq.n	800030a <__aeabi_fadd+0x76>
 8000308:	3004      	adds	r0, #4
 800030a:	0143      	lsls	r3, r0, #5
 800030c:	d400      	bmi.n	8000310 <__aeabi_fadd+0x7c>
 800030e:	e078      	b.n	8000402 <__aeabi_fadd+0x16e>
 8000310:	1c6a      	adds	r2, r5, #1
 8000312:	2dfe      	cmp	r5, #254	; 0xfe
 8000314:	d065      	beq.n	80003e2 <__aeabi_fadd+0x14e>
 8000316:	0180      	lsls	r0, r0, #6
 8000318:	0a43      	lsrs	r3, r0, #9
 800031a:	469c      	mov	ip, r3
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	4663      	mov	r3, ip
 8000320:	05d0      	lsls	r0, r2, #23
 8000322:	4318      	orrs	r0, r3
 8000324:	07e4      	lsls	r4, r4, #31
 8000326:	4320      	orrs	r0, r4
 8000328:	bc80      	pop	{r7}
 800032a:	46b8      	mov	r8, r7
 800032c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800032e:	2a00      	cmp	r2, #0
 8000330:	d035      	beq.n	800039e <__aeabi_fadd+0x10a>
 8000332:	1b7a      	subs	r2, r7, r5
 8000334:	2d00      	cmp	r5, #0
 8000336:	d000      	beq.n	800033a <__aeabi_fadd+0xa6>
 8000338:	e0af      	b.n	800049a <__aeabi_fadd+0x206>
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d100      	bne.n	8000342 <__aeabi_fadd+0xae>
 8000340:	e0a7      	b.n	8000492 <__aeabi_fadd+0x1fe>
 8000342:	1e53      	subs	r3, r2, #1
 8000344:	2a01      	cmp	r2, #1
 8000346:	d100      	bne.n	800034a <__aeabi_fadd+0xb6>
 8000348:	e12f      	b.n	80005aa <__aeabi_fadd+0x316>
 800034a:	2aff      	cmp	r2, #255	; 0xff
 800034c:	d069      	beq.n	8000422 <__aeabi_fadd+0x18e>
 800034e:	001a      	movs	r2, r3
 8000350:	e0aa      	b.n	80004a8 <__aeabi_fadd+0x214>
 8000352:	1be9      	subs	r1, r5, r7
 8000354:	2900      	cmp	r1, #0
 8000356:	dd70      	ble.n	800043a <__aeabi_fadd+0x1a6>
 8000358:	2f00      	cmp	r7, #0
 800035a:	d037      	beq.n	80003cc <__aeabi_fadd+0x138>
 800035c:	2dff      	cmp	r5, #255	; 0xff
 800035e:	d062      	beq.n	8000426 <__aeabi_fadd+0x192>
 8000360:	2380      	movs	r3, #128	; 0x80
 8000362:	04db      	lsls	r3, r3, #19
 8000364:	431e      	orrs	r6, r3
 8000366:	291b      	cmp	r1, #27
 8000368:	dc00      	bgt.n	800036c <__aeabi_fadd+0xd8>
 800036a:	e0b0      	b.n	80004ce <__aeabi_fadd+0x23a>
 800036c:	2001      	movs	r0, #1
 800036e:	4440      	add	r0, r8
 8000370:	0143      	lsls	r3, r0, #5
 8000372:	d543      	bpl.n	80003fc <__aeabi_fadd+0x168>
 8000374:	3501      	adds	r5, #1
 8000376:	2dff      	cmp	r5, #255	; 0xff
 8000378:	d033      	beq.n	80003e2 <__aeabi_fadd+0x14e>
 800037a:	2301      	movs	r3, #1
 800037c:	4a93      	ldr	r2, [pc, #588]	; (80005cc <__aeabi_fadd+0x338>)
 800037e:	4003      	ands	r3, r0
 8000380:	0840      	lsrs	r0, r0, #1
 8000382:	4010      	ands	r0, r2
 8000384:	4318      	orrs	r0, r3
 8000386:	e7b9      	b.n	80002fc <__aeabi_fadd+0x68>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d100      	bne.n	800038e <__aeabi_fadd+0xfa>
 800038c:	e083      	b.n	8000496 <__aeabi_fadd+0x202>
 800038e:	1e51      	subs	r1, r2, #1
 8000390:	2a01      	cmp	r2, #1
 8000392:	d100      	bne.n	8000396 <__aeabi_fadd+0x102>
 8000394:	e0d8      	b.n	8000548 <__aeabi_fadd+0x2b4>
 8000396:	2aff      	cmp	r2, #255	; 0xff
 8000398:	d045      	beq.n	8000426 <__aeabi_fadd+0x192>
 800039a:	000a      	movs	r2, r1
 800039c:	e798      	b.n	80002d0 <__aeabi_fadd+0x3c>
 800039e:	27fe      	movs	r7, #254	; 0xfe
 80003a0:	1c6a      	adds	r2, r5, #1
 80003a2:	4217      	tst	r7, r2
 80003a4:	d000      	beq.n	80003a8 <__aeabi_fadd+0x114>
 80003a6:	e086      	b.n	80004b6 <__aeabi_fadd+0x222>
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	d000      	beq.n	80003ae <__aeabi_fadd+0x11a>
 80003ac:	e0b7      	b.n	800051e <__aeabi_fadd+0x28a>
 80003ae:	4643      	mov	r3, r8
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d100      	bne.n	80003b6 <__aeabi_fadd+0x122>
 80003b4:	e0f3      	b.n	800059e <__aeabi_fadd+0x30a>
 80003b6:	2200      	movs	r2, #0
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0b0      	beq.n	800031e <__aeabi_fadd+0x8a>
 80003bc:	1b98      	subs	r0, r3, r6
 80003be:	0143      	lsls	r3, r0, #5
 80003c0:	d400      	bmi.n	80003c4 <__aeabi_fadd+0x130>
 80003c2:	e0fa      	b.n	80005ba <__aeabi_fadd+0x326>
 80003c4:	4643      	mov	r3, r8
 80003c6:	000c      	movs	r4, r1
 80003c8:	1af0      	subs	r0, r6, r3
 80003ca:	e797      	b.n	80002fc <__aeabi_fadd+0x68>
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	d100      	bne.n	80003d2 <__aeabi_fadd+0x13e>
 80003d0:	e0c8      	b.n	8000564 <__aeabi_fadd+0x2d0>
 80003d2:	1e4a      	subs	r2, r1, #1
 80003d4:	2901      	cmp	r1, #1
 80003d6:	d100      	bne.n	80003da <__aeabi_fadd+0x146>
 80003d8:	e0ae      	b.n	8000538 <__aeabi_fadd+0x2a4>
 80003da:	29ff      	cmp	r1, #255	; 0xff
 80003dc:	d023      	beq.n	8000426 <__aeabi_fadd+0x192>
 80003de:	0011      	movs	r1, r2
 80003e0:	e7c1      	b.n	8000366 <__aeabi_fadd+0xd2>
 80003e2:	2300      	movs	r3, #0
 80003e4:	22ff      	movs	r2, #255	; 0xff
 80003e6:	469c      	mov	ip, r3
 80003e8:	e799      	b.n	800031e <__aeabi_fadd+0x8a>
 80003ea:	21fe      	movs	r1, #254	; 0xfe
 80003ec:	1c6a      	adds	r2, r5, #1
 80003ee:	4211      	tst	r1, r2
 80003f0:	d077      	beq.n	80004e2 <__aeabi_fadd+0x24e>
 80003f2:	2aff      	cmp	r2, #255	; 0xff
 80003f4:	d0f5      	beq.n	80003e2 <__aeabi_fadd+0x14e>
 80003f6:	0015      	movs	r5, r2
 80003f8:	4446      	add	r6, r8
 80003fa:	0870      	lsrs	r0, r6, #1
 80003fc:	0743      	lsls	r3, r0, #29
 80003fe:	d000      	beq.n	8000402 <__aeabi_fadd+0x16e>
 8000400:	e77e      	b.n	8000300 <__aeabi_fadd+0x6c>
 8000402:	08c3      	lsrs	r3, r0, #3
 8000404:	2dff      	cmp	r5, #255	; 0xff
 8000406:	d00e      	beq.n	8000426 <__aeabi_fadd+0x192>
 8000408:	025b      	lsls	r3, r3, #9
 800040a:	0a5b      	lsrs	r3, r3, #9
 800040c:	469c      	mov	ip, r3
 800040e:	b2ea      	uxtb	r2, r5
 8000410:	e785      	b.n	800031e <__aeabi_fadd+0x8a>
 8000412:	2e00      	cmp	r6, #0
 8000414:	d007      	beq.n	8000426 <__aeabi_fadd+0x192>
 8000416:	2280      	movs	r2, #128	; 0x80
 8000418:	03d2      	lsls	r2, r2, #15
 800041a:	4213      	tst	r3, r2
 800041c:	d003      	beq.n	8000426 <__aeabi_fadd+0x192>
 800041e:	4210      	tst	r0, r2
 8000420:	d101      	bne.n	8000426 <__aeabi_fadd+0x192>
 8000422:	000c      	movs	r4, r1
 8000424:	0003      	movs	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d0db      	beq.n	80003e2 <__aeabi_fadd+0x14e>
 800042a:	2080      	movs	r0, #128	; 0x80
 800042c:	03c0      	lsls	r0, r0, #15
 800042e:	4318      	orrs	r0, r3
 8000430:	0240      	lsls	r0, r0, #9
 8000432:	0a43      	lsrs	r3, r0, #9
 8000434:	469c      	mov	ip, r3
 8000436:	22ff      	movs	r2, #255	; 0xff
 8000438:	e771      	b.n	800031e <__aeabi_fadd+0x8a>
 800043a:	2900      	cmp	r1, #0
 800043c:	d0d5      	beq.n	80003ea <__aeabi_fadd+0x156>
 800043e:	1b7a      	subs	r2, r7, r5
 8000440:	2d00      	cmp	r5, #0
 8000442:	d160      	bne.n	8000506 <__aeabi_fadd+0x272>
 8000444:	4643      	mov	r3, r8
 8000446:	2b00      	cmp	r3, #0
 8000448:	d024      	beq.n	8000494 <__aeabi_fadd+0x200>
 800044a:	1e53      	subs	r3, r2, #1
 800044c:	2a01      	cmp	r2, #1
 800044e:	d073      	beq.n	8000538 <__aeabi_fadd+0x2a4>
 8000450:	2aff      	cmp	r2, #255	; 0xff
 8000452:	d0e7      	beq.n	8000424 <__aeabi_fadd+0x190>
 8000454:	001a      	movs	r2, r3
 8000456:	2a1b      	cmp	r2, #27
 8000458:	dc00      	bgt.n	800045c <__aeabi_fadd+0x1c8>
 800045a:	e085      	b.n	8000568 <__aeabi_fadd+0x2d4>
 800045c:	2001      	movs	r0, #1
 800045e:	003d      	movs	r5, r7
 8000460:	1980      	adds	r0, r0, r6
 8000462:	e785      	b.n	8000370 <__aeabi_fadd+0xdc>
 8000464:	2320      	movs	r3, #32
 8000466:	003a      	movs	r2, r7
 8000468:	1b45      	subs	r5, r0, r5
 800046a:	0038      	movs	r0, r7
 800046c:	3501      	adds	r5, #1
 800046e:	40ea      	lsrs	r2, r5
 8000470:	1b5d      	subs	r5, r3, r5
 8000472:	40a8      	lsls	r0, r5
 8000474:	1e43      	subs	r3, r0, #1
 8000476:	4198      	sbcs	r0, r3
 8000478:	2500      	movs	r5, #0
 800047a:	4310      	orrs	r0, r2
 800047c:	e73e      	b.n	80002fc <__aeabi_fadd+0x68>
 800047e:	2320      	movs	r3, #32
 8000480:	0030      	movs	r0, r6
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	0031      	movs	r1, r6
 8000486:	4098      	lsls	r0, r3
 8000488:	40d1      	lsrs	r1, r2
 800048a:	1e43      	subs	r3, r0, #1
 800048c:	4198      	sbcs	r0, r3
 800048e:	4308      	orrs	r0, r1
 8000490:	e722      	b.n	80002d8 <__aeabi_fadd+0x44>
 8000492:	000c      	movs	r4, r1
 8000494:	0003      	movs	r3, r0
 8000496:	0015      	movs	r5, r2
 8000498:	e7b4      	b.n	8000404 <__aeabi_fadd+0x170>
 800049a:	2fff      	cmp	r7, #255	; 0xff
 800049c:	d0c1      	beq.n	8000422 <__aeabi_fadd+0x18e>
 800049e:	2380      	movs	r3, #128	; 0x80
 80004a0:	4640      	mov	r0, r8
 80004a2:	04db      	lsls	r3, r3, #19
 80004a4:	4318      	orrs	r0, r3
 80004a6:	4680      	mov	r8, r0
 80004a8:	2a1b      	cmp	r2, #27
 80004aa:	dd51      	ble.n	8000550 <__aeabi_fadd+0x2bc>
 80004ac:	2001      	movs	r0, #1
 80004ae:	000c      	movs	r4, r1
 80004b0:	003d      	movs	r5, r7
 80004b2:	1a30      	subs	r0, r6, r0
 80004b4:	e712      	b.n	80002dc <__aeabi_fadd+0x48>
 80004b6:	4643      	mov	r3, r8
 80004b8:	1b9f      	subs	r7, r3, r6
 80004ba:	017b      	lsls	r3, r7, #5
 80004bc:	d42b      	bmi.n	8000516 <__aeabi_fadd+0x282>
 80004be:	2f00      	cmp	r7, #0
 80004c0:	d000      	beq.n	80004c4 <__aeabi_fadd+0x230>
 80004c2:	e710      	b.n	80002e6 <__aeabi_fadd+0x52>
 80004c4:	2300      	movs	r3, #0
 80004c6:	2400      	movs	r4, #0
 80004c8:	2200      	movs	r2, #0
 80004ca:	469c      	mov	ip, r3
 80004cc:	e727      	b.n	800031e <__aeabi_fadd+0x8a>
 80004ce:	2320      	movs	r3, #32
 80004d0:	0032      	movs	r2, r6
 80004d2:	0030      	movs	r0, r6
 80004d4:	40ca      	lsrs	r2, r1
 80004d6:	1a59      	subs	r1, r3, r1
 80004d8:	4088      	lsls	r0, r1
 80004da:	1e43      	subs	r3, r0, #1
 80004dc:	4198      	sbcs	r0, r3
 80004de:	4310      	orrs	r0, r2
 80004e0:	e745      	b.n	800036e <__aeabi_fadd+0xda>
 80004e2:	2d00      	cmp	r5, #0
 80004e4:	d14a      	bne.n	800057c <__aeabi_fadd+0x2e8>
 80004e6:	4643      	mov	r3, r8
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d063      	beq.n	80005b4 <__aeabi_fadd+0x320>
 80004ec:	2200      	movs	r2, #0
 80004ee:	2e00      	cmp	r6, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x260>
 80004f2:	e714      	b.n	800031e <__aeabi_fadd+0x8a>
 80004f4:	0030      	movs	r0, r6
 80004f6:	4440      	add	r0, r8
 80004f8:	0143      	lsls	r3, r0, #5
 80004fa:	d400      	bmi.n	80004fe <__aeabi_fadd+0x26a>
 80004fc:	e77e      	b.n	80003fc <__aeabi_fadd+0x168>
 80004fe:	4b32      	ldr	r3, [pc, #200]	; (80005c8 <__aeabi_fadd+0x334>)
 8000500:	3501      	adds	r5, #1
 8000502:	4018      	ands	r0, r3
 8000504:	e77a      	b.n	80003fc <__aeabi_fadd+0x168>
 8000506:	2fff      	cmp	r7, #255	; 0xff
 8000508:	d08c      	beq.n	8000424 <__aeabi_fadd+0x190>
 800050a:	2380      	movs	r3, #128	; 0x80
 800050c:	4641      	mov	r1, r8
 800050e:	04db      	lsls	r3, r3, #19
 8000510:	4319      	orrs	r1, r3
 8000512:	4688      	mov	r8, r1
 8000514:	e79f      	b.n	8000456 <__aeabi_fadd+0x1c2>
 8000516:	4643      	mov	r3, r8
 8000518:	000c      	movs	r4, r1
 800051a:	1af7      	subs	r7, r6, r3
 800051c:	e6e3      	b.n	80002e6 <__aeabi_fadd+0x52>
 800051e:	4642      	mov	r2, r8
 8000520:	2a00      	cmp	r2, #0
 8000522:	d000      	beq.n	8000526 <__aeabi_fadd+0x292>
 8000524:	e775      	b.n	8000412 <__aeabi_fadd+0x17e>
 8000526:	2e00      	cmp	r6, #0
 8000528:	d000      	beq.n	800052c <__aeabi_fadd+0x298>
 800052a:	e77a      	b.n	8000422 <__aeabi_fadd+0x18e>
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	03db      	lsls	r3, r3, #15
 8000530:	2400      	movs	r4, #0
 8000532:	469c      	mov	ip, r3
 8000534:	22ff      	movs	r2, #255	; 0xff
 8000536:	e6f2      	b.n	800031e <__aeabi_fadd+0x8a>
 8000538:	0030      	movs	r0, r6
 800053a:	4440      	add	r0, r8
 800053c:	2501      	movs	r5, #1
 800053e:	0143      	lsls	r3, r0, #5
 8000540:	d400      	bmi.n	8000544 <__aeabi_fadd+0x2b0>
 8000542:	e75b      	b.n	80003fc <__aeabi_fadd+0x168>
 8000544:	2502      	movs	r5, #2
 8000546:	e718      	b.n	800037a <__aeabi_fadd+0xe6>
 8000548:	4643      	mov	r3, r8
 800054a:	2501      	movs	r5, #1
 800054c:	1b98      	subs	r0, r3, r6
 800054e:	e6c5      	b.n	80002dc <__aeabi_fadd+0x48>
 8000550:	2320      	movs	r3, #32
 8000552:	4644      	mov	r4, r8
 8000554:	4640      	mov	r0, r8
 8000556:	40d4      	lsrs	r4, r2
 8000558:	1a9a      	subs	r2, r3, r2
 800055a:	4090      	lsls	r0, r2
 800055c:	1e43      	subs	r3, r0, #1
 800055e:	4198      	sbcs	r0, r3
 8000560:	4320      	orrs	r0, r4
 8000562:	e7a4      	b.n	80004ae <__aeabi_fadd+0x21a>
 8000564:	000d      	movs	r5, r1
 8000566:	e74d      	b.n	8000404 <__aeabi_fadd+0x170>
 8000568:	2320      	movs	r3, #32
 800056a:	4641      	mov	r1, r8
 800056c:	4640      	mov	r0, r8
 800056e:	40d1      	lsrs	r1, r2
 8000570:	1a9a      	subs	r2, r3, r2
 8000572:	4090      	lsls	r0, r2
 8000574:	1e43      	subs	r3, r0, #1
 8000576:	4198      	sbcs	r0, r3
 8000578:	4308      	orrs	r0, r1
 800057a:	e770      	b.n	800045e <__aeabi_fadd+0x1ca>
 800057c:	4642      	mov	r2, r8
 800057e:	2a00      	cmp	r2, #0
 8000580:	d100      	bne.n	8000584 <__aeabi_fadd+0x2f0>
 8000582:	e74f      	b.n	8000424 <__aeabi_fadd+0x190>
 8000584:	2e00      	cmp	r6, #0
 8000586:	d100      	bne.n	800058a <__aeabi_fadd+0x2f6>
 8000588:	e74d      	b.n	8000426 <__aeabi_fadd+0x192>
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	03d2      	lsls	r2, r2, #15
 800058e:	4213      	tst	r3, r2
 8000590:	d100      	bne.n	8000594 <__aeabi_fadd+0x300>
 8000592:	e748      	b.n	8000426 <__aeabi_fadd+0x192>
 8000594:	4210      	tst	r0, r2
 8000596:	d000      	beq.n	800059a <__aeabi_fadd+0x306>
 8000598:	e745      	b.n	8000426 <__aeabi_fadd+0x192>
 800059a:	0003      	movs	r3, r0
 800059c:	e743      	b.n	8000426 <__aeabi_fadd+0x192>
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d090      	beq.n	80004c4 <__aeabi_fadd+0x230>
 80005a2:	000c      	movs	r4, r1
 80005a4:	4684      	mov	ip, r0
 80005a6:	2200      	movs	r2, #0
 80005a8:	e6b9      	b.n	800031e <__aeabi_fadd+0x8a>
 80005aa:	4643      	mov	r3, r8
 80005ac:	000c      	movs	r4, r1
 80005ae:	1af0      	subs	r0, r6, r3
 80005b0:	3501      	adds	r5, #1
 80005b2:	e693      	b.n	80002dc <__aeabi_fadd+0x48>
 80005b4:	4684      	mov	ip, r0
 80005b6:	2200      	movs	r2, #0
 80005b8:	e6b1      	b.n	800031e <__aeabi_fadd+0x8a>
 80005ba:	2800      	cmp	r0, #0
 80005bc:	d000      	beq.n	80005c0 <__aeabi_fadd+0x32c>
 80005be:	e71d      	b.n	80003fc <__aeabi_fadd+0x168>
 80005c0:	2300      	movs	r3, #0
 80005c2:	2400      	movs	r4, #0
 80005c4:	469c      	mov	ip, r3
 80005c6:	e6aa      	b.n	800031e <__aeabi_fadd+0x8a>
 80005c8:	fbffffff 	.word	0xfbffffff
 80005cc:	7dffffff 	.word	0x7dffffff

080005d0 <__eqsf2>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0042      	lsls	r2, r0, #1
 80005d4:	0245      	lsls	r5, r0, #9
 80005d6:	024e      	lsls	r6, r1, #9
 80005d8:	004c      	lsls	r4, r1, #1
 80005da:	0fc3      	lsrs	r3, r0, #31
 80005dc:	0a6d      	lsrs	r5, r5, #9
 80005de:	2001      	movs	r0, #1
 80005e0:	0e12      	lsrs	r2, r2, #24
 80005e2:	0a76      	lsrs	r6, r6, #9
 80005e4:	0e24      	lsrs	r4, r4, #24
 80005e6:	0fc9      	lsrs	r1, r1, #31
 80005e8:	2aff      	cmp	r2, #255	; 0xff
 80005ea:	d006      	beq.n	80005fa <__eqsf2+0x2a>
 80005ec:	2cff      	cmp	r4, #255	; 0xff
 80005ee:	d003      	beq.n	80005f8 <__eqsf2+0x28>
 80005f0:	42a2      	cmp	r2, r4
 80005f2:	d101      	bne.n	80005f8 <__eqsf2+0x28>
 80005f4:	42b5      	cmp	r5, r6
 80005f6:	d006      	beq.n	8000606 <__eqsf2+0x36>
 80005f8:	bd70      	pop	{r4, r5, r6, pc}
 80005fa:	2d00      	cmp	r5, #0
 80005fc:	d1fc      	bne.n	80005f8 <__eqsf2+0x28>
 80005fe:	2cff      	cmp	r4, #255	; 0xff
 8000600:	d1fa      	bne.n	80005f8 <__eqsf2+0x28>
 8000602:	2e00      	cmp	r6, #0
 8000604:	d1f8      	bne.n	80005f8 <__eqsf2+0x28>
 8000606:	428b      	cmp	r3, r1
 8000608:	d006      	beq.n	8000618 <__eqsf2+0x48>
 800060a:	2001      	movs	r0, #1
 800060c:	2a00      	cmp	r2, #0
 800060e:	d1f3      	bne.n	80005f8 <__eqsf2+0x28>
 8000610:	0028      	movs	r0, r5
 8000612:	1e43      	subs	r3, r0, #1
 8000614:	4198      	sbcs	r0, r3
 8000616:	e7ef      	b.n	80005f8 <__eqsf2+0x28>
 8000618:	2000      	movs	r0, #0
 800061a:	e7ed      	b.n	80005f8 <__eqsf2+0x28>

0800061c <__gesf2>:
 800061c:	b570      	push	{r4, r5, r6, lr}
 800061e:	0042      	lsls	r2, r0, #1
 8000620:	0245      	lsls	r5, r0, #9
 8000622:	024e      	lsls	r6, r1, #9
 8000624:	004c      	lsls	r4, r1, #1
 8000626:	0fc3      	lsrs	r3, r0, #31
 8000628:	0a6d      	lsrs	r5, r5, #9
 800062a:	0e12      	lsrs	r2, r2, #24
 800062c:	0a76      	lsrs	r6, r6, #9
 800062e:	0e24      	lsrs	r4, r4, #24
 8000630:	0fc8      	lsrs	r0, r1, #31
 8000632:	2aff      	cmp	r2, #255	; 0xff
 8000634:	d01b      	beq.n	800066e <__gesf2+0x52>
 8000636:	2cff      	cmp	r4, #255	; 0xff
 8000638:	d00e      	beq.n	8000658 <__gesf2+0x3c>
 800063a:	2a00      	cmp	r2, #0
 800063c:	d11b      	bne.n	8000676 <__gesf2+0x5a>
 800063e:	2c00      	cmp	r4, #0
 8000640:	d101      	bne.n	8000646 <__gesf2+0x2a>
 8000642:	2e00      	cmp	r6, #0
 8000644:	d01c      	beq.n	8000680 <__gesf2+0x64>
 8000646:	2d00      	cmp	r5, #0
 8000648:	d00c      	beq.n	8000664 <__gesf2+0x48>
 800064a:	4283      	cmp	r3, r0
 800064c:	d01c      	beq.n	8000688 <__gesf2+0x6c>
 800064e:	2102      	movs	r1, #2
 8000650:	1e58      	subs	r0, r3, #1
 8000652:	4008      	ands	r0, r1
 8000654:	3801      	subs	r0, #1
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	2e00      	cmp	r6, #0
 800065a:	d122      	bne.n	80006a2 <__gesf2+0x86>
 800065c:	2a00      	cmp	r2, #0
 800065e:	d1f4      	bne.n	800064a <__gesf2+0x2e>
 8000660:	2d00      	cmp	r5, #0
 8000662:	d1f2      	bne.n	800064a <__gesf2+0x2e>
 8000664:	2800      	cmp	r0, #0
 8000666:	d1f6      	bne.n	8000656 <__gesf2+0x3a>
 8000668:	2001      	movs	r0, #1
 800066a:	4240      	negs	r0, r0
 800066c:	e7f3      	b.n	8000656 <__gesf2+0x3a>
 800066e:	2d00      	cmp	r5, #0
 8000670:	d117      	bne.n	80006a2 <__gesf2+0x86>
 8000672:	2cff      	cmp	r4, #255	; 0xff
 8000674:	d0f0      	beq.n	8000658 <__gesf2+0x3c>
 8000676:	2c00      	cmp	r4, #0
 8000678:	d1e7      	bne.n	800064a <__gesf2+0x2e>
 800067a:	2e00      	cmp	r6, #0
 800067c:	d1e5      	bne.n	800064a <__gesf2+0x2e>
 800067e:	e7e6      	b.n	800064e <__gesf2+0x32>
 8000680:	2000      	movs	r0, #0
 8000682:	2d00      	cmp	r5, #0
 8000684:	d0e7      	beq.n	8000656 <__gesf2+0x3a>
 8000686:	e7e2      	b.n	800064e <__gesf2+0x32>
 8000688:	42a2      	cmp	r2, r4
 800068a:	dc05      	bgt.n	8000698 <__gesf2+0x7c>
 800068c:	dbea      	blt.n	8000664 <__gesf2+0x48>
 800068e:	42b5      	cmp	r5, r6
 8000690:	d802      	bhi.n	8000698 <__gesf2+0x7c>
 8000692:	d3e7      	bcc.n	8000664 <__gesf2+0x48>
 8000694:	2000      	movs	r0, #0
 8000696:	e7de      	b.n	8000656 <__gesf2+0x3a>
 8000698:	4243      	negs	r3, r0
 800069a:	4158      	adcs	r0, r3
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	3801      	subs	r0, #1
 80006a0:	e7d9      	b.n	8000656 <__gesf2+0x3a>
 80006a2:	2002      	movs	r0, #2
 80006a4:	4240      	negs	r0, r0
 80006a6:	e7d6      	b.n	8000656 <__gesf2+0x3a>

080006a8 <__lesf2>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	0042      	lsls	r2, r0, #1
 80006ac:	0245      	lsls	r5, r0, #9
 80006ae:	024e      	lsls	r6, r1, #9
 80006b0:	004c      	lsls	r4, r1, #1
 80006b2:	0fc3      	lsrs	r3, r0, #31
 80006b4:	0a6d      	lsrs	r5, r5, #9
 80006b6:	0e12      	lsrs	r2, r2, #24
 80006b8:	0a76      	lsrs	r6, r6, #9
 80006ba:	0e24      	lsrs	r4, r4, #24
 80006bc:	0fc8      	lsrs	r0, r1, #31
 80006be:	2aff      	cmp	r2, #255	; 0xff
 80006c0:	d00b      	beq.n	80006da <__lesf2+0x32>
 80006c2:	2cff      	cmp	r4, #255	; 0xff
 80006c4:	d00d      	beq.n	80006e2 <__lesf2+0x3a>
 80006c6:	2a00      	cmp	r2, #0
 80006c8:	d11f      	bne.n	800070a <__lesf2+0x62>
 80006ca:	2c00      	cmp	r4, #0
 80006cc:	d116      	bne.n	80006fc <__lesf2+0x54>
 80006ce:	2e00      	cmp	r6, #0
 80006d0:	d114      	bne.n	80006fc <__lesf2+0x54>
 80006d2:	2000      	movs	r0, #0
 80006d4:	2d00      	cmp	r5, #0
 80006d6:	d010      	beq.n	80006fa <__lesf2+0x52>
 80006d8:	e009      	b.n	80006ee <__lesf2+0x46>
 80006da:	2d00      	cmp	r5, #0
 80006dc:	d10c      	bne.n	80006f8 <__lesf2+0x50>
 80006de:	2cff      	cmp	r4, #255	; 0xff
 80006e0:	d113      	bne.n	800070a <__lesf2+0x62>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	d108      	bne.n	80006f8 <__lesf2+0x50>
 80006e6:	2a00      	cmp	r2, #0
 80006e8:	d008      	beq.n	80006fc <__lesf2+0x54>
 80006ea:	4283      	cmp	r3, r0
 80006ec:	d012      	beq.n	8000714 <__lesf2+0x6c>
 80006ee:	2102      	movs	r1, #2
 80006f0:	1e58      	subs	r0, r3, #1
 80006f2:	4008      	ands	r0, r1
 80006f4:	3801      	subs	r0, #1
 80006f6:	e000      	b.n	80006fa <__lesf2+0x52>
 80006f8:	2002      	movs	r0, #2
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	2d00      	cmp	r5, #0
 80006fe:	d1f4      	bne.n	80006ea <__lesf2+0x42>
 8000700:	2800      	cmp	r0, #0
 8000702:	d1fa      	bne.n	80006fa <__lesf2+0x52>
 8000704:	2001      	movs	r0, #1
 8000706:	4240      	negs	r0, r0
 8000708:	e7f7      	b.n	80006fa <__lesf2+0x52>
 800070a:	2c00      	cmp	r4, #0
 800070c:	d1ed      	bne.n	80006ea <__lesf2+0x42>
 800070e:	2e00      	cmp	r6, #0
 8000710:	d1eb      	bne.n	80006ea <__lesf2+0x42>
 8000712:	e7ec      	b.n	80006ee <__lesf2+0x46>
 8000714:	42a2      	cmp	r2, r4
 8000716:	dc05      	bgt.n	8000724 <__lesf2+0x7c>
 8000718:	dbf2      	blt.n	8000700 <__lesf2+0x58>
 800071a:	42b5      	cmp	r5, r6
 800071c:	d802      	bhi.n	8000724 <__lesf2+0x7c>
 800071e:	d3ef      	bcc.n	8000700 <__lesf2+0x58>
 8000720:	2000      	movs	r0, #0
 8000722:	e7ea      	b.n	80006fa <__lesf2+0x52>
 8000724:	4243      	negs	r3, r0
 8000726:	4158      	adcs	r0, r3
 8000728:	0040      	lsls	r0, r0, #1
 800072a:	3801      	subs	r0, #1
 800072c:	e7e5      	b.n	80006fa <__lesf2+0x52>
 800072e:	46c0      	nop			; (mov r8, r8)

08000730 <__aeabi_ui2f>:
 8000730:	b570      	push	{r4, r5, r6, lr}
 8000732:	1e05      	subs	r5, r0, #0
 8000734:	d00e      	beq.n	8000754 <__aeabi_ui2f+0x24>
 8000736:	f000 fb79 	bl	8000e2c <__clzsi2>
 800073a:	239e      	movs	r3, #158	; 0x9e
 800073c:	0004      	movs	r4, r0
 800073e:	1a1b      	subs	r3, r3, r0
 8000740:	2b96      	cmp	r3, #150	; 0x96
 8000742:	dc0c      	bgt.n	800075e <__aeabi_ui2f+0x2e>
 8000744:	2808      	cmp	r0, #8
 8000746:	dd01      	ble.n	800074c <__aeabi_ui2f+0x1c>
 8000748:	3c08      	subs	r4, #8
 800074a:	40a5      	lsls	r5, r4
 800074c:	026d      	lsls	r5, r5, #9
 800074e:	0a6d      	lsrs	r5, r5, #9
 8000750:	b2d8      	uxtb	r0, r3
 8000752:	e001      	b.n	8000758 <__aeabi_ui2f+0x28>
 8000754:	2000      	movs	r0, #0
 8000756:	2500      	movs	r5, #0
 8000758:	05c0      	lsls	r0, r0, #23
 800075a:	4328      	orrs	r0, r5
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	2b99      	cmp	r3, #153	; 0x99
 8000760:	dd09      	ble.n	8000776 <__aeabi_ui2f+0x46>
 8000762:	0002      	movs	r2, r0
 8000764:	0029      	movs	r1, r5
 8000766:	321b      	adds	r2, #27
 8000768:	4091      	lsls	r1, r2
 800076a:	1e4a      	subs	r2, r1, #1
 800076c:	4191      	sbcs	r1, r2
 800076e:	2205      	movs	r2, #5
 8000770:	1a12      	subs	r2, r2, r0
 8000772:	40d5      	lsrs	r5, r2
 8000774:	430d      	orrs	r5, r1
 8000776:	2c05      	cmp	r4, #5
 8000778:	dc12      	bgt.n	80007a0 <__aeabi_ui2f+0x70>
 800077a:	0029      	movs	r1, r5
 800077c:	4e0c      	ldr	r6, [pc, #48]	; (80007b0 <__aeabi_ui2f+0x80>)
 800077e:	4031      	ands	r1, r6
 8000780:	076a      	lsls	r2, r5, #29
 8000782:	d009      	beq.n	8000798 <__aeabi_ui2f+0x68>
 8000784:	200f      	movs	r0, #15
 8000786:	4028      	ands	r0, r5
 8000788:	2804      	cmp	r0, #4
 800078a:	d005      	beq.n	8000798 <__aeabi_ui2f+0x68>
 800078c:	3104      	adds	r1, #4
 800078e:	014a      	lsls	r2, r1, #5
 8000790:	d502      	bpl.n	8000798 <__aeabi_ui2f+0x68>
 8000792:	239f      	movs	r3, #159	; 0x9f
 8000794:	4031      	ands	r1, r6
 8000796:	1b1b      	subs	r3, r3, r4
 8000798:	0189      	lsls	r1, r1, #6
 800079a:	0a4d      	lsrs	r5, r1, #9
 800079c:	b2d8      	uxtb	r0, r3
 800079e:	e7db      	b.n	8000758 <__aeabi_ui2f+0x28>
 80007a0:	1f62      	subs	r2, r4, #5
 80007a2:	4095      	lsls	r5, r2
 80007a4:	0029      	movs	r1, r5
 80007a6:	4e02      	ldr	r6, [pc, #8]	; (80007b0 <__aeabi_ui2f+0x80>)
 80007a8:	4031      	ands	r1, r6
 80007aa:	076a      	lsls	r2, r5, #29
 80007ac:	d0f4      	beq.n	8000798 <__aeabi_ui2f+0x68>
 80007ae:	e7e9      	b.n	8000784 <__aeabi_ui2f+0x54>
 80007b0:	fbffffff 	.word	0xfbffffff

080007b4 <__aeabi_dmul>:
 80007b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007b6:	4657      	mov	r7, sl
 80007b8:	464e      	mov	r6, r9
 80007ba:	4645      	mov	r5, r8
 80007bc:	46de      	mov	lr, fp
 80007be:	b5e0      	push	{r5, r6, r7, lr}
 80007c0:	4698      	mov	r8, r3
 80007c2:	030c      	lsls	r4, r1, #12
 80007c4:	004b      	lsls	r3, r1, #1
 80007c6:	0006      	movs	r6, r0
 80007c8:	4692      	mov	sl, r2
 80007ca:	b087      	sub	sp, #28
 80007cc:	0b24      	lsrs	r4, r4, #12
 80007ce:	0d5b      	lsrs	r3, r3, #21
 80007d0:	0fcf      	lsrs	r7, r1, #31
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d100      	bne.n	80007d8 <__aeabi_dmul+0x24>
 80007d6:	e15c      	b.n	8000a92 <__aeabi_dmul+0x2de>
 80007d8:	4ad9      	ldr	r2, [pc, #868]	; (8000b40 <__aeabi_dmul+0x38c>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d100      	bne.n	80007e0 <__aeabi_dmul+0x2c>
 80007de:	e175      	b.n	8000acc <__aeabi_dmul+0x318>
 80007e0:	0f42      	lsrs	r2, r0, #29
 80007e2:	00e4      	lsls	r4, r4, #3
 80007e4:	4314      	orrs	r4, r2
 80007e6:	2280      	movs	r2, #128	; 0x80
 80007e8:	0412      	lsls	r2, r2, #16
 80007ea:	4314      	orrs	r4, r2
 80007ec:	4ad5      	ldr	r2, [pc, #852]	; (8000b44 <__aeabi_dmul+0x390>)
 80007ee:	00c5      	lsls	r5, r0, #3
 80007f0:	4694      	mov	ip, r2
 80007f2:	4463      	add	r3, ip
 80007f4:	9300      	str	r3, [sp, #0]
 80007f6:	2300      	movs	r3, #0
 80007f8:	4699      	mov	r9, r3
 80007fa:	469b      	mov	fp, r3
 80007fc:	4643      	mov	r3, r8
 80007fe:	4642      	mov	r2, r8
 8000800:	031e      	lsls	r6, r3, #12
 8000802:	0fd2      	lsrs	r2, r2, #31
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	4650      	mov	r0, sl
 8000808:	4690      	mov	r8, r2
 800080a:	0b36      	lsrs	r6, r6, #12
 800080c:	0d5b      	lsrs	r3, r3, #21
 800080e:	d100      	bne.n	8000812 <__aeabi_dmul+0x5e>
 8000810:	e120      	b.n	8000a54 <__aeabi_dmul+0x2a0>
 8000812:	4acb      	ldr	r2, [pc, #812]	; (8000b40 <__aeabi_dmul+0x38c>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d100      	bne.n	800081a <__aeabi_dmul+0x66>
 8000818:	e162      	b.n	8000ae0 <__aeabi_dmul+0x32c>
 800081a:	49ca      	ldr	r1, [pc, #808]	; (8000b44 <__aeabi_dmul+0x390>)
 800081c:	0f42      	lsrs	r2, r0, #29
 800081e:	468c      	mov	ip, r1
 8000820:	9900      	ldr	r1, [sp, #0]
 8000822:	4463      	add	r3, ip
 8000824:	00f6      	lsls	r6, r6, #3
 8000826:	468c      	mov	ip, r1
 8000828:	4316      	orrs	r6, r2
 800082a:	2280      	movs	r2, #128	; 0x80
 800082c:	449c      	add	ip, r3
 800082e:	0412      	lsls	r2, r2, #16
 8000830:	4663      	mov	r3, ip
 8000832:	4316      	orrs	r6, r2
 8000834:	00c2      	lsls	r2, r0, #3
 8000836:	2000      	movs	r0, #0
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	9900      	ldr	r1, [sp, #0]
 800083c:	4643      	mov	r3, r8
 800083e:	3101      	adds	r1, #1
 8000840:	468c      	mov	ip, r1
 8000842:	4649      	mov	r1, r9
 8000844:	407b      	eors	r3, r7
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	290f      	cmp	r1, #15
 800084a:	d826      	bhi.n	800089a <__aeabi_dmul+0xe6>
 800084c:	4bbe      	ldr	r3, [pc, #760]	; (8000b48 <__aeabi_dmul+0x394>)
 800084e:	0089      	lsls	r1, r1, #2
 8000850:	5859      	ldr	r1, [r3, r1]
 8000852:	468f      	mov	pc, r1
 8000854:	4643      	mov	r3, r8
 8000856:	9301      	str	r3, [sp, #4]
 8000858:	0034      	movs	r4, r6
 800085a:	0015      	movs	r5, r2
 800085c:	4683      	mov	fp, r0
 800085e:	465b      	mov	r3, fp
 8000860:	2b02      	cmp	r3, #2
 8000862:	d016      	beq.n	8000892 <__aeabi_dmul+0xde>
 8000864:	2b03      	cmp	r3, #3
 8000866:	d100      	bne.n	800086a <__aeabi_dmul+0xb6>
 8000868:	e203      	b.n	8000c72 <__aeabi_dmul+0x4be>
 800086a:	2b01      	cmp	r3, #1
 800086c:	d000      	beq.n	8000870 <__aeabi_dmul+0xbc>
 800086e:	e0cd      	b.n	8000a0c <__aeabi_dmul+0x258>
 8000870:	2200      	movs	r2, #0
 8000872:	2400      	movs	r4, #0
 8000874:	2500      	movs	r5, #0
 8000876:	9b01      	ldr	r3, [sp, #4]
 8000878:	0512      	lsls	r2, r2, #20
 800087a:	4322      	orrs	r2, r4
 800087c:	07db      	lsls	r3, r3, #31
 800087e:	431a      	orrs	r2, r3
 8000880:	0028      	movs	r0, r5
 8000882:	0011      	movs	r1, r2
 8000884:	b007      	add	sp, #28
 8000886:	bcf0      	pop	{r4, r5, r6, r7}
 8000888:	46bb      	mov	fp, r7
 800088a:	46b2      	mov	sl, r6
 800088c:	46a9      	mov	r9, r5
 800088e:	46a0      	mov	r8, r4
 8000890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000892:	2400      	movs	r4, #0
 8000894:	2500      	movs	r5, #0
 8000896:	4aaa      	ldr	r2, [pc, #680]	; (8000b40 <__aeabi_dmul+0x38c>)
 8000898:	e7ed      	b.n	8000876 <__aeabi_dmul+0xc2>
 800089a:	0c28      	lsrs	r0, r5, #16
 800089c:	042d      	lsls	r5, r5, #16
 800089e:	0c2d      	lsrs	r5, r5, #16
 80008a0:	002b      	movs	r3, r5
 80008a2:	0c11      	lsrs	r1, r2, #16
 80008a4:	0412      	lsls	r2, r2, #16
 80008a6:	0c12      	lsrs	r2, r2, #16
 80008a8:	4353      	muls	r3, r2
 80008aa:	4698      	mov	r8, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	002f      	movs	r7, r5
 80008b0:	4343      	muls	r3, r0
 80008b2:	4699      	mov	r9, r3
 80008b4:	434f      	muls	r7, r1
 80008b6:	444f      	add	r7, r9
 80008b8:	46bb      	mov	fp, r7
 80008ba:	4647      	mov	r7, r8
 80008bc:	000b      	movs	r3, r1
 80008be:	0c3f      	lsrs	r7, r7, #16
 80008c0:	46ba      	mov	sl, r7
 80008c2:	4343      	muls	r3, r0
 80008c4:	44da      	add	sl, fp
 80008c6:	9302      	str	r3, [sp, #8]
 80008c8:	45d1      	cmp	r9, sl
 80008ca:	d904      	bls.n	80008d6 <__aeabi_dmul+0x122>
 80008cc:	2780      	movs	r7, #128	; 0x80
 80008ce:	027f      	lsls	r7, r7, #9
 80008d0:	46b9      	mov	r9, r7
 80008d2:	444b      	add	r3, r9
 80008d4:	9302      	str	r3, [sp, #8]
 80008d6:	4653      	mov	r3, sl
 80008d8:	0c1b      	lsrs	r3, r3, #16
 80008da:	469b      	mov	fp, r3
 80008dc:	4653      	mov	r3, sl
 80008de:	041f      	lsls	r7, r3, #16
 80008e0:	4643      	mov	r3, r8
 80008e2:	041b      	lsls	r3, r3, #16
 80008e4:	0c1b      	lsrs	r3, r3, #16
 80008e6:	4698      	mov	r8, r3
 80008e8:	003b      	movs	r3, r7
 80008ea:	4443      	add	r3, r8
 80008ec:	9304      	str	r3, [sp, #16]
 80008ee:	0c33      	lsrs	r3, r6, #16
 80008f0:	0436      	lsls	r6, r6, #16
 80008f2:	0c36      	lsrs	r6, r6, #16
 80008f4:	4698      	mov	r8, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	4343      	muls	r3, r0
 80008fa:	4699      	mov	r9, r3
 80008fc:	4643      	mov	r3, r8
 80008fe:	4343      	muls	r3, r0
 8000900:	002f      	movs	r7, r5
 8000902:	469a      	mov	sl, r3
 8000904:	4643      	mov	r3, r8
 8000906:	4377      	muls	r7, r6
 8000908:	435d      	muls	r5, r3
 800090a:	0c38      	lsrs	r0, r7, #16
 800090c:	444d      	add	r5, r9
 800090e:	1945      	adds	r5, r0, r5
 8000910:	45a9      	cmp	r9, r5
 8000912:	d903      	bls.n	800091c <__aeabi_dmul+0x168>
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	025b      	lsls	r3, r3, #9
 8000918:	4699      	mov	r9, r3
 800091a:	44ca      	add	sl, r9
 800091c:	043f      	lsls	r7, r7, #16
 800091e:	0c28      	lsrs	r0, r5, #16
 8000920:	0c3f      	lsrs	r7, r7, #16
 8000922:	042d      	lsls	r5, r5, #16
 8000924:	19ed      	adds	r5, r5, r7
 8000926:	0c27      	lsrs	r7, r4, #16
 8000928:	0424      	lsls	r4, r4, #16
 800092a:	0c24      	lsrs	r4, r4, #16
 800092c:	0003      	movs	r3, r0
 800092e:	0020      	movs	r0, r4
 8000930:	4350      	muls	r0, r2
 8000932:	437a      	muls	r2, r7
 8000934:	4691      	mov	r9, r2
 8000936:	003a      	movs	r2, r7
 8000938:	4453      	add	r3, sl
 800093a:	9305      	str	r3, [sp, #20]
 800093c:	0c03      	lsrs	r3, r0, #16
 800093e:	469a      	mov	sl, r3
 8000940:	434a      	muls	r2, r1
 8000942:	4361      	muls	r1, r4
 8000944:	4449      	add	r1, r9
 8000946:	4451      	add	r1, sl
 8000948:	44ab      	add	fp, r5
 800094a:	4589      	cmp	r9, r1
 800094c:	d903      	bls.n	8000956 <__aeabi_dmul+0x1a2>
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	025b      	lsls	r3, r3, #9
 8000952:	4699      	mov	r9, r3
 8000954:	444a      	add	r2, r9
 8000956:	0400      	lsls	r0, r0, #16
 8000958:	0c0b      	lsrs	r3, r1, #16
 800095a:	0c00      	lsrs	r0, r0, #16
 800095c:	0409      	lsls	r1, r1, #16
 800095e:	1809      	adds	r1, r1, r0
 8000960:	0020      	movs	r0, r4
 8000962:	4699      	mov	r9, r3
 8000964:	4643      	mov	r3, r8
 8000966:	4370      	muls	r0, r6
 8000968:	435c      	muls	r4, r3
 800096a:	437e      	muls	r6, r7
 800096c:	435f      	muls	r7, r3
 800096e:	0c03      	lsrs	r3, r0, #16
 8000970:	4698      	mov	r8, r3
 8000972:	19a4      	adds	r4, r4, r6
 8000974:	4444      	add	r4, r8
 8000976:	444a      	add	r2, r9
 8000978:	9703      	str	r7, [sp, #12]
 800097a:	42a6      	cmp	r6, r4
 800097c:	d904      	bls.n	8000988 <__aeabi_dmul+0x1d4>
 800097e:	2380      	movs	r3, #128	; 0x80
 8000980:	025b      	lsls	r3, r3, #9
 8000982:	4698      	mov	r8, r3
 8000984:	4447      	add	r7, r8
 8000986:	9703      	str	r7, [sp, #12]
 8000988:	0423      	lsls	r3, r4, #16
 800098a:	9e02      	ldr	r6, [sp, #8]
 800098c:	469a      	mov	sl, r3
 800098e:	9b05      	ldr	r3, [sp, #20]
 8000990:	445e      	add	r6, fp
 8000992:	4698      	mov	r8, r3
 8000994:	42ae      	cmp	r6, r5
 8000996:	41ad      	sbcs	r5, r5
 8000998:	1876      	adds	r6, r6, r1
 800099a:	428e      	cmp	r6, r1
 800099c:	4189      	sbcs	r1, r1
 800099e:	0400      	lsls	r0, r0, #16
 80009a0:	0c00      	lsrs	r0, r0, #16
 80009a2:	4450      	add	r0, sl
 80009a4:	4440      	add	r0, r8
 80009a6:	426d      	negs	r5, r5
 80009a8:	1947      	adds	r7, r0, r5
 80009aa:	46b8      	mov	r8, r7
 80009ac:	4693      	mov	fp, r2
 80009ae:	4249      	negs	r1, r1
 80009b0:	4689      	mov	r9, r1
 80009b2:	44c3      	add	fp, r8
 80009b4:	44d9      	add	r9, fp
 80009b6:	4298      	cmp	r0, r3
 80009b8:	4180      	sbcs	r0, r0
 80009ba:	45a8      	cmp	r8, r5
 80009bc:	41ad      	sbcs	r5, r5
 80009be:	4593      	cmp	fp, r2
 80009c0:	4192      	sbcs	r2, r2
 80009c2:	4589      	cmp	r9, r1
 80009c4:	4189      	sbcs	r1, r1
 80009c6:	426d      	negs	r5, r5
 80009c8:	4240      	negs	r0, r0
 80009ca:	4328      	orrs	r0, r5
 80009cc:	0c24      	lsrs	r4, r4, #16
 80009ce:	4252      	negs	r2, r2
 80009d0:	4249      	negs	r1, r1
 80009d2:	430a      	orrs	r2, r1
 80009d4:	9b03      	ldr	r3, [sp, #12]
 80009d6:	1900      	adds	r0, r0, r4
 80009d8:	1880      	adds	r0, r0, r2
 80009da:	18c7      	adds	r7, r0, r3
 80009dc:	464b      	mov	r3, r9
 80009de:	0ddc      	lsrs	r4, r3, #23
 80009e0:	9b04      	ldr	r3, [sp, #16]
 80009e2:	0275      	lsls	r5, r6, #9
 80009e4:	431d      	orrs	r5, r3
 80009e6:	1e6a      	subs	r2, r5, #1
 80009e8:	4195      	sbcs	r5, r2
 80009ea:	464b      	mov	r3, r9
 80009ec:	0df6      	lsrs	r6, r6, #23
 80009ee:	027f      	lsls	r7, r7, #9
 80009f0:	4335      	orrs	r5, r6
 80009f2:	025a      	lsls	r2, r3, #9
 80009f4:	433c      	orrs	r4, r7
 80009f6:	4315      	orrs	r5, r2
 80009f8:	01fb      	lsls	r3, r7, #7
 80009fa:	d400      	bmi.n	80009fe <__aeabi_dmul+0x24a>
 80009fc:	e11c      	b.n	8000c38 <__aeabi_dmul+0x484>
 80009fe:	2101      	movs	r1, #1
 8000a00:	086a      	lsrs	r2, r5, #1
 8000a02:	400d      	ands	r5, r1
 8000a04:	4315      	orrs	r5, r2
 8000a06:	07e2      	lsls	r2, r4, #31
 8000a08:	4315      	orrs	r5, r2
 8000a0a:	0864      	lsrs	r4, r4, #1
 8000a0c:	494f      	ldr	r1, [pc, #316]	; (8000b4c <__aeabi_dmul+0x398>)
 8000a0e:	4461      	add	r1, ip
 8000a10:	2900      	cmp	r1, #0
 8000a12:	dc00      	bgt.n	8000a16 <__aeabi_dmul+0x262>
 8000a14:	e0b0      	b.n	8000b78 <__aeabi_dmul+0x3c4>
 8000a16:	076b      	lsls	r3, r5, #29
 8000a18:	d009      	beq.n	8000a2e <__aeabi_dmul+0x27a>
 8000a1a:	220f      	movs	r2, #15
 8000a1c:	402a      	ands	r2, r5
 8000a1e:	2a04      	cmp	r2, #4
 8000a20:	d005      	beq.n	8000a2e <__aeabi_dmul+0x27a>
 8000a22:	1d2a      	adds	r2, r5, #4
 8000a24:	42aa      	cmp	r2, r5
 8000a26:	41ad      	sbcs	r5, r5
 8000a28:	426d      	negs	r5, r5
 8000a2a:	1964      	adds	r4, r4, r5
 8000a2c:	0015      	movs	r5, r2
 8000a2e:	01e3      	lsls	r3, r4, #7
 8000a30:	d504      	bpl.n	8000a3c <__aeabi_dmul+0x288>
 8000a32:	2180      	movs	r1, #128	; 0x80
 8000a34:	4a46      	ldr	r2, [pc, #280]	; (8000b50 <__aeabi_dmul+0x39c>)
 8000a36:	00c9      	lsls	r1, r1, #3
 8000a38:	4014      	ands	r4, r2
 8000a3a:	4461      	add	r1, ip
 8000a3c:	4a45      	ldr	r2, [pc, #276]	; (8000b54 <__aeabi_dmul+0x3a0>)
 8000a3e:	4291      	cmp	r1, r2
 8000a40:	dd00      	ble.n	8000a44 <__aeabi_dmul+0x290>
 8000a42:	e726      	b.n	8000892 <__aeabi_dmul+0xde>
 8000a44:	0762      	lsls	r2, r4, #29
 8000a46:	08ed      	lsrs	r5, r5, #3
 8000a48:	0264      	lsls	r4, r4, #9
 8000a4a:	0549      	lsls	r1, r1, #21
 8000a4c:	4315      	orrs	r5, r2
 8000a4e:	0b24      	lsrs	r4, r4, #12
 8000a50:	0d4a      	lsrs	r2, r1, #21
 8000a52:	e710      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000a54:	4652      	mov	r2, sl
 8000a56:	4332      	orrs	r2, r6
 8000a58:	d100      	bne.n	8000a5c <__aeabi_dmul+0x2a8>
 8000a5a:	e07f      	b.n	8000b5c <__aeabi_dmul+0x3a8>
 8000a5c:	2e00      	cmp	r6, #0
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dmul+0x2ae>
 8000a60:	e0dc      	b.n	8000c1c <__aeabi_dmul+0x468>
 8000a62:	0030      	movs	r0, r6
 8000a64:	f000 f9e2 	bl	8000e2c <__clzsi2>
 8000a68:	0002      	movs	r2, r0
 8000a6a:	3a0b      	subs	r2, #11
 8000a6c:	231d      	movs	r3, #29
 8000a6e:	0001      	movs	r1, r0
 8000a70:	1a9b      	subs	r3, r3, r2
 8000a72:	4652      	mov	r2, sl
 8000a74:	3908      	subs	r1, #8
 8000a76:	40da      	lsrs	r2, r3
 8000a78:	408e      	lsls	r6, r1
 8000a7a:	4316      	orrs	r6, r2
 8000a7c:	4652      	mov	r2, sl
 8000a7e:	408a      	lsls	r2, r1
 8000a80:	9b00      	ldr	r3, [sp, #0]
 8000a82:	4935      	ldr	r1, [pc, #212]	; (8000b58 <__aeabi_dmul+0x3a4>)
 8000a84:	1a18      	subs	r0, r3, r0
 8000a86:	0003      	movs	r3, r0
 8000a88:	468c      	mov	ip, r1
 8000a8a:	4463      	add	r3, ip
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	e6d3      	b.n	800083a <__aeabi_dmul+0x86>
 8000a92:	0025      	movs	r5, r4
 8000a94:	4305      	orrs	r5, r0
 8000a96:	d04a      	beq.n	8000b2e <__aeabi_dmul+0x37a>
 8000a98:	2c00      	cmp	r4, #0
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_dmul+0x2ea>
 8000a9c:	e0b0      	b.n	8000c00 <__aeabi_dmul+0x44c>
 8000a9e:	0020      	movs	r0, r4
 8000aa0:	f000 f9c4 	bl	8000e2c <__clzsi2>
 8000aa4:	0001      	movs	r1, r0
 8000aa6:	0002      	movs	r2, r0
 8000aa8:	390b      	subs	r1, #11
 8000aaa:	231d      	movs	r3, #29
 8000aac:	0010      	movs	r0, r2
 8000aae:	1a5b      	subs	r3, r3, r1
 8000ab0:	0031      	movs	r1, r6
 8000ab2:	0035      	movs	r5, r6
 8000ab4:	3808      	subs	r0, #8
 8000ab6:	4084      	lsls	r4, r0
 8000ab8:	40d9      	lsrs	r1, r3
 8000aba:	4085      	lsls	r5, r0
 8000abc:	430c      	orrs	r4, r1
 8000abe:	4826      	ldr	r0, [pc, #152]	; (8000b58 <__aeabi_dmul+0x3a4>)
 8000ac0:	1a83      	subs	r3, r0, r2
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	4699      	mov	r9, r3
 8000ac8:	469b      	mov	fp, r3
 8000aca:	e697      	b.n	80007fc <__aeabi_dmul+0x48>
 8000acc:	0005      	movs	r5, r0
 8000ace:	4325      	orrs	r5, r4
 8000ad0:	d126      	bne.n	8000b20 <__aeabi_dmul+0x36c>
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	2400      	movs	r4, #0
 8000ada:	4691      	mov	r9, r2
 8000adc:	469b      	mov	fp, r3
 8000ade:	e68d      	b.n	80007fc <__aeabi_dmul+0x48>
 8000ae0:	4652      	mov	r2, sl
 8000ae2:	9b00      	ldr	r3, [sp, #0]
 8000ae4:	4332      	orrs	r2, r6
 8000ae6:	d110      	bne.n	8000b0a <__aeabi_dmul+0x356>
 8000ae8:	4915      	ldr	r1, [pc, #84]	; (8000b40 <__aeabi_dmul+0x38c>)
 8000aea:	2600      	movs	r6, #0
 8000aec:	468c      	mov	ip, r1
 8000aee:	4463      	add	r3, ip
 8000af0:	4649      	mov	r1, r9
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	2302      	movs	r3, #2
 8000af6:	4319      	orrs	r1, r3
 8000af8:	4689      	mov	r9, r1
 8000afa:	2002      	movs	r0, #2
 8000afc:	e69d      	b.n	800083a <__aeabi_dmul+0x86>
 8000afe:	465b      	mov	r3, fp
 8000b00:	9701      	str	r7, [sp, #4]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d000      	beq.n	8000b08 <__aeabi_dmul+0x354>
 8000b06:	e6ad      	b.n	8000864 <__aeabi_dmul+0xb0>
 8000b08:	e6c3      	b.n	8000892 <__aeabi_dmul+0xde>
 8000b0a:	4a0d      	ldr	r2, [pc, #52]	; (8000b40 <__aeabi_dmul+0x38c>)
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	4694      	mov	ip, r2
 8000b10:	4463      	add	r3, ip
 8000b12:	464a      	mov	r2, r9
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	2303      	movs	r3, #3
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	4691      	mov	r9, r2
 8000b1c:	4652      	mov	r2, sl
 8000b1e:	e68c      	b.n	800083a <__aeabi_dmul+0x86>
 8000b20:	220c      	movs	r2, #12
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	2303      	movs	r3, #3
 8000b26:	0005      	movs	r5, r0
 8000b28:	4691      	mov	r9, r2
 8000b2a:	469b      	mov	fp, r3
 8000b2c:	e666      	b.n	80007fc <__aeabi_dmul+0x48>
 8000b2e:	2304      	movs	r3, #4
 8000b30:	4699      	mov	r9, r3
 8000b32:	2300      	movs	r3, #0
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	3301      	adds	r3, #1
 8000b38:	2400      	movs	r4, #0
 8000b3a:	469b      	mov	fp, r3
 8000b3c:	e65e      	b.n	80007fc <__aeabi_dmul+0x48>
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	000007ff 	.word	0x000007ff
 8000b44:	fffffc01 	.word	0xfffffc01
 8000b48:	08002900 	.word	0x08002900
 8000b4c:	000003ff 	.word	0x000003ff
 8000b50:	feffffff 	.word	0xfeffffff
 8000b54:	000007fe 	.word	0x000007fe
 8000b58:	fffffc0d 	.word	0xfffffc0d
 8000b5c:	4649      	mov	r1, r9
 8000b5e:	2301      	movs	r3, #1
 8000b60:	4319      	orrs	r1, r3
 8000b62:	4689      	mov	r9, r1
 8000b64:	2600      	movs	r6, #0
 8000b66:	2001      	movs	r0, #1
 8000b68:	e667      	b.n	800083a <__aeabi_dmul+0x86>
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	2480      	movs	r4, #128	; 0x80
 8000b6e:	2500      	movs	r5, #0
 8000b70:	4a43      	ldr	r2, [pc, #268]	; (8000c80 <__aeabi_dmul+0x4cc>)
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	0324      	lsls	r4, r4, #12
 8000b76:	e67e      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000b78:	2001      	movs	r0, #1
 8000b7a:	1a40      	subs	r0, r0, r1
 8000b7c:	2838      	cmp	r0, #56	; 0x38
 8000b7e:	dd00      	ble.n	8000b82 <__aeabi_dmul+0x3ce>
 8000b80:	e676      	b.n	8000870 <__aeabi_dmul+0xbc>
 8000b82:	281f      	cmp	r0, #31
 8000b84:	dd5b      	ble.n	8000c3e <__aeabi_dmul+0x48a>
 8000b86:	221f      	movs	r2, #31
 8000b88:	0023      	movs	r3, r4
 8000b8a:	4252      	negs	r2, r2
 8000b8c:	1a51      	subs	r1, r2, r1
 8000b8e:	40cb      	lsrs	r3, r1
 8000b90:	0019      	movs	r1, r3
 8000b92:	2820      	cmp	r0, #32
 8000b94:	d003      	beq.n	8000b9e <__aeabi_dmul+0x3ea>
 8000b96:	4a3b      	ldr	r2, [pc, #236]	; (8000c84 <__aeabi_dmul+0x4d0>)
 8000b98:	4462      	add	r2, ip
 8000b9a:	4094      	lsls	r4, r2
 8000b9c:	4325      	orrs	r5, r4
 8000b9e:	1e6a      	subs	r2, r5, #1
 8000ba0:	4195      	sbcs	r5, r2
 8000ba2:	002a      	movs	r2, r5
 8000ba4:	430a      	orrs	r2, r1
 8000ba6:	2107      	movs	r1, #7
 8000ba8:	000d      	movs	r5, r1
 8000baa:	2400      	movs	r4, #0
 8000bac:	4015      	ands	r5, r2
 8000bae:	4211      	tst	r1, r2
 8000bb0:	d05b      	beq.n	8000c6a <__aeabi_dmul+0x4b6>
 8000bb2:	210f      	movs	r1, #15
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	4011      	ands	r1, r2
 8000bb8:	2904      	cmp	r1, #4
 8000bba:	d053      	beq.n	8000c64 <__aeabi_dmul+0x4b0>
 8000bbc:	1d11      	adds	r1, r2, #4
 8000bbe:	4291      	cmp	r1, r2
 8000bc0:	4192      	sbcs	r2, r2
 8000bc2:	4252      	negs	r2, r2
 8000bc4:	18a4      	adds	r4, r4, r2
 8000bc6:	000a      	movs	r2, r1
 8000bc8:	0223      	lsls	r3, r4, #8
 8000bca:	d54b      	bpl.n	8000c64 <__aeabi_dmul+0x4b0>
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2400      	movs	r4, #0
 8000bd0:	2500      	movs	r5, #0
 8000bd2:	e650      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	031b      	lsls	r3, r3, #12
 8000bd8:	421c      	tst	r4, r3
 8000bda:	d009      	beq.n	8000bf0 <__aeabi_dmul+0x43c>
 8000bdc:	421e      	tst	r6, r3
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_dmul+0x43c>
 8000be0:	4333      	orrs	r3, r6
 8000be2:	031c      	lsls	r4, r3, #12
 8000be4:	4643      	mov	r3, r8
 8000be6:	0015      	movs	r5, r2
 8000be8:	0b24      	lsrs	r4, r4, #12
 8000bea:	4a25      	ldr	r2, [pc, #148]	; (8000c80 <__aeabi_dmul+0x4cc>)
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	e642      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000bf0:	2280      	movs	r2, #128	; 0x80
 8000bf2:	0312      	lsls	r2, r2, #12
 8000bf4:	4314      	orrs	r4, r2
 8000bf6:	0324      	lsls	r4, r4, #12
 8000bf8:	4a21      	ldr	r2, [pc, #132]	; (8000c80 <__aeabi_dmul+0x4cc>)
 8000bfa:	0b24      	lsrs	r4, r4, #12
 8000bfc:	9701      	str	r7, [sp, #4]
 8000bfe:	e63a      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000c00:	f000 f914 	bl	8000e2c <__clzsi2>
 8000c04:	0001      	movs	r1, r0
 8000c06:	0002      	movs	r2, r0
 8000c08:	3115      	adds	r1, #21
 8000c0a:	3220      	adds	r2, #32
 8000c0c:	291c      	cmp	r1, #28
 8000c0e:	dc00      	bgt.n	8000c12 <__aeabi_dmul+0x45e>
 8000c10:	e74b      	b.n	8000aaa <__aeabi_dmul+0x2f6>
 8000c12:	0034      	movs	r4, r6
 8000c14:	3808      	subs	r0, #8
 8000c16:	2500      	movs	r5, #0
 8000c18:	4084      	lsls	r4, r0
 8000c1a:	e750      	b.n	8000abe <__aeabi_dmul+0x30a>
 8000c1c:	f000 f906 	bl	8000e2c <__clzsi2>
 8000c20:	0003      	movs	r3, r0
 8000c22:	001a      	movs	r2, r3
 8000c24:	3215      	adds	r2, #21
 8000c26:	3020      	adds	r0, #32
 8000c28:	2a1c      	cmp	r2, #28
 8000c2a:	dc00      	bgt.n	8000c2e <__aeabi_dmul+0x47a>
 8000c2c:	e71e      	b.n	8000a6c <__aeabi_dmul+0x2b8>
 8000c2e:	4656      	mov	r6, sl
 8000c30:	3b08      	subs	r3, #8
 8000c32:	2200      	movs	r2, #0
 8000c34:	409e      	lsls	r6, r3
 8000c36:	e723      	b.n	8000a80 <__aeabi_dmul+0x2cc>
 8000c38:	9b00      	ldr	r3, [sp, #0]
 8000c3a:	469c      	mov	ip, r3
 8000c3c:	e6e6      	b.n	8000a0c <__aeabi_dmul+0x258>
 8000c3e:	4912      	ldr	r1, [pc, #72]	; (8000c88 <__aeabi_dmul+0x4d4>)
 8000c40:	0022      	movs	r2, r4
 8000c42:	4461      	add	r1, ip
 8000c44:	002e      	movs	r6, r5
 8000c46:	408d      	lsls	r5, r1
 8000c48:	408a      	lsls	r2, r1
 8000c4a:	40c6      	lsrs	r6, r0
 8000c4c:	1e69      	subs	r1, r5, #1
 8000c4e:	418d      	sbcs	r5, r1
 8000c50:	4332      	orrs	r2, r6
 8000c52:	432a      	orrs	r2, r5
 8000c54:	40c4      	lsrs	r4, r0
 8000c56:	0753      	lsls	r3, r2, #29
 8000c58:	d0b6      	beq.n	8000bc8 <__aeabi_dmul+0x414>
 8000c5a:	210f      	movs	r1, #15
 8000c5c:	4011      	ands	r1, r2
 8000c5e:	2904      	cmp	r1, #4
 8000c60:	d1ac      	bne.n	8000bbc <__aeabi_dmul+0x408>
 8000c62:	e7b1      	b.n	8000bc8 <__aeabi_dmul+0x414>
 8000c64:	0765      	lsls	r5, r4, #29
 8000c66:	0264      	lsls	r4, r4, #9
 8000c68:	0b24      	lsrs	r4, r4, #12
 8000c6a:	08d2      	lsrs	r2, r2, #3
 8000c6c:	4315      	orrs	r5, r2
 8000c6e:	2200      	movs	r2, #0
 8000c70:	e601      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000c72:	2280      	movs	r2, #128	; 0x80
 8000c74:	0312      	lsls	r2, r2, #12
 8000c76:	4314      	orrs	r4, r2
 8000c78:	0324      	lsls	r4, r4, #12
 8000c7a:	4a01      	ldr	r2, [pc, #4]	; (8000c80 <__aeabi_dmul+0x4cc>)
 8000c7c:	0b24      	lsrs	r4, r4, #12
 8000c7e:	e5fa      	b.n	8000876 <__aeabi_dmul+0xc2>
 8000c80:	000007ff 	.word	0x000007ff
 8000c84:	0000043e 	.word	0x0000043e
 8000c88:	0000041e 	.word	0x0000041e

08000c8c <__aeabi_f2d>:
 8000c8c:	b570      	push	{r4, r5, r6, lr}
 8000c8e:	0043      	lsls	r3, r0, #1
 8000c90:	0246      	lsls	r6, r0, #9
 8000c92:	0fc4      	lsrs	r4, r0, #31
 8000c94:	20fe      	movs	r0, #254	; 0xfe
 8000c96:	0e1b      	lsrs	r3, r3, #24
 8000c98:	1c59      	adds	r1, r3, #1
 8000c9a:	0a75      	lsrs	r5, r6, #9
 8000c9c:	4208      	tst	r0, r1
 8000c9e:	d00c      	beq.n	8000cba <__aeabi_f2d+0x2e>
 8000ca0:	22e0      	movs	r2, #224	; 0xe0
 8000ca2:	0092      	lsls	r2, r2, #2
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	076d      	lsls	r5, r5, #29
 8000ca8:	0b36      	lsrs	r6, r6, #12
 8000caa:	4463      	add	r3, ip
 8000cac:	051b      	lsls	r3, r3, #20
 8000cae:	4333      	orrs	r3, r6
 8000cb0:	07e4      	lsls	r4, r4, #31
 8000cb2:	4323      	orrs	r3, r4
 8000cb4:	0028      	movs	r0, r5
 8000cb6:	0019      	movs	r1, r3
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d114      	bne.n	8000ce8 <__aeabi_f2d+0x5c>
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d01b      	beq.n	8000cfa <__aeabi_f2d+0x6e>
 8000cc2:	0028      	movs	r0, r5
 8000cc4:	f000 f8b2 	bl	8000e2c <__clzsi2>
 8000cc8:	280a      	cmp	r0, #10
 8000cca:	dc1c      	bgt.n	8000d06 <__aeabi_f2d+0x7a>
 8000ccc:	230b      	movs	r3, #11
 8000cce:	002e      	movs	r6, r5
 8000cd0:	1a1b      	subs	r3, r3, r0
 8000cd2:	40de      	lsrs	r6, r3
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	3315      	adds	r3, #21
 8000cd8:	409d      	lsls	r5, r3
 8000cda:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <__aeabi_f2d+0x88>)
 8000cdc:	0336      	lsls	r6, r6, #12
 8000cde:	1a12      	subs	r2, r2, r0
 8000ce0:	0552      	lsls	r2, r2, #21
 8000ce2:	0b36      	lsrs	r6, r6, #12
 8000ce4:	0d53      	lsrs	r3, r2, #21
 8000ce6:	e7e1      	b.n	8000cac <__aeabi_f2d+0x20>
 8000ce8:	2d00      	cmp	r5, #0
 8000cea:	d009      	beq.n	8000d00 <__aeabi_f2d+0x74>
 8000cec:	2280      	movs	r2, #128	; 0x80
 8000cee:	0b36      	lsrs	r6, r6, #12
 8000cf0:	0312      	lsls	r2, r2, #12
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <__aeabi_f2d+0x8c>)
 8000cf4:	076d      	lsls	r5, r5, #29
 8000cf6:	4316      	orrs	r6, r2
 8000cf8:	e7d8      	b.n	8000cac <__aeabi_f2d+0x20>
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e7d5      	b.n	8000cac <__aeabi_f2d+0x20>
 8000d00:	2600      	movs	r6, #0
 8000d02:	4b05      	ldr	r3, [pc, #20]	; (8000d18 <__aeabi_f2d+0x8c>)
 8000d04:	e7d2      	b.n	8000cac <__aeabi_f2d+0x20>
 8000d06:	0003      	movs	r3, r0
 8000d08:	3b0b      	subs	r3, #11
 8000d0a:	409d      	lsls	r5, r3
 8000d0c:	002e      	movs	r6, r5
 8000d0e:	2500      	movs	r5, #0
 8000d10:	e7e3      	b.n	8000cda <__aeabi_f2d+0x4e>
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	00000389 	.word	0x00000389
 8000d18:	000007ff 	.word	0x000007ff

08000d1c <__aeabi_d2f>:
 8000d1c:	0002      	movs	r2, r0
 8000d1e:	004b      	lsls	r3, r1, #1
 8000d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d22:	0d5b      	lsrs	r3, r3, #21
 8000d24:	030c      	lsls	r4, r1, #12
 8000d26:	4e3d      	ldr	r6, [pc, #244]	; (8000e1c <__aeabi_d2f+0x100>)
 8000d28:	0a64      	lsrs	r4, r4, #9
 8000d2a:	0f40      	lsrs	r0, r0, #29
 8000d2c:	1c5f      	adds	r7, r3, #1
 8000d2e:	0fc9      	lsrs	r1, r1, #31
 8000d30:	4304      	orrs	r4, r0
 8000d32:	00d5      	lsls	r5, r2, #3
 8000d34:	4237      	tst	r7, r6
 8000d36:	d00a      	beq.n	8000d4e <__aeabi_d2f+0x32>
 8000d38:	4839      	ldr	r0, [pc, #228]	; (8000e20 <__aeabi_d2f+0x104>)
 8000d3a:	181e      	adds	r6, r3, r0
 8000d3c:	2efe      	cmp	r6, #254	; 0xfe
 8000d3e:	dd16      	ble.n	8000d6e <__aeabi_d2f+0x52>
 8000d40:	20ff      	movs	r0, #255	; 0xff
 8000d42:	2400      	movs	r4, #0
 8000d44:	05c0      	lsls	r0, r0, #23
 8000d46:	4320      	orrs	r0, r4
 8000d48:	07c9      	lsls	r1, r1, #31
 8000d4a:	4308      	orrs	r0, r1
 8000d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d106      	bne.n	8000d60 <__aeabi_d2f+0x44>
 8000d52:	432c      	orrs	r4, r5
 8000d54:	d026      	beq.n	8000da4 <__aeabi_d2f+0x88>
 8000d56:	2205      	movs	r2, #5
 8000d58:	0192      	lsls	r2, r2, #6
 8000d5a:	0a54      	lsrs	r4, r2, #9
 8000d5c:	b2d8      	uxtb	r0, r3
 8000d5e:	e7f1      	b.n	8000d44 <__aeabi_d2f+0x28>
 8000d60:	4325      	orrs	r5, r4
 8000d62:	d0ed      	beq.n	8000d40 <__aeabi_d2f+0x24>
 8000d64:	2080      	movs	r0, #128	; 0x80
 8000d66:	03c0      	lsls	r0, r0, #15
 8000d68:	4304      	orrs	r4, r0
 8000d6a:	20ff      	movs	r0, #255	; 0xff
 8000d6c:	e7ea      	b.n	8000d44 <__aeabi_d2f+0x28>
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	dd1b      	ble.n	8000daa <__aeabi_d2f+0x8e>
 8000d72:	0192      	lsls	r2, r2, #6
 8000d74:	1e53      	subs	r3, r2, #1
 8000d76:	419a      	sbcs	r2, r3
 8000d78:	00e4      	lsls	r4, r4, #3
 8000d7a:	0f6d      	lsrs	r5, r5, #29
 8000d7c:	4322      	orrs	r2, r4
 8000d7e:	432a      	orrs	r2, r5
 8000d80:	0753      	lsls	r3, r2, #29
 8000d82:	d048      	beq.n	8000e16 <__aeabi_d2f+0xfa>
 8000d84:	230f      	movs	r3, #15
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b04      	cmp	r3, #4
 8000d8a:	d000      	beq.n	8000d8e <__aeabi_d2f+0x72>
 8000d8c:	3204      	adds	r2, #4
 8000d8e:	2380      	movs	r3, #128	; 0x80
 8000d90:	04db      	lsls	r3, r3, #19
 8000d92:	4013      	ands	r3, r2
 8000d94:	d03f      	beq.n	8000e16 <__aeabi_d2f+0xfa>
 8000d96:	1c70      	adds	r0, r6, #1
 8000d98:	2efe      	cmp	r6, #254	; 0xfe
 8000d9a:	d0d1      	beq.n	8000d40 <__aeabi_d2f+0x24>
 8000d9c:	0192      	lsls	r2, r2, #6
 8000d9e:	0a54      	lsrs	r4, r2, #9
 8000da0:	b2c0      	uxtb	r0, r0
 8000da2:	e7cf      	b.n	8000d44 <__aeabi_d2f+0x28>
 8000da4:	2000      	movs	r0, #0
 8000da6:	2400      	movs	r4, #0
 8000da8:	e7cc      	b.n	8000d44 <__aeabi_d2f+0x28>
 8000daa:	0032      	movs	r2, r6
 8000dac:	3217      	adds	r2, #23
 8000dae:	db22      	blt.n	8000df6 <__aeabi_d2f+0xda>
 8000db0:	2080      	movs	r0, #128	; 0x80
 8000db2:	0400      	lsls	r0, r0, #16
 8000db4:	4320      	orrs	r0, r4
 8000db6:	241e      	movs	r4, #30
 8000db8:	1ba4      	subs	r4, r4, r6
 8000dba:	2c1f      	cmp	r4, #31
 8000dbc:	dd1d      	ble.n	8000dfa <__aeabi_d2f+0xde>
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	4252      	negs	r2, r2
 8000dc2:	1b96      	subs	r6, r2, r6
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	40f2      	lsrs	r2, r6
 8000dc8:	0016      	movs	r6, r2
 8000dca:	2c20      	cmp	r4, #32
 8000dcc:	d004      	beq.n	8000dd8 <__aeabi_d2f+0xbc>
 8000dce:	4a15      	ldr	r2, [pc, #84]	; (8000e24 <__aeabi_d2f+0x108>)
 8000dd0:	4694      	mov	ip, r2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	4098      	lsls	r0, r3
 8000dd6:	4305      	orrs	r5, r0
 8000dd8:	002a      	movs	r2, r5
 8000dda:	1e53      	subs	r3, r2, #1
 8000ddc:	419a      	sbcs	r2, r3
 8000dde:	4332      	orrs	r2, r6
 8000de0:	2600      	movs	r6, #0
 8000de2:	0753      	lsls	r3, r2, #29
 8000de4:	d1ce      	bne.n	8000d84 <__aeabi_d2f+0x68>
 8000de6:	2480      	movs	r4, #128	; 0x80
 8000de8:	0013      	movs	r3, r2
 8000dea:	04e4      	lsls	r4, r4, #19
 8000dec:	2001      	movs	r0, #1
 8000dee:	4023      	ands	r3, r4
 8000df0:	4222      	tst	r2, r4
 8000df2:	d1d3      	bne.n	8000d9c <__aeabi_d2f+0x80>
 8000df4:	e7b0      	b.n	8000d58 <__aeabi_d2f+0x3c>
 8000df6:	2300      	movs	r3, #0
 8000df8:	e7ad      	b.n	8000d56 <__aeabi_d2f+0x3a>
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <__aeabi_d2f+0x10c>)
 8000dfc:	4694      	mov	ip, r2
 8000dfe:	002a      	movs	r2, r5
 8000e00:	40e2      	lsrs	r2, r4
 8000e02:	0014      	movs	r4, r2
 8000e04:	002a      	movs	r2, r5
 8000e06:	4463      	add	r3, ip
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	4098      	lsls	r0, r3
 8000e0c:	1e55      	subs	r5, r2, #1
 8000e0e:	41aa      	sbcs	r2, r5
 8000e10:	4302      	orrs	r2, r0
 8000e12:	4322      	orrs	r2, r4
 8000e14:	e7e4      	b.n	8000de0 <__aeabi_d2f+0xc4>
 8000e16:	0033      	movs	r3, r6
 8000e18:	e79e      	b.n	8000d58 <__aeabi_d2f+0x3c>
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	000007fe 	.word	0x000007fe
 8000e20:	fffffc80 	.word	0xfffffc80
 8000e24:	fffffca2 	.word	0xfffffca2
 8000e28:	fffffc82 	.word	0xfffffc82

08000e2c <__clzsi2>:
 8000e2c:	211c      	movs	r1, #28
 8000e2e:	2301      	movs	r3, #1
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	4298      	cmp	r0, r3
 8000e34:	d301      	bcc.n	8000e3a <__clzsi2+0xe>
 8000e36:	0c00      	lsrs	r0, r0, #16
 8000e38:	3910      	subs	r1, #16
 8000e3a:	0a1b      	lsrs	r3, r3, #8
 8000e3c:	4298      	cmp	r0, r3
 8000e3e:	d301      	bcc.n	8000e44 <__clzsi2+0x18>
 8000e40:	0a00      	lsrs	r0, r0, #8
 8000e42:	3908      	subs	r1, #8
 8000e44:	091b      	lsrs	r3, r3, #4
 8000e46:	4298      	cmp	r0, r3
 8000e48:	d301      	bcc.n	8000e4e <__clzsi2+0x22>
 8000e4a:	0900      	lsrs	r0, r0, #4
 8000e4c:	3904      	subs	r1, #4
 8000e4e:	a202      	add	r2, pc, #8	; (adr r2, 8000e58 <__clzsi2+0x2c>)
 8000e50:	5c10      	ldrb	r0, [r2, r0]
 8000e52:	1840      	adds	r0, r0, r1
 8000e54:	4770      	bx	lr
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	02020304 	.word	0x02020304
 8000e5c:	01010101 	.word	0x01010101
	...

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b5b0      	push	{r4, r5, r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6e:	f000 facf 	bl	8001410 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e72:	f000 f8d3 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e76:	f000 f971 	bl	800115c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000e7a:	f000 f919 	bl	80010b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3); //  
 8000e7e:	4b5d      	ldr	r3, [pc, #372]	; (8000ff4 <main+0x18c>)
 8000e80:	0018      	movs	r0, r3
 8000e82:	f001 fa7d 	bl	8002380 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3); //  
 8000e86:	4b5b      	ldr	r3, [pc, #364]	; (8000ff4 <main+0x18c>)
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f001 fa35 	bl	80022f8 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); //  : 
 8000e8e:	2390      	movs	r3, #144	; 0x90
 8000e90:	05db      	lsls	r3, r3, #23
 8000e92:	2200      	movs	r2, #0
 8000e94:	2102      	movs	r1, #2
 8000e96:	0018      	movs	r0, r3
 8000e98:	f000 fd83 	bl	80019a2 <HAL_GPIO_WritePin>
		usDelay(3); //  3 
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f000 f9f9 	bl	8001294 <usDelay>

	    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET); //    10 
 8000ea2:	2390      	movs	r3, #144	; 0x90
 8000ea4:	05db      	lsls	r3, r3, #23
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2102      	movs	r1, #2
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 fd79 	bl	80019a2 <HAL_GPIO_WritePin>
	    usDelay(10);
 8000eb0:	200a      	movs	r0, #10
 8000eb2:	f000 f9ef 	bl	8001294 <usDelay>
	    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); // 
 8000eb6:	2390      	movs	r3, #144	; 0x90
 8000eb8:	05db      	lsls	r3, r3, #23
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f000 fd6f 	bl	80019a2 <HAL_GPIO_WritePin>


	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET); //    ECHO
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	2390      	movs	r3, #144	; 0x90
 8000ec8:	05db      	lsls	r3, r3, #23
 8000eca:	2101      	movs	r1, #1
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f000 fd4b 	bl	8001968 <HAL_GPIO_ReadPin>
 8000ed2:	1e03      	subs	r3, r0, #0
 8000ed4:	d0f7      	beq.n	8000ec6 <main+0x5e>


	    numTicks = 0; //   0
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	607b      	str	r3, [r7, #4]
	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET) //   ,     2 
 8000eda:	e005      	b.n	8000ee8 <main+0x80>
	    {
	    	numTicks++;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	607b      	str	r3, [r7, #4]
	    	usDelay(2);
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f000 f9d6 	bl	8001294 <usDelay>
	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET) //   ,     2 
 8000ee8:	2390      	movs	r3, #144	; 0x90
 8000eea:	05db      	lsls	r3, r3, #23
 8000eec:	2101      	movs	r1, #1
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 fd3a 	bl	8001968 <HAL_GPIO_ReadPin>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d0f0      	beq.n	8000edc <main+0x74>
	    }

	    distance = (numTicks + 0.0f) * 4.8 * Sos; //  
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff fc18 	bl	8000730 <__aeabi_ui2f>
 8000f00:	1c03      	adds	r3, r0, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	1c18      	adds	r0, r3, #0
 8000f06:	f7ff f9c5 	bl	8000294 <__aeabi_fadd>
 8000f0a:	1c03      	adds	r3, r0, #0
 8000f0c:	1c18      	adds	r0, r3, #0
 8000f0e:	f7ff febd 	bl	8000c8c <__aeabi_f2d>
 8000f12:	4a39      	ldr	r2, [pc, #228]	; (8000ff8 <main+0x190>)
 8000f14:	4b39      	ldr	r3, [pc, #228]	; (8000ffc <main+0x194>)
 8000f16:	f7ff fc4d 	bl	80007b4 <__aeabi_dmul>
 8000f1a:	0002      	movs	r2, r0
 8000f1c:	000b      	movs	r3, r1
 8000f1e:	0014      	movs	r4, r2
 8000f20:	001d      	movs	r5, r3
 8000f22:	4b37      	ldr	r3, [pc, #220]	; (8001000 <main+0x198>)
 8000f24:	1c18      	adds	r0, r3, #0
 8000f26:	f7ff feb1 	bl	8000c8c <__aeabi_f2d>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	000b      	movs	r3, r1
 8000f2e:	0020      	movs	r0, r4
 8000f30:	0029      	movs	r1, r5
 8000f32:	f7ff fc3f 	bl	80007b4 <__aeabi_dmul>
 8000f36:	0002      	movs	r2, r0
 8000f38:	000b      	movs	r3, r1
 8000f3a:	0010      	movs	r0, r2
 8000f3c:	0019      	movs	r1, r3
 8000f3e:	f7ff feed 	bl	8000d1c <__aeabi_d2f>
 8000f42:	1c02      	adds	r2, r0, #0
 8000f44:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <main+0x19c>)
 8000f46:	601a      	str	r2, [r3, #0]


	    if(distance > 10){
 8000f48:	4b2e      	ldr	r3, [pc, #184]	; (8001004 <main+0x19c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	492e      	ldr	r1, [pc, #184]	; (8001008 <main+0x1a0>)
 8000f4e:	1c18      	adds	r0, r3, #0
 8000f50:	f7ff f98c 	bl	800026c <__aeabi_fcmpgt>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d00b      	beq.n	8000f70 <main+0x108>
	    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	0099      	lsls	r1, r3, #2
 8000f5c:	2390      	movs	r3, #144	; 0x90
 8000f5e:	05db      	lsls	r3, r3, #23
 8000f60:	2201      	movs	r2, #1
 8000f62:	0018      	movs	r0, r3
 8000f64:	f000 fd1d 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000f68:	2064      	movs	r0, #100	; 0x64
 8000f6a:	f000 fab5 	bl	80014d8 <HAL_Delay>
 8000f6e:	e00a      	b.n	8000f86 <main+0x11e>
	    }
	    else{
	    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	0099      	lsls	r1, r3, #2
 8000f74:	2390      	movs	r3, #144	; 0x90
 8000f76:	05db      	lsls	r3, r3, #23
 8000f78:	2200      	movs	r2, #0
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f000 fd11 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000f80:	2064      	movs	r0, #100	; 0x64
 8000f82:	f000 faa9 	bl	80014d8 <HAL_Delay>
	    }

	    if(distance > 20){
 8000f86:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <main+0x19c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4920      	ldr	r1, [pc, #128]	; (800100c <main+0x1a4>)
 8000f8c:	1c18      	adds	r0, r3, #0
 8000f8e:	f7ff f96d 	bl	800026c <__aeabi_fcmpgt>
 8000f92:	1e03      	subs	r3, r0, #0
 8000f94:	d009      	beq.n	8000faa <main+0x142>
	    	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000f96:	4b1e      	ldr	r3, [pc, #120]	; (8001010 <main+0x1a8>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f000 fd00 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000fa2:	2064      	movs	r0, #100	; 0x64
 8000fa4:	f000 fa98 	bl	80014d8 <HAL_Delay>
 8000fa8:	e008      	b.n	8000fbc <main+0x154>
	    }
	    else{
	    	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000faa:	4b19      	ldr	r3, [pc, #100]	; (8001010 <main+0x1a8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	2180      	movs	r1, #128	; 0x80
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f000 fcf6 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000fb6:	2064      	movs	r0, #100	; 0x64
 8000fb8:	f000 fa8e 	bl	80014d8 <HAL_Delay>
	    }

	    if(distance > 30){
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <main+0x19c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4914      	ldr	r1, [pc, #80]	; (8001014 <main+0x1ac>)
 8000fc2:	1c18      	adds	r0, r3, #0
 8000fc4:	f7ff f952 	bl	800026c <__aeabi_fcmpgt>
 8000fc8:	1e03      	subs	r3, r0, #0
 8000fca:	d009      	beq.n	8000fe0 <main+0x178>
	    	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8000fcc:	4b12      	ldr	r3, [pc, #72]	; (8001018 <main+0x1b0>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2140      	movs	r1, #64	; 0x40
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f000 fce5 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000fd8:	2064      	movs	r0, #100	; 0x64
 8000fda:	f000 fa7d 	bl	80014d8 <HAL_Delay>
 8000fde:	e756      	b.n	8000e8e <main+0x26>
	    }
	    else{
	    	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000fe0:	4b0d      	ldr	r3, [pc, #52]	; (8001018 <main+0x1b0>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2140      	movs	r1, #64	; 0x40
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f000 fcdb 	bl	80019a2 <HAL_GPIO_WritePin>
	    	HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	; 0x64
 8000fee:	f000 fa73 	bl	80014d8 <HAL_Delay>
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); //  : 
 8000ff2:	e74c      	b.n	8000e8e <main+0x26>
 8000ff4:	20000028 	.word	0x20000028
 8000ff8:	33333333 	.word	0x33333333
 8000ffc:	40133333 	.word	0x40133333
 8001000:	3c8b4396 	.word	0x3c8b4396
 8001004:	20000070 	.word	0x20000070
 8001008:	41200000 	.word	0x41200000
 800100c:	41a00000 	.word	0x41a00000
 8001010:	48000800 	.word	0x48000800
 8001014:	41f00000 	.word	0x41f00000
 8001018:	48000400 	.word	0x48000400

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b091      	sub	sp, #68	; 0x44
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	2410      	movs	r4, #16
 8001024:	193b      	adds	r3, r7, r4
 8001026:	0018      	movs	r0, r3
 8001028:	2330      	movs	r3, #48	; 0x30
 800102a:	001a      	movs	r2, r3
 800102c:	2100      	movs	r1, #0
 800102e:	f001 fc53 	bl	80028d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001032:	003b      	movs	r3, r7
 8001034:	0018      	movs	r0, r3
 8001036:	2310      	movs	r3, #16
 8001038:	001a      	movs	r2, r3
 800103a:	2100      	movs	r1, #0
 800103c:	f001 fc4c 	bl	80028d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001040:	0021      	movs	r1, r4
 8001042:	187b      	adds	r3, r7, r1
 8001044:	2202      	movs	r2, #2
 8001046:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2201      	movs	r2, #1
 800104c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2210      	movs	r2, #16
 8001052:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2202      	movs	r2, #2
 8001058:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2200      	movs	r2, #0
 800105e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	22a0      	movs	r2, #160	; 0xa0
 8001064:	0392      	lsls	r2, r2, #14
 8001066:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001068:	187b      	adds	r3, r7, r1
 800106a:	2200      	movs	r2, #0
 800106c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106e:	187b      	adds	r3, r7, r1
 8001070:	0018      	movs	r0, r3
 8001072:	f000 fcb3 	bl	80019dc <HAL_RCC_OscConfig>
 8001076:	1e03      	subs	r3, r0, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800107a:	f000 f93b 	bl	80012f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107e:	003b      	movs	r3, r7
 8001080:	2207      	movs	r2, #7
 8001082:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001084:	003b      	movs	r3, r7
 8001086:	2202      	movs	r2, #2
 8001088:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108a:	003b      	movs	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001090:	003b      	movs	r3, r7
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001096:	003b      	movs	r3, r7
 8001098:	2101      	movs	r1, #1
 800109a:	0018      	movs	r0, r3
 800109c:	f000 ffb8 	bl	8002010 <HAL_RCC_ClockConfig>
 80010a0:	1e03      	subs	r3, r0, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80010a4:	f000 f926 	bl	80012f4 <Error_Handler>
  }
}
 80010a8:	46c0      	nop			; (mov r8, r8)
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b011      	add	sp, #68	; 0x44
 80010ae:	bd90      	pop	{r4, r7, pc}

080010b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010b6:	2308      	movs	r3, #8
 80010b8:	18fb      	adds	r3, r7, r3
 80010ba:	0018      	movs	r0, r3
 80010bc:	2310      	movs	r3, #16
 80010be:	001a      	movs	r2, r3
 80010c0:	2100      	movs	r1, #0
 80010c2:	f001 fc09 	bl	80028d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c6:	003b      	movs	r3, r7
 80010c8:	0018      	movs	r0, r3
 80010ca:	2308      	movs	r3, #8
 80010cc:	001a      	movs	r2, r3
 80010ce:	2100      	movs	r1, #0
 80010d0:	f001 fc02 	bl	80028d8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010d6:	4a1f      	ldr	r2, [pc, #124]	; (8001154 <MX_TIM3_Init+0xa4>)
 80010d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010dc:	222f      	movs	r2, #47	; 0x2f
 80010de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010e6:	4b1a      	ldr	r3, [pc, #104]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010e8:	4a1b      	ldr	r2, [pc, #108]	; (8001158 <MX_TIM3_Init+0xa8>)
 80010ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ec:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010f8:	4b15      	ldr	r3, [pc, #84]	; (8001150 <MX_TIM3_Init+0xa0>)
 80010fa:	0018      	movs	r0, r3
 80010fc:	f001 f8ac 	bl	8002258 <HAL_TIM_Base_Init>
 8001100:	1e03      	subs	r3, r0, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001104:	f000 f8f6 	bl	80012f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001108:	2108      	movs	r1, #8
 800110a:	187b      	adds	r3, r7, r1
 800110c:	2280      	movs	r2, #128	; 0x80
 800110e:	0152      	lsls	r2, r2, #5
 8001110:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001112:	187a      	adds	r2, r7, r1
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <MX_TIM3_Init+0xa0>)
 8001116:	0011      	movs	r1, r2
 8001118:	0018      	movs	r0, r3
 800111a:	f001 f97d 	bl	8002418 <HAL_TIM_ConfigClockSource>
 800111e:	1e03      	subs	r3, r0, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001122:	f000 f8e7 	bl	80012f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001126:	003b      	movs	r3, r7
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112c:	003b      	movs	r3, r7
 800112e:	2200      	movs	r2, #0
 8001130:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001132:	003a      	movs	r2, r7
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <MX_TIM3_Init+0xa0>)
 8001136:	0011      	movs	r1, r2
 8001138:	0018      	movs	r0, r3
 800113a:	f001 fb51 	bl	80027e0 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	1e03      	subs	r3, r0, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001142:	f000 f8d7 	bl	80012f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	46bd      	mov	sp, r7
 800114a:	b006      	add	sp, #24
 800114c:	bd80      	pop	{r7, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	20000028 	.word	0x20000028
 8001154:	40000400 	.word	0x40000400
 8001158:	0000ffff 	.word	0x0000ffff

0800115c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b089      	sub	sp, #36	; 0x24
 8001160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	240c      	movs	r4, #12
 8001164:	193b      	adds	r3, r7, r4
 8001166:	0018      	movs	r0, r3
 8001168:	2314      	movs	r3, #20
 800116a:	001a      	movs	r2, r3
 800116c:	2100      	movs	r1, #0
 800116e:	f001 fbb3 	bl	80028d8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	4b44      	ldr	r3, [pc, #272]	; (8001284 <MX_GPIO_Init+0x128>)
 8001174:	695a      	ldr	r2, [r3, #20]
 8001176:	4b43      	ldr	r3, [pc, #268]	; (8001284 <MX_GPIO_Init+0x128>)
 8001178:	2180      	movs	r1, #128	; 0x80
 800117a:	0289      	lsls	r1, r1, #10
 800117c:	430a      	orrs	r2, r1
 800117e:	615a      	str	r2, [r3, #20]
 8001180:	4b40      	ldr	r3, [pc, #256]	; (8001284 <MX_GPIO_Init+0x128>)
 8001182:	695a      	ldr	r2, [r3, #20]
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	029b      	lsls	r3, r3, #10
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800118e:	4b3d      	ldr	r3, [pc, #244]	; (8001284 <MX_GPIO_Init+0x128>)
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	4b3c      	ldr	r3, [pc, #240]	; (8001284 <MX_GPIO_Init+0x128>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0309      	lsls	r1, r1, #12
 8001198:	430a      	orrs	r2, r1
 800119a:	615a      	str	r2, [r3, #20]
 800119c:	4b39      	ldr	r3, [pc, #228]	; (8001284 <MX_GPIO_Init+0x128>)
 800119e:	695a      	ldr	r2, [r3, #20]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	031b      	lsls	r3, r3, #12
 80011a4:	4013      	ands	r3, r2
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b36      	ldr	r3, [pc, #216]	; (8001284 <MX_GPIO_Init+0x128>)
 80011ac:	695a      	ldr	r2, [r3, #20]
 80011ae:	4b35      	ldr	r3, [pc, #212]	; (8001284 <MX_GPIO_Init+0x128>)
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	02c9      	lsls	r1, r1, #11
 80011b4:	430a      	orrs	r2, r1
 80011b6:	615a      	str	r2, [r3, #20]
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <MX_GPIO_Init+0x128>)
 80011ba:	695a      	ldr	r2, [r3, #20]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	02db      	lsls	r3, r3, #11
 80011c0:	4013      	ands	r3, r2
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|LED1_Pin, GPIO_PIN_RESET);
 80011c6:	4930      	ldr	r1, [pc, #192]	; (8001288 <MX_GPIO_Init+0x12c>)
 80011c8:	2390      	movs	r3, #144	; 0x90
 80011ca:	05db      	lsls	r3, r3, #23
 80011cc:	2200      	movs	r2, #0
 80011ce:	0018      	movs	r0, r3
 80011d0:	f000 fbe7 	bl	80019a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80011d4:	4b2d      	ldr	r3, [pc, #180]	; (800128c <MX_GPIO_Init+0x130>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	2180      	movs	r1, #128	; 0x80
 80011da:	0018      	movs	r0, r3
 80011dc:	f000 fbe1 	bl	80019a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80011e0:	4b2b      	ldr	r3, [pc, #172]	; (8001290 <MX_GPIO_Init+0x134>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	0018      	movs	r0, r3
 80011e8:	f000 fbdb 	bl	80019a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80011ec:	193b      	adds	r3, r7, r4
 80011ee:	2201      	movs	r2, #1
 80011f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	193b      	adds	r3, r7, r4
 80011f4:	2200      	movs	r2, #0
 80011f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	193b      	adds	r3, r7, r4
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80011fe:	193a      	adds	r2, r7, r4
 8001200:	2390      	movs	r3, #144	; 0x90
 8001202:	05db      	lsls	r3, r3, #23
 8001204:	0011      	movs	r1, r2
 8001206:	0018      	movs	r0, r3
 8001208:	f000 fa3e 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin LED1_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|LED1_Pin;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	4a1e      	ldr	r2, [pc, #120]	; (8001288 <MX_GPIO_Init+0x12c>)
 8001210:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2201      	movs	r2, #1
 8001216:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	193b      	adds	r3, r7, r4
 8001220:	2200      	movs	r2, #0
 8001222:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001224:	193a      	adds	r2, r7, r4
 8001226:	2390      	movs	r3, #144	; 0x90
 8001228:	05db      	lsls	r3, r3, #23
 800122a:	0011      	movs	r1, r2
 800122c:	0018      	movs	r0, r3
 800122e:	f000 fa2b 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001232:	193b      	adds	r3, r7, r4
 8001234:	2280      	movs	r2, #128	; 0x80
 8001236:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001238:	193b      	adds	r3, r7, r4
 800123a:	2201      	movs	r2, #1
 800123c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	193b      	adds	r3, r7, r4
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	193b      	adds	r3, r7, r4
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800124a:	193b      	adds	r3, r7, r4
 800124c:	4a0f      	ldr	r2, [pc, #60]	; (800128c <MX_GPIO_Init+0x130>)
 800124e:	0019      	movs	r1, r3
 8001250:	0010      	movs	r0, r2
 8001252:	f000 fa19 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001256:	0021      	movs	r1, r4
 8001258:	187b      	adds	r3, r7, r1
 800125a:	2240      	movs	r2, #64	; 0x40
 800125c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	187b      	adds	r3, r7, r1
 8001260:	2201      	movs	r2, #1
 8001262:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	187b      	adds	r3, r7, r1
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	187b      	adds	r3, r7, r1
 800126c:	2200      	movs	r2, #0
 800126e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001270:	187b      	adds	r3, r7, r1
 8001272:	4a07      	ldr	r2, [pc, #28]	; (8001290 <MX_GPIO_Init+0x134>)
 8001274:	0019      	movs	r1, r3
 8001276:	0010      	movs	r0, r2
 8001278:	f000 fa06 	bl	8001688 <HAL_GPIO_Init>

}
 800127c:	46c0      	nop			; (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b009      	add	sp, #36	; 0x24
 8001282:	bd90      	pop	{r4, r7, pc}
 8001284:	40021000 	.word	0x40021000
 8001288:	00000202 	.word	0x00000202
 800128c:	48000800 	.word	0x48000800
 8001290:	48000400 	.word	0x48000400

08001294 <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec) //  
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d801      	bhi.n	80012a6 <usDelay+0x12>
 80012a2:	2302      	movs	r3, #2
 80012a4:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1;
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <usDelay+0x5c>)
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	3a01      	subs	r2, #1
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
	usTIM->EGR = 1;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <usDelay+0x5c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <usDelay+0x5c>)
 80012b6:	691a      	ldr	r2, [r3, #16]
 80012b8:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <usDelay+0x5c>)
 80012ba:	2101      	movs	r1, #1
 80012bc:	438a      	bics	r2, r1
 80012be:	611a      	str	r2, [r3, #16]
	usTIM->CR1 |= 1;
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <usDelay+0x5c>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <usDelay+0x5c>)
 80012c6:	2101      	movs	r1, #1
 80012c8:	430a      	orrs	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]
	while((usTIM->SR&0x0001) != 1);
 80012cc:	46c0      	nop			; (mov r8, r8)
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <usDelay+0x5c>)
 80012d0:	691b      	ldr	r3, [r3, #16]
 80012d2:	2201      	movs	r2, #1
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d1f9      	bne.n	80012ce <usDelay+0x3a>
	usTIM->SR &= ~(0x0001);
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <usDelay+0x5c>)
 80012dc:	691a      	ldr	r2, [r3, #16]
 80012de:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <usDelay+0x5c>)
 80012e0:	2101      	movs	r1, #1
 80012e2:	438a      	bics	r2, r1
 80012e4:	611a      	str	r2, [r3, #16]
}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b002      	add	sp, #8
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	40000400 	.word	0x40000400

080012f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f8:	b672      	cpsid	i
}
 80012fa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012fc:	e7fe      	b.n	80012fc <Error_Handler+0x8>
	...

08001300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <HAL_MspInit+0x44>)
 8001308:	699a      	ldr	r2, [r3, #24]
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <HAL_MspInit+0x44>)
 800130c:	2101      	movs	r1, #1
 800130e:	430a      	orrs	r2, r1
 8001310:	619a      	str	r2, [r3, #24]
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <HAL_MspInit+0x44>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	2201      	movs	r2, #1
 8001318:	4013      	ands	r3, r2
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_MspInit+0x44>)
 8001320:	69da      	ldr	r2, [r3, #28]
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_MspInit+0x44>)
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0549      	lsls	r1, r1, #21
 8001328:	430a      	orrs	r2, r1
 800132a:	61da      	str	r2, [r3, #28]
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_MspInit+0x44>)
 800132e:	69da      	ldr	r2, [r3, #28]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	055b      	lsls	r3, r3, #21
 8001334:	4013      	ands	r3, r2
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	46bd      	mov	sp, r7
 800133e:	b002      	add	sp, #8
 8001340:	bd80      	pop	{r7, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	40021000 	.word	0x40021000

08001348 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a09      	ldr	r2, [pc, #36]	; (800137c <HAL_TIM_Base_MspInit+0x34>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d10b      	bne.n	8001372 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <HAL_TIM_Base_MspInit+0x38>)
 800135c:	69da      	ldr	r2, [r3, #28]
 800135e:	4b08      	ldr	r3, [pc, #32]	; (8001380 <HAL_TIM_Base_MspInit+0x38>)
 8001360:	2102      	movs	r1, #2
 8001362:	430a      	orrs	r2, r1
 8001364:	61da      	str	r2, [r3, #28]
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <HAL_TIM_Base_MspInit+0x38>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	2202      	movs	r2, #2
 800136c:	4013      	ands	r3, r2
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	46bd      	mov	sp, r7
 8001376:	b004      	add	sp, #16
 8001378:	bd80      	pop	{r7, pc}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	40000400 	.word	0x40000400
 8001380:	40021000 	.word	0x40021000

08001384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <NMI_Handler+0x4>

0800138a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <HardFault_Handler+0x4>

08001390 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001394:	46c0      	nop			; (mov r8, r8)
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013a8:	f000 f87a 	bl	80014a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ac:	46c0      	nop			; (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013bc:	480d      	ldr	r0, [pc, #52]	; (80013f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013c0:	f7ff fff7 	bl	80013b2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013c4:	480c      	ldr	r0, [pc, #48]	; (80013f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80013c6:	490d      	ldr	r1, [pc, #52]	; (80013fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80013c8:	4a0d      	ldr	r2, [pc, #52]	; (8001400 <LoopForever+0xe>)
  movs r3, #0
 80013ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013cc:	e002      	b.n	80013d4 <LoopCopyDataInit>

080013ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d2:	3304      	adds	r3, #4

080013d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d8:	d3f9      	bcc.n	80013ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013da:	4a0a      	ldr	r2, [pc, #40]	; (8001404 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013dc:	4c0a      	ldr	r4, [pc, #40]	; (8001408 <LoopForever+0x16>)
  movs r3, #0
 80013de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e0:	e001      	b.n	80013e6 <LoopFillZerobss>

080013e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e4:	3204      	adds	r2, #4

080013e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e8:	d3fb      	bcc.n	80013e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013ea:	f001 fa51 	bl	8002890 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ee:	f7ff fd3b 	bl	8000e68 <main>

080013f2 <LoopForever>:

LoopForever:
    b LoopForever
 80013f2:	e7fe      	b.n	80013f2 <LoopForever>
  ldr   r0, =_estack
 80013f4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001400:	08002978 	.word	0x08002978
  ldr r2, =_sbss
 8001404:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001408:	20000078 	.word	0x20000078

0800140c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800140c:	e7fe      	b.n	800140c <ADC1_IRQHandler>
	...

08001410 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <HAL_Init+0x24>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b06      	ldr	r3, [pc, #24]	; (8001434 <HAL_Init+0x24>)
 800141a:	2110      	movs	r1, #16
 800141c:	430a      	orrs	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001420:	2003      	movs	r0, #3
 8001422:	f000 f809 	bl	8001438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001426:	f7ff ff6b 	bl	8001300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	40022000 	.word	0x40022000

08001438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001440:	4b14      	ldr	r3, [pc, #80]	; (8001494 <HAL_InitTick+0x5c>)
 8001442:	681c      	ldr	r4, [r3, #0]
 8001444:	4b14      	ldr	r3, [pc, #80]	; (8001498 <HAL_InitTick+0x60>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	0019      	movs	r1, r3
 800144a:	23fa      	movs	r3, #250	; 0xfa
 800144c:	0098      	lsls	r0, r3, #2
 800144e:	f7fe fe5b 	bl	8000108 <__udivsi3>
 8001452:	0003      	movs	r3, r0
 8001454:	0019      	movs	r1, r3
 8001456:	0020      	movs	r0, r4
 8001458:	f7fe fe56 	bl	8000108 <__udivsi3>
 800145c:	0003      	movs	r3, r0
 800145e:	0018      	movs	r0, r3
 8001460:	f000 f905 	bl	800166e <HAL_SYSTICK_Config>
 8001464:	1e03      	subs	r3, r0, #0
 8001466:	d001      	beq.n	800146c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e00f      	b.n	800148c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d80b      	bhi.n	800148a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	2301      	movs	r3, #1
 8001476:	425b      	negs	r3, r3
 8001478:	2200      	movs	r2, #0
 800147a:	0018      	movs	r0, r3
 800147c:	f000 f8e2 	bl	8001644 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <HAL_InitTick+0x64>)
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	e000      	b.n	800148c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b003      	add	sp, #12
 8001492:	bd90      	pop	{r4, r7, pc}
 8001494:	20000000 	.word	0x20000000
 8001498:	20000008 	.word	0x20000008
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <HAL_IncTick+0x1c>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	001a      	movs	r2, r3
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HAL_IncTick+0x20>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	18d2      	adds	r2, r2, r3
 80014b0:	4b03      	ldr	r3, [pc, #12]	; (80014c0 <HAL_IncTick+0x20>)
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	46c0      	nop			; (mov r8, r8)
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	20000008 	.word	0x20000008
 80014c0:	20000074 	.word	0x20000074

080014c4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  return uwTick;
 80014c8:	4b02      	ldr	r3, [pc, #8]	; (80014d4 <HAL_GetTick+0x10>)
 80014ca:	681b      	ldr	r3, [r3, #0]
}
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	20000074 	.word	0x20000074

080014d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014e0:	f7ff fff0 	bl	80014c4 <HAL_GetTick>
 80014e4:	0003      	movs	r3, r0
 80014e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3301      	adds	r3, #1
 80014f0:	d005      	beq.n	80014fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014f2:	4b0a      	ldr	r3, [pc, #40]	; (800151c <HAL_Delay+0x44>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	001a      	movs	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	189b      	adds	r3, r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	f7ff ffe0 	bl	80014c4 <HAL_GetTick>
 8001504:	0002      	movs	r2, r0
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	429a      	cmp	r2, r3
 800150e:	d8f7      	bhi.n	8001500 <HAL_Delay+0x28>
  {
  }
}
 8001510:	46c0      	nop			; (mov r8, r8)
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b004      	add	sp, #16
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	20000008 	.word	0x20000008

08001520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	0002      	movs	r2, r0
 8001528:	6039      	str	r1, [r7, #0]
 800152a:	1dfb      	adds	r3, r7, #7
 800152c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b7f      	cmp	r3, #127	; 0x7f
 8001534:	d828      	bhi.n	8001588 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001536:	4a2f      	ldr	r2, [pc, #188]	; (80015f4 <__NVIC_SetPriority+0xd4>)
 8001538:	1dfb      	adds	r3, r7, #7
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b25b      	sxtb	r3, r3
 800153e:	089b      	lsrs	r3, r3, #2
 8001540:	33c0      	adds	r3, #192	; 0xc0
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	589b      	ldr	r3, [r3, r2]
 8001546:	1dfa      	adds	r2, r7, #7
 8001548:	7812      	ldrb	r2, [r2, #0]
 800154a:	0011      	movs	r1, r2
 800154c:	2203      	movs	r2, #3
 800154e:	400a      	ands	r2, r1
 8001550:	00d2      	lsls	r2, r2, #3
 8001552:	21ff      	movs	r1, #255	; 0xff
 8001554:	4091      	lsls	r1, r2
 8001556:	000a      	movs	r2, r1
 8001558:	43d2      	mvns	r2, r2
 800155a:	401a      	ands	r2, r3
 800155c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	019b      	lsls	r3, r3, #6
 8001562:	22ff      	movs	r2, #255	; 0xff
 8001564:	401a      	ands	r2, r3
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	0018      	movs	r0, r3
 800156c:	2303      	movs	r3, #3
 800156e:	4003      	ands	r3, r0
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001574:	481f      	ldr	r0, [pc, #124]	; (80015f4 <__NVIC_SetPriority+0xd4>)
 8001576:	1dfb      	adds	r3, r7, #7
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b25b      	sxtb	r3, r3
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	430a      	orrs	r2, r1
 8001580:	33c0      	adds	r3, #192	; 0xc0
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001586:	e031      	b.n	80015ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001588:	4a1b      	ldr	r2, [pc, #108]	; (80015f8 <__NVIC_SetPriority+0xd8>)
 800158a:	1dfb      	adds	r3, r7, #7
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	0019      	movs	r1, r3
 8001590:	230f      	movs	r3, #15
 8001592:	400b      	ands	r3, r1
 8001594:	3b08      	subs	r3, #8
 8001596:	089b      	lsrs	r3, r3, #2
 8001598:	3306      	adds	r3, #6
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	18d3      	adds	r3, r2, r3
 800159e:	3304      	adds	r3, #4
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	1dfa      	adds	r2, r7, #7
 80015a4:	7812      	ldrb	r2, [r2, #0]
 80015a6:	0011      	movs	r1, r2
 80015a8:	2203      	movs	r2, #3
 80015aa:	400a      	ands	r2, r1
 80015ac:	00d2      	lsls	r2, r2, #3
 80015ae:	21ff      	movs	r1, #255	; 0xff
 80015b0:	4091      	lsls	r1, r2
 80015b2:	000a      	movs	r2, r1
 80015b4:	43d2      	mvns	r2, r2
 80015b6:	401a      	ands	r2, r3
 80015b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	019b      	lsls	r3, r3, #6
 80015be:	22ff      	movs	r2, #255	; 0xff
 80015c0:	401a      	ands	r2, r3
 80015c2:	1dfb      	adds	r3, r7, #7
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	0018      	movs	r0, r3
 80015c8:	2303      	movs	r3, #3
 80015ca:	4003      	ands	r3, r0
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d0:	4809      	ldr	r0, [pc, #36]	; (80015f8 <__NVIC_SetPriority+0xd8>)
 80015d2:	1dfb      	adds	r3, r7, #7
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	001c      	movs	r4, r3
 80015d8:	230f      	movs	r3, #15
 80015da:	4023      	ands	r3, r4
 80015dc:	3b08      	subs	r3, #8
 80015de:	089b      	lsrs	r3, r3, #2
 80015e0:	430a      	orrs	r2, r1
 80015e2:	3306      	adds	r3, #6
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	18c3      	adds	r3, r0, r3
 80015e8:	3304      	adds	r3, #4
 80015ea:	601a      	str	r2, [r3, #0]
}
 80015ec:	46c0      	nop			; (mov r8, r8)
 80015ee:	46bd      	mov	sp, r7
 80015f0:	b003      	add	sp, #12
 80015f2:	bd90      	pop	{r4, r7, pc}
 80015f4:	e000e100 	.word	0xe000e100
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	2380      	movs	r3, #128	; 0x80
 800160a:	045b      	lsls	r3, r3, #17
 800160c:	429a      	cmp	r2, r3
 800160e:	d301      	bcc.n	8001614 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001610:	2301      	movs	r3, #1
 8001612:	e010      	b.n	8001636 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001614:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <SysTick_Config+0x44>)
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	3a01      	subs	r2, #1
 800161a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161c:	2301      	movs	r3, #1
 800161e:	425b      	negs	r3, r3
 8001620:	2103      	movs	r1, #3
 8001622:	0018      	movs	r0, r3
 8001624:	f7ff ff7c 	bl	8001520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <SysTick_Config+0x44>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162e:	4b04      	ldr	r3, [pc, #16]	; (8001640 <SysTick_Config+0x44>)
 8001630:	2207      	movs	r2, #7
 8001632:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001634:	2300      	movs	r3, #0
}
 8001636:	0018      	movs	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	b002      	add	sp, #8
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	e000e010 	.word	0xe000e010

08001644 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	210f      	movs	r1, #15
 8001650:	187b      	adds	r3, r7, r1
 8001652:	1c02      	adds	r2, r0, #0
 8001654:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	187b      	adds	r3, r7, r1
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	b25b      	sxtb	r3, r3
 800165e:	0011      	movs	r1, r2
 8001660:	0018      	movs	r0, r3
 8001662:	f7ff ff5d 	bl	8001520 <__NVIC_SetPriority>
}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	b004      	add	sp, #16
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff ffbf 	bl	80015fc <SysTick_Config>
 800167e:	0003      	movs	r3, r0
}
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	b002      	add	sp, #8
 8001686:	bd80      	pop	{r7, pc}

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001696:	e14f      	b.n	8001938 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2101      	movs	r1, #1
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	4091      	lsls	r1, r2
 80016a2:	000a      	movs	r2, r1
 80016a4:	4013      	ands	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d100      	bne.n	80016b0 <HAL_GPIO_Init+0x28>
 80016ae:	e140      	b.n	8001932 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2203      	movs	r2, #3
 80016b6:	4013      	ands	r3, r2
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d005      	beq.n	80016c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2203      	movs	r2, #3
 80016c2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d130      	bne.n	800172a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2203      	movs	r2, #3
 80016d4:	409a      	lsls	r2, r3
 80016d6:	0013      	movs	r3, r2
 80016d8:	43da      	mvns	r2, r3
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	4013      	ands	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	409a      	lsls	r2, r3
 80016ea:	0013      	movs	r3, r2
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016fe:	2201      	movs	r2, #1
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
 8001704:	0013      	movs	r3, r2
 8001706:	43da      	mvns	r2, r3
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	2201      	movs	r2, #1
 8001716:	401a      	ands	r2, r3
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	409a      	lsls	r2, r3
 800171c:	0013      	movs	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2203      	movs	r2, #3
 8001730:	4013      	ands	r3, r2
 8001732:	2b03      	cmp	r3, #3
 8001734:	d017      	beq.n	8001766 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	2203      	movs	r2, #3
 8001742:	409a      	lsls	r2, r3
 8001744:	0013      	movs	r3, r2
 8001746:	43da      	mvns	r2, r3
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4013      	ands	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	409a      	lsls	r2, r3
 8001758:	0013      	movs	r3, r2
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2203      	movs	r2, #3
 800176c:	4013      	ands	r3, r2
 800176e:	2b02      	cmp	r3, #2
 8001770:	d123      	bne.n	80017ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	08da      	lsrs	r2, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3208      	adds	r2, #8
 800177a:	0092      	lsls	r2, r2, #2
 800177c:	58d3      	ldr	r3, [r2, r3]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	2207      	movs	r2, #7
 8001784:	4013      	ands	r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	409a      	lsls	r2, r3
 800178c:	0013      	movs	r3, r2
 800178e:	43da      	mvns	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	691a      	ldr	r2, [r3, #16]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	2107      	movs	r1, #7
 800179e:	400b      	ands	r3, r1
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	409a      	lsls	r2, r3
 80017a4:	0013      	movs	r3, r2
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	08da      	lsrs	r2, r3, #3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3208      	adds	r2, #8
 80017b4:	0092      	lsls	r2, r2, #2
 80017b6:	6939      	ldr	r1, [r7, #16]
 80017b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	2203      	movs	r2, #3
 80017c6:	409a      	lsls	r2, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	43da      	mvns	r2, r3
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2203      	movs	r2, #3
 80017d8:	401a      	ands	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	409a      	lsls	r2, r3
 80017e0:	0013      	movs	r3, r2
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	23c0      	movs	r3, #192	; 0xc0
 80017f4:	029b      	lsls	r3, r3, #10
 80017f6:	4013      	ands	r3, r2
 80017f8:	d100      	bne.n	80017fc <HAL_GPIO_Init+0x174>
 80017fa:	e09a      	b.n	8001932 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fc:	4b54      	ldr	r3, [pc, #336]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 80017fe:	699a      	ldr	r2, [r3, #24]
 8001800:	4b53      	ldr	r3, [pc, #332]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 8001802:	2101      	movs	r1, #1
 8001804:	430a      	orrs	r2, r1
 8001806:	619a      	str	r2, [r3, #24]
 8001808:	4b51      	ldr	r3, [pc, #324]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	2201      	movs	r2, #1
 800180e:	4013      	ands	r3, r2
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001814:	4a4f      	ldr	r2, [pc, #316]	; (8001954 <HAL_GPIO_Init+0x2cc>)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	089b      	lsrs	r3, r3, #2
 800181a:	3302      	adds	r3, #2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	589b      	ldr	r3, [r3, r2]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2203      	movs	r2, #3
 8001826:	4013      	ands	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	220f      	movs	r2, #15
 800182c:	409a      	lsls	r2, r3
 800182e:	0013      	movs	r3, r2
 8001830:	43da      	mvns	r2, r3
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	4013      	ands	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	2390      	movs	r3, #144	; 0x90
 800183c:	05db      	lsls	r3, r3, #23
 800183e:	429a      	cmp	r2, r3
 8001840:	d013      	beq.n	800186a <HAL_GPIO_Init+0x1e2>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a44      	ldr	r2, [pc, #272]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d00d      	beq.n	8001866 <HAL_GPIO_Init+0x1de>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a43      	ldr	r2, [pc, #268]	; (800195c <HAL_GPIO_Init+0x2d4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d007      	beq.n	8001862 <HAL_GPIO_Init+0x1da>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a42      	ldr	r2, [pc, #264]	; (8001960 <HAL_GPIO_Init+0x2d8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d101      	bne.n	800185e <HAL_GPIO_Init+0x1d6>
 800185a:	2303      	movs	r3, #3
 800185c:	e006      	b.n	800186c <HAL_GPIO_Init+0x1e4>
 800185e:	2305      	movs	r3, #5
 8001860:	e004      	b.n	800186c <HAL_GPIO_Init+0x1e4>
 8001862:	2302      	movs	r3, #2
 8001864:	e002      	b.n	800186c <HAL_GPIO_Init+0x1e4>
 8001866:	2301      	movs	r3, #1
 8001868:	e000      	b.n	800186c <HAL_GPIO_Init+0x1e4>
 800186a:	2300      	movs	r3, #0
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	2103      	movs	r1, #3
 8001870:	400a      	ands	r2, r1
 8001872:	0092      	lsls	r2, r2, #2
 8001874:	4093      	lsls	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800187c:	4935      	ldr	r1, [pc, #212]	; (8001954 <HAL_GPIO_Init+0x2cc>)
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	089b      	lsrs	r3, r3, #2
 8001882:	3302      	adds	r3, #2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188a:	4b36      	ldr	r3, [pc, #216]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	43da      	mvns	r2, r3
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	4013      	ands	r3, r2
 8001898:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	2380      	movs	r3, #128	; 0x80
 80018a0:	035b      	lsls	r3, r3, #13
 80018a2:	4013      	ands	r3, r2
 80018a4:	d003      	beq.n	80018ae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018ae:	4b2d      	ldr	r3, [pc, #180]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80018b4:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	43da      	mvns	r2, r3
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	4013      	ands	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	039b      	lsls	r3, r3, #14
 80018cc:	4013      	ands	r3, r2
 80018ce:	d003      	beq.n	80018d8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018d8:	4b22      	ldr	r3, [pc, #136]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80018de:	4b21      	ldr	r3, [pc, #132]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	43da      	mvns	r2, r3
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	4013      	ands	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	029b      	lsls	r3, r3, #10
 80018f6:	4013      	ands	r3, r2
 80018f8:	d003      	beq.n	8001902 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4313      	orrs	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001902:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001908:	4b16      	ldr	r3, [pc, #88]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	43da      	mvns	r2, r3
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	025b      	lsls	r3, r3, #9
 8001920:	4013      	ands	r3, r2
 8001922:	d003      	beq.n	800192c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	3301      	adds	r3, #1
 8001936:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	40da      	lsrs	r2, r3
 8001940:	1e13      	subs	r3, r2, #0
 8001942:	d000      	beq.n	8001946 <HAL_GPIO_Init+0x2be>
 8001944:	e6a8      	b.n	8001698 <HAL_GPIO_Init+0x10>
  } 
}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	46c0      	nop			; (mov r8, r8)
 800194a:	46bd      	mov	sp, r7
 800194c:	b006      	add	sp, #24
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	40010000 	.word	0x40010000
 8001958:	48000400 	.word	0x48000400
 800195c:	48000800 	.word	0x48000800
 8001960:	48000c00 	.word	0x48000c00
 8001964:	40010400 	.word	0x40010400

08001968 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	000a      	movs	r2, r1
 8001972:	1cbb      	adds	r3, r7, #2
 8001974:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	1cba      	adds	r2, r7, #2
 800197c:	8812      	ldrh	r2, [r2, #0]
 800197e:	4013      	ands	r3, r2
 8001980:	d004      	beq.n	800198c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001982:	230f      	movs	r3, #15
 8001984:	18fb      	adds	r3, r7, r3
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	e003      	b.n	8001994 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800198c:	230f      	movs	r3, #15
 800198e:	18fb      	adds	r3, r7, r3
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001994:	230f      	movs	r3, #15
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	781b      	ldrb	r3, [r3, #0]
  }
 800199a:	0018      	movs	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	b004      	add	sp, #16
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	0008      	movs	r0, r1
 80019ac:	0011      	movs	r1, r2
 80019ae:	1cbb      	adds	r3, r7, #2
 80019b0:	1c02      	adds	r2, r0, #0
 80019b2:	801a      	strh	r2, [r3, #0]
 80019b4:	1c7b      	adds	r3, r7, #1
 80019b6:	1c0a      	adds	r2, r1, #0
 80019b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ba:	1c7b      	adds	r3, r7, #1
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d004      	beq.n	80019cc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019c2:	1cbb      	adds	r3, r7, #2
 80019c4:	881a      	ldrh	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019ca:	e003      	b.n	80019d4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019cc:	1cbb      	adds	r3, r7, #2
 80019ce:	881a      	ldrh	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019d4:	46c0      	nop			; (mov r8, r8)
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e301      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2201      	movs	r2, #1
 80019f4:	4013      	ands	r3, r2
 80019f6:	d100      	bne.n	80019fa <HAL_RCC_OscConfig+0x1e>
 80019f8:	e08d      	b.n	8001b16 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019fa:	4bc3      	ldr	r3, [pc, #780]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	220c      	movs	r2, #12
 8001a00:	4013      	ands	r3, r2
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d00e      	beq.n	8001a24 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a06:	4bc0      	ldr	r3, [pc, #768]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b08      	cmp	r3, #8
 8001a10:	d116      	bne.n	8001a40 <HAL_RCC_OscConfig+0x64>
 8001a12:	4bbd      	ldr	r3, [pc, #756]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	025b      	lsls	r3, r3, #9
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	025b      	lsls	r3, r3, #9
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d10d      	bne.n	8001a40 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a24:	4bb8      	ldr	r3, [pc, #736]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	029b      	lsls	r3, r3, #10
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d100      	bne.n	8001a32 <HAL_RCC_OscConfig+0x56>
 8001a30:	e070      	b.n	8001b14 <HAL_RCC_OscConfig+0x138>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d000      	beq.n	8001a3c <HAL_RCC_OscConfig+0x60>
 8001a3a:	e06b      	b.n	8001b14 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e2d8      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d107      	bne.n	8001a58 <HAL_RCC_OscConfig+0x7c>
 8001a48:	4baf      	ldr	r3, [pc, #700]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4bae      	ldr	r3, [pc, #696]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a4e:	2180      	movs	r1, #128	; 0x80
 8001a50:	0249      	lsls	r1, r1, #9
 8001a52:	430a      	orrs	r2, r1
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	e02f      	b.n	8001ab8 <HAL_RCC_OscConfig+0xdc>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10c      	bne.n	8001a7a <HAL_RCC_OscConfig+0x9e>
 8001a60:	4ba9      	ldr	r3, [pc, #676]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4ba8      	ldr	r3, [pc, #672]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a66:	49a9      	ldr	r1, [pc, #676]	; (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a68:	400a      	ands	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	4ba6      	ldr	r3, [pc, #664]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4ba5      	ldr	r3, [pc, #660]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	49a7      	ldr	r1, [pc, #668]	; (8001d10 <HAL_RCC_OscConfig+0x334>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e01e      	b.n	8001ab8 <HAL_RCC_OscConfig+0xdc>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b05      	cmp	r3, #5
 8001a80:	d10e      	bne.n	8001aa0 <HAL_RCC_OscConfig+0xc4>
 8001a82:	4ba1      	ldr	r3, [pc, #644]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	4ba0      	ldr	r3, [pc, #640]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a88:	2180      	movs	r1, #128	; 0x80
 8001a8a:	02c9      	lsls	r1, r1, #11
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	4b9d      	ldr	r3, [pc, #628]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b9c      	ldr	r3, [pc, #624]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001a96:	2180      	movs	r1, #128	; 0x80
 8001a98:	0249      	lsls	r1, r1, #9
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e00b      	b.n	8001ab8 <HAL_RCC_OscConfig+0xdc>
 8001aa0:	4b99      	ldr	r3, [pc, #612]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b98      	ldr	r3, [pc, #608]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001aa6:	4999      	ldr	r1, [pc, #612]	; (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	4b96      	ldr	r3, [pc, #600]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b95      	ldr	r3, [pc, #596]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001ab2:	4997      	ldr	r1, [pc, #604]	; (8001d10 <HAL_RCC_OscConfig+0x334>)
 8001ab4:	400a      	ands	r2, r1
 8001ab6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d014      	beq.n	8001aea <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fd00 	bl	80014c4 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aca:	f7ff fcfb 	bl	80014c4 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b64      	cmp	r3, #100	; 0x64
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e28a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001adc:	4b8a      	ldr	r3, [pc, #552]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	2380      	movs	r3, #128	; 0x80
 8001ae2:	029b      	lsls	r3, r3, #10
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d0f0      	beq.n	8001aca <HAL_RCC_OscConfig+0xee>
 8001ae8:	e015      	b.n	8001b16 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aea:	f7ff fceb 	bl	80014c4 <HAL_GetTick>
 8001aee:	0003      	movs	r3, r0
 8001af0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001af4:	f7ff fce6 	bl	80014c4 <HAL_GetTick>
 8001af8:	0002      	movs	r2, r0
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b64      	cmp	r3, #100	; 0x64
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e275      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b06:	4b80      	ldr	r3, [pc, #512]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	029b      	lsls	r3, r3, #10
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d1f0      	bne.n	8001af4 <HAL_RCC_OscConfig+0x118>
 8001b12:	e000      	b.n	8001b16 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b14:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d100      	bne.n	8001b22 <HAL_RCC_OscConfig+0x146>
 8001b20:	e069      	b.n	8001bf6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b22:	4b79      	ldr	r3, [pc, #484]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	220c      	movs	r2, #12
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d00b      	beq.n	8001b44 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b2c:	4b76      	ldr	r3, [pc, #472]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	220c      	movs	r2, #12
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	d11c      	bne.n	8001b72 <HAL_RCC_OscConfig+0x196>
 8001b38:	4b73      	ldr	r3, [pc, #460]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	025b      	lsls	r3, r3, #9
 8001b40:	4013      	ands	r3, r2
 8001b42:	d116      	bne.n	8001b72 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b44:	4b70      	ldr	r3, [pc, #448]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2202      	movs	r2, #2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d005      	beq.n	8001b5a <HAL_RCC_OscConfig+0x17e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d001      	beq.n	8001b5a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e24b      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	4b6b      	ldr	r3, [pc, #428]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	22f8      	movs	r2, #248	; 0xf8
 8001b60:	4393      	bics	r3, r2
 8001b62:	0019      	movs	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	00da      	lsls	r2, r3, #3
 8001b6a:	4b67      	ldr	r3, [pc, #412]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b70:	e041      	b.n	8001bf6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d024      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b7a:	4b63      	ldr	r3, [pc, #396]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	4b62      	ldr	r3, [pc, #392]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001b80:	2101      	movs	r1, #1
 8001b82:	430a      	orrs	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b86:	f7ff fc9d 	bl	80014c4 <HAL_GetTick>
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff fc98 	bl	80014c4 <HAL_GetTick>
 8001b94:	0002      	movs	r2, r0
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e227      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	4b59      	ldr	r3, [pc, #356]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d0f1      	beq.n	8001b90 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bac:	4b56      	ldr	r3, [pc, #344]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	22f8      	movs	r2, #248	; 0xf8
 8001bb2:	4393      	bics	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	00da      	lsls	r2, r3, #3
 8001bbc:	4b52      	ldr	r3, [pc, #328]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	e018      	b.n	8001bf6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc4:	4b50      	ldr	r3, [pc, #320]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4b4f      	ldr	r3, [pc, #316]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001bca:	2101      	movs	r1, #1
 8001bcc:	438a      	bics	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fc78 	bl	80014c4 <HAL_GetTick>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bda:	f7ff fc73 	bl	80014c4 <HAL_GetTick>
 8001bde:	0002      	movs	r2, r0
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e202      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bec:	4b46      	ldr	r3, [pc, #280]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d1f1      	bne.n	8001bda <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2208      	movs	r2, #8
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d036      	beq.n	8001c6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d019      	beq.n	8001c3c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c08:	4b3f      	ldr	r3, [pc, #252]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c0c:	4b3e      	ldr	r3, [pc, #248]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c0e:	2101      	movs	r1, #1
 8001c10:	430a      	orrs	r2, r1
 8001c12:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c14:	f7ff fc56 	bl	80014c4 <HAL_GetTick>
 8001c18:	0003      	movs	r3, r0
 8001c1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c1e:	f7ff fc51 	bl	80014c4 <HAL_GetTick>
 8001c22:	0002      	movs	r2, r0
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e1e0      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c30:	4b35      	ldr	r3, [pc, #212]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c34:	2202      	movs	r2, #2
 8001c36:	4013      	ands	r3, r2
 8001c38:	d0f1      	beq.n	8001c1e <HAL_RCC_OscConfig+0x242>
 8001c3a:	e018      	b.n	8001c6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c3c:	4b32      	ldr	r3, [pc, #200]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c40:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c42:	2101      	movs	r1, #1
 8001c44:	438a      	bics	r2, r1
 8001c46:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c48:	f7ff fc3c 	bl	80014c4 <HAL_GetTick>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c52:	f7ff fc37 	bl	80014c4 <HAL_GetTick>
 8001c56:	0002      	movs	r2, r0
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e1c6      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c64:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d1f1      	bne.n	8001c52 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2204      	movs	r2, #4
 8001c74:	4013      	ands	r3, r2
 8001c76:	d100      	bne.n	8001c7a <HAL_RCC_OscConfig+0x29e>
 8001c78:	e0b4      	b.n	8001de4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c7a:	201f      	movs	r0, #31
 8001c7c:	183b      	adds	r3, r7, r0
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c82:	4b21      	ldr	r3, [pc, #132]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c84:	69da      	ldr	r2, [r3, #28]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	055b      	lsls	r3, r3, #21
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d110      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c90:	69da      	ldr	r2, [r3, #28]
 8001c92:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c94:	2180      	movs	r1, #128	; 0x80
 8001c96:	0549      	lsls	r1, r1, #21
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	61da      	str	r2, [r3, #28]
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001c9e:	69da      	ldr	r2, [r3, #28]
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	055b      	lsls	r3, r3, #21
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001caa:	183b      	adds	r3, r7, r0
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <HAL_RCC_OscConfig+0x338>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d11a      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cbc:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <HAL_RCC_OscConfig+0x338>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <HAL_RCC_OscConfig+0x338>)
 8001cc2:	2180      	movs	r1, #128	; 0x80
 8001cc4:	0049      	lsls	r1, r1, #1
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cca:	f7ff fbfb 	bl	80014c4 <HAL_GetTick>
 8001cce:	0003      	movs	r3, r0
 8001cd0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cd4:	f7ff fbf6 	bl	80014c4 <HAL_GetTick>
 8001cd8:	0002      	movs	r2, r0
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b64      	cmp	r3, #100	; 0x64
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e185      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <HAL_RCC_OscConfig+0x338>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d10e      	bne.n	8001d18 <HAL_RCC_OscConfig+0x33c>
 8001cfa:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001cfc:	6a1a      	ldr	r2, [r3, #32]
 8001cfe:	4b02      	ldr	r3, [pc, #8]	; (8001d08 <HAL_RCC_OscConfig+0x32c>)
 8001d00:	2101      	movs	r1, #1
 8001d02:	430a      	orrs	r2, r1
 8001d04:	621a      	str	r2, [r3, #32]
 8001d06:	e035      	b.n	8001d74 <HAL_RCC_OscConfig+0x398>
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	fffeffff 	.word	0xfffeffff
 8001d10:	fffbffff 	.word	0xfffbffff
 8001d14:	40007000 	.word	0x40007000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10c      	bne.n	8001d3a <HAL_RCC_OscConfig+0x35e>
 8001d20:	4bb6      	ldr	r3, [pc, #728]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d22:	6a1a      	ldr	r2, [r3, #32]
 8001d24:	4bb5      	ldr	r3, [pc, #724]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d26:	2101      	movs	r1, #1
 8001d28:	438a      	bics	r2, r1
 8001d2a:	621a      	str	r2, [r3, #32]
 8001d2c:	4bb3      	ldr	r3, [pc, #716]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d2e:	6a1a      	ldr	r2, [r3, #32]
 8001d30:	4bb2      	ldr	r3, [pc, #712]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d32:	2104      	movs	r1, #4
 8001d34:	438a      	bics	r2, r1
 8001d36:	621a      	str	r2, [r3, #32]
 8001d38:	e01c      	b.n	8001d74 <HAL_RCC_OscConfig+0x398>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b05      	cmp	r3, #5
 8001d40:	d10c      	bne.n	8001d5c <HAL_RCC_OscConfig+0x380>
 8001d42:	4bae      	ldr	r3, [pc, #696]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d44:	6a1a      	ldr	r2, [r3, #32]
 8001d46:	4bad      	ldr	r3, [pc, #692]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d48:	2104      	movs	r1, #4
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	621a      	str	r2, [r3, #32]
 8001d4e:	4bab      	ldr	r3, [pc, #684]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d50:	6a1a      	ldr	r2, [r3, #32]
 8001d52:	4baa      	ldr	r3, [pc, #680]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d54:	2101      	movs	r1, #1
 8001d56:	430a      	orrs	r2, r1
 8001d58:	621a      	str	r2, [r3, #32]
 8001d5a:	e00b      	b.n	8001d74 <HAL_RCC_OscConfig+0x398>
 8001d5c:	4ba7      	ldr	r3, [pc, #668]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d5e:	6a1a      	ldr	r2, [r3, #32]
 8001d60:	4ba6      	ldr	r3, [pc, #664]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	438a      	bics	r2, r1
 8001d66:	621a      	str	r2, [r3, #32]
 8001d68:	4ba4      	ldr	r3, [pc, #656]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d6a:	6a1a      	ldr	r2, [r3, #32]
 8001d6c:	4ba3      	ldr	r3, [pc, #652]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d6e:	2104      	movs	r1, #4
 8001d70:	438a      	bics	r2, r1
 8001d72:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d014      	beq.n	8001da6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7c:	f7ff fba2 	bl	80014c4 <HAL_GetTick>
 8001d80:	0003      	movs	r3, r0
 8001d82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d84:	e009      	b.n	8001d9a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7ff fb9d 	bl	80014c4 <HAL_GetTick>
 8001d8a:	0002      	movs	r2, r0
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	4a9b      	ldr	r2, [pc, #620]	; (8002000 <HAL_RCC_OscConfig+0x624>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e12b      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9a:	4b98      	ldr	r3, [pc, #608]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d0f0      	beq.n	8001d86 <HAL_RCC_OscConfig+0x3aa>
 8001da4:	e013      	b.n	8001dce <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da6:	f7ff fb8d 	bl	80014c4 <HAL_GetTick>
 8001daa:	0003      	movs	r3, r0
 8001dac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dae:	e009      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db0:	f7ff fb88 	bl	80014c4 <HAL_GetTick>
 8001db4:	0002      	movs	r2, r0
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	4a91      	ldr	r2, [pc, #580]	; (8002000 <HAL_RCC_OscConfig+0x624>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e116      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc4:	4b8d      	ldr	r3, [pc, #564]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	2202      	movs	r2, #2
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dce:	231f      	movs	r3, #31
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d105      	bne.n	8001de4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd8:	4b88      	ldr	r3, [pc, #544]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001dda:	69da      	ldr	r2, [r3, #28]
 8001ddc:	4b87      	ldr	r3, [pc, #540]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001dde:	4989      	ldr	r1, [pc, #548]	; (8002004 <HAL_RCC_OscConfig+0x628>)
 8001de0:	400a      	ands	r2, r1
 8001de2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2210      	movs	r2, #16
 8001dea:	4013      	ands	r3, r2
 8001dec:	d063      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d12a      	bne.n	8001e4c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001df6:	4b81      	ldr	r3, [pc, #516]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dfa:	4b80      	ldr	r3, [pc, #512]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001dfc:	2104      	movs	r1, #4
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e02:	4b7e      	ldr	r3, [pc, #504]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e06:	4b7d      	ldr	r3, [pc, #500]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e08:	2101      	movs	r1, #1
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0e:	f7ff fb59 	bl	80014c4 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e18:	f7ff fb54 	bl	80014c4 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e0e3      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e2a:	4b74      	ldr	r3, [pc, #464]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e2e:	2202      	movs	r2, #2
 8001e30:	4013      	ands	r3, r2
 8001e32:	d0f1      	beq.n	8001e18 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e34:	4b71      	ldr	r3, [pc, #452]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e38:	22f8      	movs	r2, #248	; 0xf8
 8001e3a:	4393      	bics	r3, r2
 8001e3c:	0019      	movs	r1, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	00da      	lsls	r2, r3, #3
 8001e44:	4b6d      	ldr	r3, [pc, #436]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e46:	430a      	orrs	r2, r1
 8001e48:	635a      	str	r2, [r3, #52]	; 0x34
 8001e4a:	e034      	b.n	8001eb6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	695b      	ldr	r3, [r3, #20]
 8001e50:	3305      	adds	r3, #5
 8001e52:	d111      	bne.n	8001e78 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e54:	4b69      	ldr	r3, [pc, #420]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e58:	4b68      	ldr	r3, [pc, #416]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e5a:	2104      	movs	r1, #4
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e60:	4b66      	ldr	r3, [pc, #408]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e64:	22f8      	movs	r2, #248	; 0xf8
 8001e66:	4393      	bics	r3, r2
 8001e68:	0019      	movs	r1, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	00da      	lsls	r2, r3, #3
 8001e70:	4b62      	ldr	r3, [pc, #392]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e72:	430a      	orrs	r2, r1
 8001e74:	635a      	str	r2, [r3, #52]	; 0x34
 8001e76:	e01e      	b.n	8001eb6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e78:	4b60      	ldr	r3, [pc, #384]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e7c:	4b5f      	ldr	r3, [pc, #380]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e7e:	2104      	movs	r1, #4
 8001e80:	430a      	orrs	r2, r1
 8001e82:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e84:	4b5d      	ldr	r3, [pc, #372]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e88:	4b5c      	ldr	r3, [pc, #368]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e90:	f7ff fb18 	bl	80014c4 <HAL_GetTick>
 8001e94:	0003      	movs	r3, r0
 8001e96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e9a:	f7ff fb13 	bl	80014c4 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e0a2      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001eac:	4b53      	ldr	r3, [pc, #332]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d1f1      	bne.n	8001e9a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d100      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x4e4>
 8001ebe:	e097      	b.n	8001ff0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec0:	4b4e      	ldr	r3, [pc, #312]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	220c      	movs	r2, #12
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	d100      	bne.n	8001ece <HAL_RCC_OscConfig+0x4f2>
 8001ecc:	e06b      	b.n	8001fa6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d14c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b49      	ldr	r3, [pc, #292]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	4b48      	ldr	r3, [pc, #288]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001edc:	494a      	ldr	r1, [pc, #296]	; (8002008 <HAL_RCC_OscConfig+0x62c>)
 8001ede:	400a      	ands	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff faef 	bl	80014c4 <HAL_GetTick>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff faea 	bl	80014c4 <HAL_GetTick>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e079      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efe:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	2380      	movs	r3, #128	; 0x80
 8001f04:	049b      	lsls	r3, r3, #18
 8001f06:	4013      	ands	r3, r2
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f0a:	4b3c      	ldr	r3, [pc, #240]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0e:	220f      	movs	r2, #15
 8001f10:	4393      	bics	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f18:	4b38      	ldr	r3, [pc, #224]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f1e:	4b37      	ldr	r3, [pc, #220]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	4a3a      	ldr	r2, [pc, #232]	; (800200c <HAL_RCC_OscConfig+0x630>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	431a      	orrs	r2, r3
 8001f32:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f38:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b2f      	ldr	r3, [pc, #188]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f3e:	2180      	movs	r1, #128	; 0x80
 8001f40:	0449      	lsls	r1, r1, #17
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7ff fabd 	bl	80014c4 <HAL_GetTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f50:	f7ff fab8 	bl	80014c4 <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e047      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f62:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	049b      	lsls	r3, r3, #18
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCC_OscConfig+0x574>
 8001f6e:	e03f      	b.n	8001ff0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f70:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4b21      	ldr	r3, [pc, #132]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f76:	4924      	ldr	r1, [pc, #144]	; (8002008 <HAL_RCC_OscConfig+0x62c>)
 8001f78:	400a      	ands	r2, r1
 8001f7a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff faa2 	bl	80014c4 <HAL_GetTick>
 8001f80:	0003      	movs	r3, r0
 8001f82:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f86:	f7ff fa9d 	bl	80014c4 <HAL_GetTick>
 8001f8a:	0002      	movs	r2, r0
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e02c      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f98:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	2380      	movs	r3, #128	; 0x80
 8001f9e:	049b      	lsls	r3, r3, #18
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d1f0      	bne.n	8001f86 <HAL_RCC_OscConfig+0x5aa>
 8001fa4:	e024      	b.n	8001ff0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a1b      	ldr	r3, [r3, #32]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e01f      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001fb2:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001fb8:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	025b      	lsls	r3, r3, #9
 8001fc4:	401a      	ands	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d10e      	bne.n	8001fec <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	220f      	movs	r2, #15
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d107      	bne.n	8001fec <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	23f0      	movs	r3, #240	; 0xf0
 8001fe0:	039b      	lsls	r3, r3, #14
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d001      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b008      	add	sp, #32
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000
 8002000:	00001388 	.word	0x00001388
 8002004:	efffffff 	.word	0xefffffff
 8002008:	feffffff 	.word	0xfeffffff
 800200c:	ffc2ffff 	.word	0xffc2ffff

08002010 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0b3      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002024:	4b5b      	ldr	r3, [pc, #364]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2201      	movs	r2, #1
 800202a:	4013      	ands	r3, r2
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d911      	bls.n	8002056 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b58      	ldr	r3, [pc, #352]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2201      	movs	r2, #1
 8002038:	4393      	bics	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	4b55      	ldr	r3, [pc, #340]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002044:	4b53      	ldr	r3, [pc, #332]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2201      	movs	r2, #1
 800204a:	4013      	ands	r3, r2
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e09a      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2202      	movs	r2, #2
 800205c:	4013      	ands	r3, r2
 800205e:	d015      	beq.n	800208c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2204      	movs	r2, #4
 8002066:	4013      	ands	r3, r2
 8002068:	d006      	beq.n	8002078 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800206a:	4b4b      	ldr	r3, [pc, #300]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	4b4a      	ldr	r3, [pc, #296]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002070:	21e0      	movs	r1, #224	; 0xe0
 8002072:	00c9      	lsls	r1, r1, #3
 8002074:	430a      	orrs	r2, r1
 8002076:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002078:	4b47      	ldr	r3, [pc, #284]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	22f0      	movs	r2, #240	; 0xf0
 800207e:	4393      	bics	r3, r2
 8002080:	0019      	movs	r1, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	4b44      	ldr	r3, [pc, #272]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002088:	430a      	orrs	r2, r1
 800208a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2201      	movs	r2, #1
 8002092:	4013      	ands	r3, r2
 8002094:	d040      	beq.n	8002118 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d107      	bne.n	80020ae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	4b3e      	ldr	r3, [pc, #248]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	2380      	movs	r3, #128	; 0x80
 80020a4:	029b      	lsls	r3, r3, #10
 80020a6:	4013      	ands	r3, r2
 80020a8:	d114      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e06e      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b6:	4b38      	ldr	r3, [pc, #224]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	2380      	movs	r3, #128	; 0x80
 80020bc:	049b      	lsls	r3, r3, #18
 80020be:	4013      	ands	r3, r2
 80020c0:	d108      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e062      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c6:	4b34      	ldr	r3, [pc, #208]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2202      	movs	r2, #2
 80020cc:	4013      	ands	r3, r2
 80020ce:	d101      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e05b      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020d4:	4b30      	ldr	r3, [pc, #192]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2203      	movs	r2, #3
 80020da:	4393      	bics	r3, r2
 80020dc:	0019      	movs	r1, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 80020e4:	430a      	orrs	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e8:	f7ff f9ec 	bl	80014c4 <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f0:	e009      	b.n	8002106 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f2:	f7ff f9e7 	bl	80014c4 <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	4a27      	ldr	r2, [pc, #156]	; (800219c <HAL_RCC_ClockConfig+0x18c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e042      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002106:	4b24      	ldr	r3, [pc, #144]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	220c      	movs	r2, #12
 800210c:	401a      	ands	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	429a      	cmp	r2, r3
 8002116:	d1ec      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002118:	4b1e      	ldr	r3, [pc, #120]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2201      	movs	r2, #1
 800211e:	4013      	ands	r3, r2
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d211      	bcs.n	800214a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002126:	4b1b      	ldr	r3, [pc, #108]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	4393      	bics	r3, r2
 800212e:	0019      	movs	r1, r3
 8002130:	4b18      	ldr	r3, [pc, #96]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002138:	4b16      	ldr	r3, [pc, #88]	; (8002194 <HAL_RCC_ClockConfig+0x184>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2201      	movs	r2, #1
 800213e:	4013      	ands	r3, r2
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d001      	beq.n	800214a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e020      	b.n	800218c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2204      	movs	r2, #4
 8002150:	4013      	ands	r3, r2
 8002152:	d009      	beq.n	8002168 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002154:	4b10      	ldr	r3, [pc, #64]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <HAL_RCC_ClockConfig+0x190>)
 800215a:	4013      	ands	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68da      	ldr	r2, [r3, #12]
 8002162:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002164:	430a      	orrs	r2, r1
 8002166:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002168:	f000 f820 	bl	80021ac <HAL_RCC_GetSysClockFreq>
 800216c:	0001      	movs	r1, r0
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <HAL_RCC_ClockConfig+0x188>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	091b      	lsrs	r3, r3, #4
 8002174:	220f      	movs	r2, #15
 8002176:	4013      	ands	r3, r2
 8002178:	4a0a      	ldr	r2, [pc, #40]	; (80021a4 <HAL_RCC_ClockConfig+0x194>)
 800217a:	5cd3      	ldrb	r3, [r2, r3]
 800217c:	000a      	movs	r2, r1
 800217e:	40da      	lsrs	r2, r3
 8002180:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <HAL_RCC_ClockConfig+0x198>)
 8002182:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002184:	2003      	movs	r0, #3
 8002186:	f7ff f957 	bl	8001438 <HAL_InitTick>
  
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	0018      	movs	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	b004      	add	sp, #16
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40022000 	.word	0x40022000
 8002198:	40021000 	.word	0x40021000
 800219c:	00001388 	.word	0x00001388
 80021a0:	fffff8ff 	.word	0xfffff8ff
 80021a4:	08002940 	.word	0x08002940
 80021a8:	20000000 	.word	0x20000000

080021ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	2300      	movs	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80021c6:	4b20      	ldr	r3, [pc, #128]	; (8002248 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	220c      	movs	r2, #12
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d002      	beq.n	80021dc <HAL_RCC_GetSysClockFreq+0x30>
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d003      	beq.n	80021e2 <HAL_RCC_GetSysClockFreq+0x36>
 80021da:	e02c      	b.n	8002236 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021dc:	4b1b      	ldr	r3, [pc, #108]	; (800224c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021de:	613b      	str	r3, [r7, #16]
      break;
 80021e0:	e02c      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	0c9b      	lsrs	r3, r3, #18
 80021e6:	220f      	movs	r2, #15
 80021e8:	4013      	ands	r3, r2
 80021ea:	4a19      	ldr	r2, [pc, #100]	; (8002250 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021ec:	5cd3      	ldrb	r3, [r2, r3]
 80021ee:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80021f0:	4b15      	ldr	r3, [pc, #84]	; (8002248 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f4:	220f      	movs	r2, #15
 80021f6:	4013      	ands	r3, r2
 80021f8:	4a16      	ldr	r2, [pc, #88]	; (8002254 <HAL_RCC_GetSysClockFreq+0xa8>)
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	2380      	movs	r3, #128	; 0x80
 8002202:	025b      	lsls	r3, r3, #9
 8002204:	4013      	ands	r3, r2
 8002206:	d009      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	4810      	ldr	r0, [pc, #64]	; (800224c <HAL_RCC_GetSysClockFreq+0xa0>)
 800220c:	f7fd ff7c 	bl	8000108 <__udivsi3>
 8002210:	0003      	movs	r3, r0
 8002212:	001a      	movs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4353      	muls	r3, r2
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	e009      	b.n	8002230 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	000a      	movs	r2, r1
 8002220:	0152      	lsls	r2, r2, #5
 8002222:	1a52      	subs	r2, r2, r1
 8002224:	0193      	lsls	r3, r2, #6
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	185b      	adds	r3, r3, r1
 800222c:	021b      	lsls	r3, r3, #8
 800222e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	613b      	str	r3, [r7, #16]
      break;
 8002234:	e002      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002238:	613b      	str	r3, [r7, #16]
      break;
 800223a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800223c:	693b      	ldr	r3, [r7, #16]
}
 800223e:	0018      	movs	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	b006      	add	sp, #24
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	40021000 	.word	0x40021000
 800224c:	007a1200 	.word	0x007a1200
 8002250:	08002950 	.word	0x08002950
 8002254:	08002960 	.word	0x08002960

08002258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e042      	b.n	80022f0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	223d      	movs	r2, #61	; 0x3d
 800226e:	5c9b      	ldrb	r3, [r3, r2]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d107      	bne.n	8002286 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	223c      	movs	r2, #60	; 0x3c
 800227a:	2100      	movs	r1, #0
 800227c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	0018      	movs	r0, r3
 8002282:	f7ff f861 	bl	8001348 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	223d      	movs	r2, #61	; 0x3d
 800228a:	2102      	movs	r1, #2
 800228c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3304      	adds	r3, #4
 8002296:	0019      	movs	r1, r3
 8002298:	0010      	movs	r0, r2
 800229a:	f000 f991 	bl	80025c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2246      	movs	r2, #70	; 0x46
 80022a2:	2101      	movs	r1, #1
 80022a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	223e      	movs	r2, #62	; 0x3e
 80022aa:	2101      	movs	r1, #1
 80022ac:	5499      	strb	r1, [r3, r2]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	223f      	movs	r2, #63	; 0x3f
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2240      	movs	r2, #64	; 0x40
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2241      	movs	r2, #65	; 0x41
 80022c2:	2101      	movs	r1, #1
 80022c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2242      	movs	r2, #66	; 0x42
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2243      	movs	r2, #67	; 0x43
 80022d2:	2101      	movs	r1, #1
 80022d4:	5499      	strb	r1, [r3, r2]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2244      	movs	r2, #68	; 0x44
 80022da:	2101      	movs	r1, #1
 80022dc:	5499      	strb	r1, [r3, r2]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2245      	movs	r2, #69	; 0x45
 80022e2:	2101      	movs	r1, #1
 80022e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	223d      	movs	r2, #61	; 0x3d
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	0018      	movs	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b002      	add	sp, #8
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	223d      	movs	r2, #61	; 0x3d
 8002304:	5c9b      	ldrb	r3, [r3, r2]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b01      	cmp	r3, #1
 800230a:	d001      	beq.n	8002310 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e02d      	b.n	800236c <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	223d      	movs	r2, #61	; 0x3d
 8002314:	2102      	movs	r1, #2
 8002316:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a15      	ldr	r2, [pc, #84]	; (8002374 <HAL_TIM_Base_Start+0x7c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_TIM_Base_Start+0x3e>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a14      	ldr	r2, [pc, #80]	; (8002378 <HAL_TIM_Base_Start+0x80>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d004      	beq.n	8002336 <HAL_TIM_Base_Start+0x3e>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a12      	ldr	r2, [pc, #72]	; (800237c <HAL_TIM_Base_Start+0x84>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d111      	bne.n	800235a <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2207      	movs	r2, #7
 800233e:	4013      	ands	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2b06      	cmp	r3, #6
 8002346:	d010      	beq.n	800236a <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2101      	movs	r1, #1
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002358:	e007      	b.n	800236a <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2101      	movs	r1, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	0018      	movs	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	b004      	add	sp, #16
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40012c00 	.word	0x40012c00
 8002378:	40000400 	.word	0x40000400
 800237c:	40014000 	.word	0x40014000

08002380 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	223d      	movs	r2, #61	; 0x3d
 800238c:	5c9b      	ldrb	r3, [r3, r2]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d001      	beq.n	8002398 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e035      	b.n	8002404 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	223d      	movs	r2, #61	; 0x3d
 800239c:	2102      	movs	r1, #2
 800239e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2101      	movs	r1, #1
 80023ac:	430a      	orrs	r2, r1
 80023ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a15      	ldr	r2, [pc, #84]	; (800240c <HAL_TIM_Base_Start_IT+0x8c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d009      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a14      	ldr	r2, [pc, #80]	; (8002410 <HAL_TIM_Base_Start_IT+0x90>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d004      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a12      	ldr	r2, [pc, #72]	; (8002414 <HAL_TIM_Base_Start_IT+0x94>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d111      	bne.n	80023f2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2207      	movs	r2, #7
 80023d6:	4013      	ands	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b06      	cmp	r3, #6
 80023de:	d010      	beq.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2101      	movs	r1, #1
 80023ec:	430a      	orrs	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023f0:	e007      	b.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2101      	movs	r1, #1
 80023fe:	430a      	orrs	r2, r1
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	b004      	add	sp, #16
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40012c00 	.word	0x40012c00
 8002410:	40000400 	.word	0x40000400
 8002414:	40014000 	.word	0x40014000

08002418 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002422:	230f      	movs	r3, #15
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	223c      	movs	r2, #60	; 0x3c
 800242e:	5c9b      	ldrb	r3, [r3, r2]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_TIM_ConfigClockSource+0x20>
 8002434:	2302      	movs	r3, #2
 8002436:	e0bc      	b.n	80025b2 <HAL_TIM_ConfigClockSource+0x19a>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	223c      	movs	r2, #60	; 0x3c
 800243c:	2101      	movs	r1, #1
 800243e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	223d      	movs	r2, #61	; 0x3d
 8002444:	2102      	movs	r1, #2
 8002446:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2277      	movs	r2, #119	; 0x77
 8002454:	4393      	bics	r3, r2
 8002456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4a58      	ldr	r2, [pc, #352]	; (80025bc <HAL_TIM_ConfigClockSource+0x1a4>)
 800245c:	4013      	ands	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2280      	movs	r2, #128	; 0x80
 800246e:	0192      	lsls	r2, r2, #6
 8002470:	4293      	cmp	r3, r2
 8002472:	d040      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0xde>
 8002474:	2280      	movs	r2, #128	; 0x80
 8002476:	0192      	lsls	r2, r2, #6
 8002478:	4293      	cmp	r3, r2
 800247a:	d900      	bls.n	800247e <HAL_TIM_ConfigClockSource+0x66>
 800247c:	e088      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 800247e:	2280      	movs	r2, #128	; 0x80
 8002480:	0152      	lsls	r2, r2, #5
 8002482:	4293      	cmp	r3, r2
 8002484:	d100      	bne.n	8002488 <HAL_TIM_ConfigClockSource+0x70>
 8002486:	e088      	b.n	800259a <HAL_TIM_ConfigClockSource+0x182>
 8002488:	2280      	movs	r2, #128	; 0x80
 800248a:	0152      	lsls	r2, r2, #5
 800248c:	4293      	cmp	r3, r2
 800248e:	d900      	bls.n	8002492 <HAL_TIM_ConfigClockSource+0x7a>
 8002490:	e07e      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 8002492:	2b70      	cmp	r3, #112	; 0x70
 8002494:	d018      	beq.n	80024c8 <HAL_TIM_ConfigClockSource+0xb0>
 8002496:	d900      	bls.n	800249a <HAL_TIM_ConfigClockSource+0x82>
 8002498:	e07a      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 800249a:	2b60      	cmp	r3, #96	; 0x60
 800249c:	d04f      	beq.n	800253e <HAL_TIM_ConfigClockSource+0x126>
 800249e:	d900      	bls.n	80024a2 <HAL_TIM_ConfigClockSource+0x8a>
 80024a0:	e076      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024a2:	2b50      	cmp	r3, #80	; 0x50
 80024a4:	d03b      	beq.n	800251e <HAL_TIM_ConfigClockSource+0x106>
 80024a6:	d900      	bls.n	80024aa <HAL_TIM_ConfigClockSource+0x92>
 80024a8:	e072      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024aa:	2b40      	cmp	r3, #64	; 0x40
 80024ac:	d057      	beq.n	800255e <HAL_TIM_ConfigClockSource+0x146>
 80024ae:	d900      	bls.n	80024b2 <HAL_TIM_ConfigClockSource+0x9a>
 80024b0:	e06e      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024b2:	2b30      	cmp	r3, #48	; 0x30
 80024b4:	d063      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024b6:	d86b      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d060      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024bc:	d868      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d05d      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024c2:	2b10      	cmp	r3, #16
 80024c4:	d05b      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024c6:	e063      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6818      	ldr	r0, [r3, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	6899      	ldr	r1, [r3, #8]
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f000 f962 	bl	80027a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2277      	movs	r2, #119	; 0x77
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	609a      	str	r2, [r3, #8]
      break;
 80024f4:	e052      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6899      	ldr	r1, [r3, #8]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f000 f94b 	bl	80027a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2180      	movs	r1, #128	; 0x80
 8002516:	01c9      	lsls	r1, r1, #7
 8002518:	430a      	orrs	r2, r1
 800251a:	609a      	str	r2, [r3, #8]
      break;
 800251c:	e03e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6859      	ldr	r1, [r3, #4]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	001a      	movs	r2, r3
 800252c:	f000 f8be 	bl	80026ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2150      	movs	r1, #80	; 0x50
 8002536:	0018      	movs	r0, r3
 8002538:	f000 f918 	bl	800276c <TIM_ITRx_SetConfig>
      break;
 800253c:	e02e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	6859      	ldr	r1, [r3, #4]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	001a      	movs	r2, r3
 800254c:	f000 f8dc 	bl	8002708 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2160      	movs	r1, #96	; 0x60
 8002556:	0018      	movs	r0, r3
 8002558:	f000 f908 	bl	800276c <TIM_ITRx_SetConfig>
      break;
 800255c:	e01e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	6859      	ldr	r1, [r3, #4]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	001a      	movs	r2, r3
 800256c:	f000 f89e 	bl	80026ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2140      	movs	r1, #64	; 0x40
 8002576:	0018      	movs	r0, r3
 8002578:	f000 f8f8 	bl	800276c <TIM_ITRx_SetConfig>
      break;
 800257c:	e00e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	0019      	movs	r1, r3
 8002588:	0010      	movs	r0, r2
 800258a:	f000 f8ef 	bl	800276c <TIM_ITRx_SetConfig>
      break;
 800258e:	e005      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002590:	230f      	movs	r3, #15
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2201      	movs	r2, #1
 8002596:	701a      	strb	r2, [r3, #0]
      break;
 8002598:	e000      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800259a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223d      	movs	r2, #61	; 0x3d
 80025a0:	2101      	movs	r1, #1
 80025a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	223c      	movs	r2, #60	; 0x3c
 80025a8:	2100      	movs	r1, #0
 80025aa:	5499      	strb	r1, [r3, r2]

  return status;
 80025ac:	230f      	movs	r3, #15
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	781b      	ldrb	r3, [r3, #0]
}
 80025b2:	0018      	movs	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b004      	add	sp, #16
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	ffff00ff 	.word	0xffff00ff

080025c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a2f      	ldr	r2, [pc, #188]	; (8002690 <TIM_Base_SetConfig+0xd0>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d003      	beq.n	80025e0 <TIM_Base_SetConfig+0x20>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a2e      	ldr	r2, [pc, #184]	; (8002694 <TIM_Base_SetConfig+0xd4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d108      	bne.n	80025f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2270      	movs	r2, #112	; 0x70
 80025e4:	4393      	bics	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a26      	ldr	r2, [pc, #152]	; (8002690 <TIM_Base_SetConfig+0xd0>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d013      	beq.n	8002622 <TIM_Base_SetConfig+0x62>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a25      	ldr	r2, [pc, #148]	; (8002694 <TIM_Base_SetConfig+0xd4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d00f      	beq.n	8002622 <TIM_Base_SetConfig+0x62>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a24      	ldr	r2, [pc, #144]	; (8002698 <TIM_Base_SetConfig+0xd8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d00b      	beq.n	8002622 <TIM_Base_SetConfig+0x62>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a23      	ldr	r2, [pc, #140]	; (800269c <TIM_Base_SetConfig+0xdc>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d007      	beq.n	8002622 <TIM_Base_SetConfig+0x62>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a22      	ldr	r2, [pc, #136]	; (80026a0 <TIM_Base_SetConfig+0xe0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d003      	beq.n	8002622 <TIM_Base_SetConfig+0x62>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <TIM_Base_SetConfig+0xe4>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d108      	bne.n	8002634 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4a20      	ldr	r2, [pc, #128]	; (80026a8 <TIM_Base_SetConfig+0xe8>)
 8002626:	4013      	ands	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4313      	orrs	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2280      	movs	r2, #128	; 0x80
 8002638:	4393      	bics	r3, r2
 800263a:	001a      	movs	r2, r3
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	4313      	orrs	r3, r2
 8002642:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a0c      	ldr	r2, [pc, #48]	; (8002690 <TIM_Base_SetConfig+0xd0>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d00b      	beq.n	800267a <TIM_Base_SetConfig+0xba>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a0d      	ldr	r2, [pc, #52]	; (800269c <TIM_Base_SetConfig+0xdc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d007      	beq.n	800267a <TIM_Base_SetConfig+0xba>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a0c      	ldr	r2, [pc, #48]	; (80026a0 <TIM_Base_SetConfig+0xe0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d003      	beq.n	800267a <TIM_Base_SetConfig+0xba>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a0b      	ldr	r2, [pc, #44]	; (80026a4 <TIM_Base_SetConfig+0xe4>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d103      	bne.n	8002682 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	691a      	ldr	r2, [r3, #16]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	615a      	str	r2, [r3, #20]
}
 8002688:	46c0      	nop			; (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	b004      	add	sp, #16
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40012c00 	.word	0x40012c00
 8002694:	40000400 	.word	0x40000400
 8002698:	40002000 	.word	0x40002000
 800269c:	40014000 	.word	0x40014000
 80026a0:	40014400 	.word	0x40014400
 80026a4:	40014800 	.word	0x40014800
 80026a8:	fffffcff 	.word	0xfffffcff

080026ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	2201      	movs	r2, #1
 80026c4:	4393      	bics	r3, r2
 80026c6:	001a      	movs	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	22f0      	movs	r2, #240	; 0xf0
 80026d6:	4393      	bics	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	220a      	movs	r2, #10
 80026e8:	4393      	bics	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	621a      	str	r2, [r3, #32]
}
 8002700:	46c0      	nop			; (mov r8, r8)
 8002702:	46bd      	mov	sp, r7
 8002704:	b006      	add	sp, #24
 8002706:	bd80      	pop	{r7, pc}

08002708 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	2210      	movs	r2, #16
 800271a:	4393      	bics	r3, r2
 800271c:	001a      	movs	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	4a0d      	ldr	r2, [pc, #52]	; (8002768 <TIM_TI2_ConfigInputStage+0x60>)
 8002732:	4013      	ands	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	031b      	lsls	r3, r3, #12
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	4313      	orrs	r3, r2
 800273e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	22a0      	movs	r2, #160	; 0xa0
 8002744:	4393      	bics	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	011b      	lsls	r3, r3, #4
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	621a      	str	r2, [r3, #32]
}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	46bd      	mov	sp, r7
 8002762:	b006      	add	sp, #24
 8002764:	bd80      	pop	{r7, pc}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	ffff0fff 	.word	0xffff0fff

0800276c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2270      	movs	r2, #112	; 0x70
 8002780:	4393      	bics	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4313      	orrs	r3, r2
 800278a:	2207      	movs	r2, #7
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	609a      	str	r2, [r3, #8]
}
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	46bd      	mov	sp, r7
 800279a:	b004      	add	sp, #16
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	4a09      	ldr	r2, [pc, #36]	; (80027dc <TIM_ETR_SetConfig+0x3c>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	021a      	lsls	r2, r3, #8
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	697a      	ldr	r2, [r7, #20]
 80027d2:	609a      	str	r2, [r3, #8]
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b006      	add	sp, #24
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	ffff00ff 	.word	0xffff00ff

080027e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	223c      	movs	r2, #60	; 0x3c
 80027ee:	5c9b      	ldrb	r3, [r3, r2]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e041      	b.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	223c      	movs	r2, #60	; 0x3c
 80027fc:	2101      	movs	r1, #1
 80027fe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	223d      	movs	r2, #61	; 0x3d
 8002804:	2102      	movs	r1, #2
 8002806:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2270      	movs	r2, #112	; 0x70
 800281c:	4393      	bics	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a13      	ldr	r2, [pc, #76]	; (8002884 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d009      	beq.n	8002850 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a11      	ldr	r2, [pc, #68]	; (8002888 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d004      	beq.n	8002850 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a10      	ldr	r2, [pc, #64]	; (800288c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d10c      	bne.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2280      	movs	r2, #128	; 0x80
 8002854:	4393      	bics	r3, r2
 8002856:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	4313      	orrs	r3, r2
 8002860:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	223d      	movs	r2, #61	; 0x3d
 800286e:	2101      	movs	r1, #1
 8002870:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	223c      	movs	r2, #60	; 0x3c
 8002876:	2100      	movs	r1, #0
 8002878:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	0018      	movs	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	b004      	add	sp, #16
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40000400 	.word	0x40000400
 800288c:	40014000 	.word	0x40014000

08002890 <__libc_init_array>:
 8002890:	b570      	push	{r4, r5, r6, lr}
 8002892:	2600      	movs	r6, #0
 8002894:	4d0c      	ldr	r5, [pc, #48]	; (80028c8 <__libc_init_array+0x38>)
 8002896:	4c0d      	ldr	r4, [pc, #52]	; (80028cc <__libc_init_array+0x3c>)
 8002898:	1b64      	subs	r4, r4, r5
 800289a:	10a4      	asrs	r4, r4, #2
 800289c:	42a6      	cmp	r6, r4
 800289e:	d109      	bne.n	80028b4 <__libc_init_array+0x24>
 80028a0:	2600      	movs	r6, #0
 80028a2:	f000 f821 	bl	80028e8 <_init>
 80028a6:	4d0a      	ldr	r5, [pc, #40]	; (80028d0 <__libc_init_array+0x40>)
 80028a8:	4c0a      	ldr	r4, [pc, #40]	; (80028d4 <__libc_init_array+0x44>)
 80028aa:	1b64      	subs	r4, r4, r5
 80028ac:	10a4      	asrs	r4, r4, #2
 80028ae:	42a6      	cmp	r6, r4
 80028b0:	d105      	bne.n	80028be <__libc_init_array+0x2e>
 80028b2:	bd70      	pop	{r4, r5, r6, pc}
 80028b4:	00b3      	lsls	r3, r6, #2
 80028b6:	58eb      	ldr	r3, [r5, r3]
 80028b8:	4798      	blx	r3
 80028ba:	3601      	adds	r6, #1
 80028bc:	e7ee      	b.n	800289c <__libc_init_array+0xc>
 80028be:	00b3      	lsls	r3, r6, #2
 80028c0:	58eb      	ldr	r3, [r5, r3]
 80028c2:	4798      	blx	r3
 80028c4:	3601      	adds	r6, #1
 80028c6:	e7f2      	b.n	80028ae <__libc_init_array+0x1e>
 80028c8:	08002970 	.word	0x08002970
 80028cc:	08002970 	.word	0x08002970
 80028d0:	08002970 	.word	0x08002970
 80028d4:	08002974 	.word	0x08002974

080028d8 <memset>:
 80028d8:	0003      	movs	r3, r0
 80028da:	1882      	adds	r2, r0, r2
 80028dc:	4293      	cmp	r3, r2
 80028de:	d100      	bne.n	80028e2 <memset+0xa>
 80028e0:	4770      	bx	lr
 80028e2:	7019      	strb	r1, [r3, #0]
 80028e4:	3301      	adds	r3, #1
 80028e6:	e7f9      	b.n	80028dc <memset+0x4>

080028e8 <_init>:
 80028e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ee:	bc08      	pop	{r3}
 80028f0:	469e      	mov	lr, r3
 80028f2:	4770      	bx	lr

080028f4 <_fini>:
 80028f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028fa:	bc08      	pop	{r3}
 80028fc:	469e      	mov	lr, r3
 80028fe:	4770      	bx	lr
