#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 16 23:41:37 2025
# Process ID: 14280
# Current directory: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1540 Y:\Code\Digital_Design_MCU\v20_MCU_FULL_RW\prj\MCU_FULL_RW\MCU_FULL_RW.xpr
# Log file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 972.578 ; gain = 224.191
update_compile_order -fileset sources_1
generate_target Simulation [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:44 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Compiling module dist_mem_gen_1
# -- Compiling module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 23:43:44 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:44 on Jun 16,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:43:45 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:45 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:43:45 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:43:45 on Jun 16,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:43:45 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=10764)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.156 ; gain = 4.742
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:52:56 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 23:52:56 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:52:56 on Jun 16,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:52:57 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:52:57 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Compiling module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:52:57 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:52:57 on Jun 16,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:52:57 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=10376)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1042.363 ; gain = 3.359
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:53:53 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 23:53:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:53:53 on Jun 16,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:53:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:53:53 on Jun 16,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:53:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:53:53 on Jun 16,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:53:53 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=21192)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.363 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 00:13:26 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:14:53 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 00:14:53 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:14:53 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 00:14:53 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:14:53 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 00:14:53 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:14:53 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:14:53 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=18492)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.758 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 00:19:20 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:20:25 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 00:20:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:20:25 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 00:20:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:20:25 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 00:20:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:20:25 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:20:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=18768)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 00:34:40 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:35:39 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 00:35:39 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:35:39 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 00:35:39 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:35:39 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 00:35:39 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:35:39 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:35:39 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=5124)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/FFT_input.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_1_synth_1
launch_runs -jobs 12 dist_mem_gen_1_synth_1
[Tue Jun 17 00:40:21 2025] Launched dist_mem_gen_1_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:41:19 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 00:41:19 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:41:19 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 00:41:19 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:41:19 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 00:41:19 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:41:19 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:41:19 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=13412)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:59:20 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 00:59:20 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:59:20 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 00:59:20 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:59:20 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 00:59:20 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:59:20 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:59:20 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=12632)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/FFT_input.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_1_synth_1
launch_runs -jobs 12 dist_mem_gen_1_synth_1
[Tue Jun 17 01:07:52 2025] Launched dist_mem_gen_1_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:08:50 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:08:50 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:08:50 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:08:50 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:08:50 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:08:50 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:08:50 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:08:50 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=20832)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 01:11:53 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:13:07 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:13:07 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:13:07 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:13:07 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:13:07 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:13:07 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:13:07 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:13:07 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=11448)
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:16:40 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Compiling module dist_mem_gen_1
# -- Compiling module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:16:40 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:16:40 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:16:40 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:16:40 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:16:40 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:16:40 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:16:40 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=2588)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_0, cache-ID = e265e7001affb645; cache size = 9.798 MB.
catch { [ delete_ip_run [get_ips -all dist_mem_gen_0] ] }
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:22:26 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:22:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:22:26 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:22:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:22:26 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:22:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:22:26 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:22:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=14220)
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 01:24:37 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:26:24 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:26:24 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:26:24 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:26:24 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:26:25 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:26:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:26:25 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:26:25 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=21452)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 01:49:05 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/FFT_input.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/FFT_input.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_1, cache-ID = 326fa743f29ace70; cache size = 9.968 MB.
catch { [ delete_ip_run [get_ips -all dist_mem_gen_1] ] }
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci' from fileset 'dist_mem_gen_1' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:51:16 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:51:16 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:51:16 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:51:16 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:51:16 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:51:16 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:51:16 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:51:16 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=7108)
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_0, cache-ID = fe118c69ea773149; cache size = 9.968 MB.
catch { [ delete_ip_run [get_ips -all dist_mem_gen_0] ] }
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:58:55 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 01:58:56 on Jun 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:58:56 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 01:58:56 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:58:56 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:58:56 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 01:58:56 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:58:56 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=8412)
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 02:04:55 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:58 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Compiling module dist_mem_gen_1
# -- Compiling module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 02:05:58 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:58 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:05:58 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:58 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:05:58 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:58 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:05:58 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=15972)
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Tue Jun 17 02:10:22 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:26 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 02:11:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:26 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:11:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:26 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:11:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:26 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:11:26 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=16852)
