/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[26] | in_data[63]) & (in_data[89] | in_data[41]));
  assign celloutsig_1_0z = ~((in_data[170] | in_data[175]) & (in_data[110] | in_data[115]));
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_4z[10] ^ celloutsig_0_0z;
  assign celloutsig_1_18z = ~(celloutsig_1_4z ^ celloutsig_1_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[7] ^ _01_);
  reg [5:0] _10_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_4z[11:7], celloutsig_0_5z };
  assign { _03_[5:1], _01_ } = _10_;
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_5z };
  assign out_data[3:0] = _11_;
  reg [9:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 10'h000;
    else _12_ <= { celloutsig_1_5z[8:1], celloutsig_1_5z[1], celloutsig_1_2z };
  assign { _02_[9:6], _00_, _02_[4:0] } = _12_;
  assign celloutsig_1_10z = { in_data[113:97], celloutsig_1_0z, celloutsig_1_9z } & { _02_[4:0], celloutsig_1_9z, celloutsig_1_5z[9:1], celloutsig_1_5z[1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_3z = { in_data[75:73], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } & { in_data[43:39], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_11z[7:5] & celloutsig_1_5z[5:3];
  assign celloutsig_0_10z = { _03_[5:4], celloutsig_0_2z, celloutsig_0_8z } & { _03_[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[20:7], celloutsig_0_0z } && { in_data[32:20], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z } !== celloutsig_1_7z[6:4];
  assign celloutsig_0_11z = { _03_[2:1], _01_ } !== { in_data[88], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_13z = { _03_[3:1], _01_, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, _03_[5:1], _01_ } !== { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[11:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z } !== { celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_1z = in_data[88:83] !== in_data[41:36];
  assign celloutsig_0_19z = celloutsig_0_4z[18:14] !== { celloutsig_0_18z[5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[119:109] !== { in_data[191:182], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_2z & _02_[0];
  assign celloutsig_0_9z = celloutsig_0_4z[12] & celloutsig_0_2z;
  assign celloutsig_1_1z = ^ in_data[141:116];
  assign celloutsig_1_4z = ^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_7z[11:3] << celloutsig_1_10z[18:10];
  assign celloutsig_0_8z = { celloutsig_0_3z[5:1], celloutsig_0_0z } << celloutsig_0_3z;
  assign celloutsig_0_18z = { celloutsig_0_8z[4:3], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z } << { in_data[71:63], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_5z, celloutsig_0_8z } << { celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2:0], celloutsig_1_1z, _02_[9:6], _00_, _02_[4:0] } ^ { celloutsig_1_5z[5:2], celloutsig_1_5z[9:1], celloutsig_1_5z[1] };
  assign celloutsig_0_4z = { in_data[71:54], celloutsig_0_2z } ^ { in_data[84:67], celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[145:142] ^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign { celloutsig_1_5z[5], celloutsig_1_5z[3], celloutsig_1_5z[1], celloutsig_1_5z[2], celloutsig_1_5z[4], celloutsig_1_5z[9:6] } = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, in_data[156:153] } ^ { celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z[3] };
  assign _02_[5] = _00_;
  assign _03_[0] = _01_;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[128], out_data[98:96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
