ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"w5500_spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_EnableIRQ:
  26              	.LFB104:
  27              		.file 1 "CMSIS/Include/core_cm4.h"
   1:CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:CMSIS/Include/core_cm4.h **** /*
   8:CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:CMSIS/Include/core_cm4.h ****  *
  10:CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS/Include/core_cm4.h ****  *
  12:CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:CMSIS/Include/core_cm4.h ****  *
  16:CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CMSIS/Include/core_cm4.h ****  *
  18:CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:CMSIS/Include/core_cm4.h ****  */
  24:CMSIS/Include/core_cm4.h **** 
  25:CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:CMSIS/Include/core_cm4.h **** #endif
  30:CMSIS/Include/core_cm4.h **** 
  31:CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 2


  32:CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:CMSIS/Include/core_cm4.h **** 
  34:CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:CMSIS/Include/core_cm4.h **** 
  36:CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:CMSIS/Include/core_cm4.h ****  extern "C" {
  38:CMSIS/Include/core_cm4.h **** #endif
  39:CMSIS/Include/core_cm4.h **** 
  40:CMSIS/Include/core_cm4.h **** /**
  41:CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:CMSIS/Include/core_cm4.h **** 
  44:CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:CMSIS/Include/core_cm4.h **** 
  47:CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:CMSIS/Include/core_cm4.h **** 
  50:CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:CMSIS/Include/core_cm4.h ****  */
  53:CMSIS/Include/core_cm4.h **** 
  54:CMSIS/Include/core_cm4.h **** 
  55:CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:CMSIS/Include/core_cm4.h **** /**
  59:CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:CMSIS/Include/core_cm4.h ****   @{
  61:CMSIS/Include/core_cm4.h ****  */
  62:CMSIS/Include/core_cm4.h **** 
  63:CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:CMSIS/Include/core_cm4.h **** 
  65:CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:CMSIS/Include/core_cm4.h **** 
  71:CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:CMSIS/Include/core_cm4.h **** 
  73:CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:CMSIS/Include/core_cm4.h **** */
  76:CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:CMSIS/Include/core_cm4.h ****     #else
  81:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:CMSIS/Include/core_cm4.h ****     #endif
  84:CMSIS/Include/core_cm4.h ****   #else
  85:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:CMSIS/Include/core_cm4.h ****   #endif
  87:CMSIS/Include/core_cm4.h **** 
  88:CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 3


  89:CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:CMSIS/Include/core_cm4.h ****     #else
  93:CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:CMSIS/Include/core_cm4.h ****     #endif
  96:CMSIS/Include/core_cm4.h ****   #else
  97:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:CMSIS/Include/core_cm4.h ****   #endif
  99:CMSIS/Include/core_cm4.h **** 
 100:CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:CMSIS/Include/core_cm4.h ****     #else
 105:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:CMSIS/Include/core_cm4.h ****     #endif
 108:CMSIS/Include/core_cm4.h ****   #else
 109:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:CMSIS/Include/core_cm4.h ****   #endif
 111:CMSIS/Include/core_cm4.h **** 
 112:CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:CMSIS/Include/core_cm4.h ****     #else
 117:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:CMSIS/Include/core_cm4.h ****     #endif
 120:CMSIS/Include/core_cm4.h ****   #else
 121:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:CMSIS/Include/core_cm4.h ****   #endif
 123:CMSIS/Include/core_cm4.h **** 
 124:CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:CMSIS/Include/core_cm4.h ****     #else
 129:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:CMSIS/Include/core_cm4.h ****     #endif
 132:CMSIS/Include/core_cm4.h ****   #else
 133:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:CMSIS/Include/core_cm4.h ****   #endif
 135:CMSIS/Include/core_cm4.h **** 
 136:CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:CMSIS/Include/core_cm4.h ****     #else
 141:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:CMSIS/Include/core_cm4.h ****     #endif
 144:CMSIS/Include/core_cm4.h ****   #else
 145:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 4


 146:CMSIS/Include/core_cm4.h ****   #endif
 147:CMSIS/Include/core_cm4.h **** 
 148:CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:CMSIS/Include/core_cm4.h ****     #else
 153:CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:CMSIS/Include/core_cm4.h ****     #endif
 156:CMSIS/Include/core_cm4.h ****   #else
 157:CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:CMSIS/Include/core_cm4.h ****   #endif
 159:CMSIS/Include/core_cm4.h **** 
 160:CMSIS/Include/core_cm4.h **** #endif
 161:CMSIS/Include/core_cm4.h **** 
 162:CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:CMSIS/Include/core_cm4.h **** 
 164:CMSIS/Include/core_cm4.h **** 
 165:CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:CMSIS/Include/core_cm4.h **** }
 167:CMSIS/Include/core_cm4.h **** #endif
 168:CMSIS/Include/core_cm4.h **** 
 169:CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:CMSIS/Include/core_cm4.h **** 
 171:CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:CMSIS/Include/core_cm4.h **** 
 173:CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:CMSIS/Include/core_cm4.h **** 
 176:CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:CMSIS/Include/core_cm4.h ****  extern "C" {
 178:CMSIS/Include/core_cm4.h **** #endif
 179:CMSIS/Include/core_cm4.h **** 
 180:CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:CMSIS/Include/core_cm4.h ****   #endif
 186:CMSIS/Include/core_cm4.h **** 
 187:CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:CMSIS/Include/core_cm4.h ****   #endif
 191:CMSIS/Include/core_cm4.h **** 
 192:CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:CMSIS/Include/core_cm4.h ****   #endif
 196:CMSIS/Include/core_cm4.h **** 
 197:CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:CMSIS/Include/core_cm4.h ****   #endif
 201:CMSIS/Include/core_cm4.h **** 
 202:CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 5


 203:CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:CMSIS/Include/core_cm4.h ****   #endif
 206:CMSIS/Include/core_cm4.h **** #endif
 207:CMSIS/Include/core_cm4.h **** 
 208:CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:CMSIS/Include/core_cm4.h **** /**
 210:CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:CMSIS/Include/core_cm4.h **** 
 212:CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:CMSIS/Include/core_cm4.h **** */
 216:CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:CMSIS/Include/core_cm4.h **** #else
 219:CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:CMSIS/Include/core_cm4.h **** #endif
 221:CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:CMSIS/Include/core_cm4.h **** 
 224:CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:CMSIS/Include/core_cm4.h **** 
 229:CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:CMSIS/Include/core_cm4.h **** 
 231:CMSIS/Include/core_cm4.h **** 
 232:CMSIS/Include/core_cm4.h **** 
 233:CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:CMSIS/Include/core_cm4.h ****   - Core Register
 237:CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:CMSIS/Include/core_cm4.h **** /**
 245:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:CMSIS/Include/core_cm4.h **** */
 248:CMSIS/Include/core_cm4.h **** 
 249:CMSIS/Include/core_cm4.h **** /**
 250:CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:CMSIS/Include/core_cm4.h ****   @{
 254:CMSIS/Include/core_cm4.h ****  */
 255:CMSIS/Include/core_cm4.h **** 
 256:CMSIS/Include/core_cm4.h **** /**
 257:CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:CMSIS/Include/core_cm4.h ****  */
 259:CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 6


 260:CMSIS/Include/core_cm4.h **** {
 261:CMSIS/Include/core_cm4.h ****   struct
 262:CMSIS/Include/core_cm4.h ****   {
 263:CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:CMSIS/Include/core_cm4.h **** 
 275:CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:CMSIS/Include/core_cm4.h **** 
 279:CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:CMSIS/Include/core_cm4.h **** 
 282:CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:CMSIS/Include/core_cm4.h **** 
 285:CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:CMSIS/Include/core_cm4.h **** 
 288:CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:CMSIS/Include/core_cm4.h **** 
 291:CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:CMSIS/Include/core_cm4.h **** 
 294:CMSIS/Include/core_cm4.h **** 
 295:CMSIS/Include/core_cm4.h **** /**
 296:CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:CMSIS/Include/core_cm4.h ****  */
 298:CMSIS/Include/core_cm4.h **** typedef union
 299:CMSIS/Include/core_cm4.h **** {
 300:CMSIS/Include/core_cm4.h ****   struct
 301:CMSIS/Include/core_cm4.h ****   {
 302:CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:CMSIS/Include/core_cm4.h **** 
 308:CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:CMSIS/Include/core_cm4.h **** 
 312:CMSIS/Include/core_cm4.h **** 
 313:CMSIS/Include/core_cm4.h **** /**
 314:CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:CMSIS/Include/core_cm4.h ****  */
 316:CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 7


 317:CMSIS/Include/core_cm4.h **** {
 318:CMSIS/Include/core_cm4.h ****   struct
 319:CMSIS/Include/core_cm4.h ****   {
 320:CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:CMSIS/Include/core_cm4.h **** 
 336:CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:CMSIS/Include/core_cm4.h **** 
 340:CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:CMSIS/Include/core_cm4.h **** 
 343:CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:CMSIS/Include/core_cm4.h **** 
 346:CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:CMSIS/Include/core_cm4.h **** 
 349:CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:CMSIS/Include/core_cm4.h **** 
 352:CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:CMSIS/Include/core_cm4.h **** 
 355:CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:CMSIS/Include/core_cm4.h **** 
 358:CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:CMSIS/Include/core_cm4.h **** 
 361:CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:CMSIS/Include/core_cm4.h **** 
 364:CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:CMSIS/Include/core_cm4.h **** 
 367:CMSIS/Include/core_cm4.h **** 
 368:CMSIS/Include/core_cm4.h **** /**
 369:CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:CMSIS/Include/core_cm4.h ****  */
 371:CMSIS/Include/core_cm4.h **** typedef union
 372:CMSIS/Include/core_cm4.h **** {
 373:CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 8


 374:CMSIS/Include/core_cm4.h ****   {
 375:CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:CMSIS/Include/core_cm4.h **** 
 383:CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:CMSIS/Include/core_cm4.h **** 
 387:CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:CMSIS/Include/core_cm4.h **** 
 390:CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:CMSIS/Include/core_cm4.h **** 
 393:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:CMSIS/Include/core_cm4.h **** 
 395:CMSIS/Include/core_cm4.h **** 
 396:CMSIS/Include/core_cm4.h **** /**
 397:CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:CMSIS/Include/core_cm4.h ****   @{
 401:CMSIS/Include/core_cm4.h ****  */
 402:CMSIS/Include/core_cm4.h **** 
 403:CMSIS/Include/core_cm4.h **** /**
 404:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:CMSIS/Include/core_cm4.h ****  */
 406:CMSIS/Include/core_cm4.h **** typedef struct
 407:CMSIS/Include/core_cm4.h **** {
 408:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:CMSIS/Include/core_cm4.h **** 
 423:CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:CMSIS/Include/core_cm4.h **** 
 427:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:CMSIS/Include/core_cm4.h **** 
 429:CMSIS/Include/core_cm4.h **** 
 430:CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 9


 431:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:CMSIS/Include/core_cm4.h ****   @{
 435:CMSIS/Include/core_cm4.h ****  */
 436:CMSIS/Include/core_cm4.h **** 
 437:CMSIS/Include/core_cm4.h **** /**
 438:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:CMSIS/Include/core_cm4.h ****  */
 440:CMSIS/Include/core_cm4.h **** typedef struct
 441:CMSIS/Include/core_cm4.h **** {
 442:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:CMSIS/Include/core_cm4.h **** 
 465:CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:CMSIS/Include/core_cm4.h **** 
 469:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:CMSIS/Include/core_cm4.h **** 
 472:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:CMSIS/Include/core_cm4.h **** 
 475:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:CMSIS/Include/core_cm4.h **** 
 478:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:CMSIS/Include/core_cm4.h **** 
 481:CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:CMSIS/Include/core_cm4.h **** 
 485:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 10


 488:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:CMSIS/Include/core_cm4.h **** 
 491:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:CMSIS/Include/core_cm4.h **** 
 494:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:CMSIS/Include/core_cm4.h **** 
 497:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:CMSIS/Include/core_cm4.h **** 
 500:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:CMSIS/Include/core_cm4.h **** 
 503:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:CMSIS/Include/core_cm4.h **** 
 506:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:CMSIS/Include/core_cm4.h **** 
 509:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:CMSIS/Include/core_cm4.h **** 
 512:CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:CMSIS/Include/core_cm4.h **** 
 516:CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:CMSIS/Include/core_cm4.h **** 
 520:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:CMSIS/Include/core_cm4.h **** 
 523:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:CMSIS/Include/core_cm4.h **** 
 526:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:CMSIS/Include/core_cm4.h **** 
 529:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:CMSIS/Include/core_cm4.h **** 
 532:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:CMSIS/Include/core_cm4.h **** 
 535:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:CMSIS/Include/core_cm4.h **** 
 538:CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:CMSIS/Include/core_cm4.h **** 
 542:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 11


 545:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:CMSIS/Include/core_cm4.h **** 
 548:CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:CMSIS/Include/core_cm4.h **** 
 552:CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:CMSIS/Include/core_cm4.h **** 
 555:CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:CMSIS/Include/core_cm4.h **** 
 558:CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:CMSIS/Include/core_cm4.h **** 
 561:CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:CMSIS/Include/core_cm4.h **** 
 564:CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:CMSIS/Include/core_cm4.h **** 
 567:CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:CMSIS/Include/core_cm4.h **** 
 571:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:CMSIS/Include/core_cm4.h **** 
 574:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:CMSIS/Include/core_cm4.h **** 
 577:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:CMSIS/Include/core_cm4.h **** 
 580:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:CMSIS/Include/core_cm4.h **** 
 583:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:CMSIS/Include/core_cm4.h **** 
 586:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:CMSIS/Include/core_cm4.h **** 
 589:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:CMSIS/Include/core_cm4.h **** 
 592:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:CMSIS/Include/core_cm4.h **** 
 595:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:CMSIS/Include/core_cm4.h **** 
 598:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:CMSIS/Include/core_cm4.h **** 
 601:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 12


 602:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:CMSIS/Include/core_cm4.h **** 
 604:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:CMSIS/Include/core_cm4.h **** 
 607:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:CMSIS/Include/core_cm4.h **** 
 610:CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:CMSIS/Include/core_cm4.h **** 
 614:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:CMSIS/Include/core_cm4.h **** 
 617:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:CMSIS/Include/core_cm4.h **** 
 620:CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:CMSIS/Include/core_cm4.h **** 
 624:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:CMSIS/Include/core_cm4.h **** 
 627:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:CMSIS/Include/core_cm4.h **** 
 630:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:CMSIS/Include/core_cm4.h **** 
 633:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:CMSIS/Include/core_cm4.h **** 
 636:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:CMSIS/Include/core_cm4.h **** 
 639:CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:CMSIS/Include/core_cm4.h **** 
 643:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:CMSIS/Include/core_cm4.h **** 
 646:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:CMSIS/Include/core_cm4.h **** 
 649:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:CMSIS/Include/core_cm4.h **** 
 652:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:CMSIS/Include/core_cm4.h **** 
 655:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:CMSIS/Include/core_cm4.h **** 
 658:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 13


 659:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:CMSIS/Include/core_cm4.h **** 
 661:CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:CMSIS/Include/core_cm4.h **** 
 665:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:CMSIS/Include/core_cm4.h **** 
 668:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:CMSIS/Include/core_cm4.h **** 
 671:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:CMSIS/Include/core_cm4.h **** 
 674:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:CMSIS/Include/core_cm4.h **** 
 677:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:CMSIS/Include/core_cm4.h **** 
 680:CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:CMSIS/Include/core_cm4.h **** 
 684:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:CMSIS/Include/core_cm4.h **** 
 687:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:CMSIS/Include/core_cm4.h **** 
 690:CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:CMSIS/Include/core_cm4.h **** 
 694:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:CMSIS/Include/core_cm4.h **** 
 697:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:CMSIS/Include/core_cm4.h **** 
 700:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:CMSIS/Include/core_cm4.h **** 
 703:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:CMSIS/Include/core_cm4.h **** 
 706:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:CMSIS/Include/core_cm4.h **** 
 708:CMSIS/Include/core_cm4.h **** 
 709:CMSIS/Include/core_cm4.h **** /**
 710:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:CMSIS/Include/core_cm4.h ****   @{
 714:CMSIS/Include/core_cm4.h ****  */
 715:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 14


 716:CMSIS/Include/core_cm4.h **** /**
 717:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:CMSIS/Include/core_cm4.h ****  */
 719:CMSIS/Include/core_cm4.h **** typedef struct
 720:CMSIS/Include/core_cm4.h **** {
 721:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:CMSIS/Include/core_cm4.h **** 
 726:CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:CMSIS/Include/core_cm4.h **** 
 730:CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:CMSIS/Include/core_cm4.h **** 
 734:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:CMSIS/Include/core_cm4.h **** 
 737:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:CMSIS/Include/core_cm4.h **** 
 740:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:CMSIS/Include/core_cm4.h **** 
 743:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:CMSIS/Include/core_cm4.h **** 
 746:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:CMSIS/Include/core_cm4.h **** 
 748:CMSIS/Include/core_cm4.h **** 
 749:CMSIS/Include/core_cm4.h **** /**
 750:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:CMSIS/Include/core_cm4.h ****   @{
 754:CMSIS/Include/core_cm4.h ****  */
 755:CMSIS/Include/core_cm4.h **** 
 756:CMSIS/Include/core_cm4.h **** /**
 757:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:CMSIS/Include/core_cm4.h ****  */
 759:CMSIS/Include/core_cm4.h **** typedef struct
 760:CMSIS/Include/core_cm4.h **** {
 761:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:CMSIS/Include/core_cm4.h **** 
 767:CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:CMSIS/Include/core_cm4.h **** 
 771:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 15


 773:CMSIS/Include/core_cm4.h **** 
 774:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:CMSIS/Include/core_cm4.h **** 
 777:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:CMSIS/Include/core_cm4.h **** 
 780:CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:CMSIS/Include/core_cm4.h **** 
 784:CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:CMSIS/Include/core_cm4.h **** 
 788:CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:CMSIS/Include/core_cm4.h **** 
 792:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:CMSIS/Include/core_cm4.h **** 
 795:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:CMSIS/Include/core_cm4.h **** 
 798:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:CMSIS/Include/core_cm4.h **** 
 800:CMSIS/Include/core_cm4.h **** 
 801:CMSIS/Include/core_cm4.h **** /**
 802:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:CMSIS/Include/core_cm4.h ****   @{
 806:CMSIS/Include/core_cm4.h ****  */
 807:CMSIS/Include/core_cm4.h **** 
 808:CMSIS/Include/core_cm4.h **** /**
 809:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:CMSIS/Include/core_cm4.h ****  */
 811:CMSIS/Include/core_cm4.h **** typedef struct
 812:CMSIS/Include/core_cm4.h **** {
 813:CMSIS/Include/core_cm4.h ****   __OM  union
 814:CMSIS/Include/core_cm4.h ****   {
 815:CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 16


 830:CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:CMSIS/Include/core_cm4.h **** 
 847:CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:CMSIS/Include/core_cm4.h **** 
 851:CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:CMSIS/Include/core_cm4.h **** 
 855:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:CMSIS/Include/core_cm4.h **** 
 858:CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:CMSIS/Include/core_cm4.h **** 
 861:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:CMSIS/Include/core_cm4.h **** 
 864:CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:CMSIS/Include/core_cm4.h **** 
 867:CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:CMSIS/Include/core_cm4.h **** 
 870:CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:CMSIS/Include/core_cm4.h **** 
 873:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:CMSIS/Include/core_cm4.h **** 
 876:CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:CMSIS/Include/core_cm4.h **** 
 879:CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:CMSIS/Include/core_cm4.h **** 
 883:CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 17


 887:CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:CMSIS/Include/core_cm4.h **** 
 891:CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:CMSIS/Include/core_cm4.h **** 
 895:CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:CMSIS/Include/core_cm4.h **** 
 898:CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:CMSIS/Include/core_cm4.h **** 
 901:CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:CMSIS/Include/core_cm4.h **** 
 903:CMSIS/Include/core_cm4.h **** 
 904:CMSIS/Include/core_cm4.h **** /**
 905:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:CMSIS/Include/core_cm4.h ****   @{
 909:CMSIS/Include/core_cm4.h ****  */
 910:CMSIS/Include/core_cm4.h **** 
 911:CMSIS/Include/core_cm4.h **** /**
 912:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:CMSIS/Include/core_cm4.h ****  */
 914:CMSIS/Include/core_cm4.h **** typedef struct
 915:CMSIS/Include/core_cm4.h **** {
 916:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:CMSIS/Include/core_cm4.h **** 
 941:CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 18


 944:CMSIS/Include/core_cm4.h **** 
 945:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:CMSIS/Include/core_cm4.h **** 
 948:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:CMSIS/Include/core_cm4.h **** 
 951:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:CMSIS/Include/core_cm4.h **** 
 954:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:CMSIS/Include/core_cm4.h **** 
 957:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:CMSIS/Include/core_cm4.h **** 
 960:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:CMSIS/Include/core_cm4.h **** 
 963:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:CMSIS/Include/core_cm4.h **** 
 966:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:CMSIS/Include/core_cm4.h **** 
 969:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:CMSIS/Include/core_cm4.h **** 
 972:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:CMSIS/Include/core_cm4.h **** 
 975:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:CMSIS/Include/core_cm4.h **** 
 978:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:CMSIS/Include/core_cm4.h **** 
 981:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:CMSIS/Include/core_cm4.h **** 
 984:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:CMSIS/Include/core_cm4.h **** 
 987:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:CMSIS/Include/core_cm4.h **** 
 990:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:CMSIS/Include/core_cm4.h **** 
 993:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:CMSIS/Include/core_cm4.h **** 
 996:CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:CMSIS/Include/core_cm4.h **** 
1000:CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 19


1001:CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:CMSIS/Include/core_cm4.h **** 
1004:CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:CMSIS/Include/core_cm4.h **** 
1008:CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:CMSIS/Include/core_cm4.h **** 
1012:CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:CMSIS/Include/core_cm4.h **** 
1016:CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:CMSIS/Include/core_cm4.h **** 
1020:CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:CMSIS/Include/core_cm4.h **** 
1024:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:CMSIS/Include/core_cm4.h **** 
1027:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:CMSIS/Include/core_cm4.h **** 
1030:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:CMSIS/Include/core_cm4.h **** 
1033:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:CMSIS/Include/core_cm4.h **** 
1036:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:CMSIS/Include/core_cm4.h **** 
1039:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:CMSIS/Include/core_cm4.h **** 
1042:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:CMSIS/Include/core_cm4.h **** 
1045:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:CMSIS/Include/core_cm4.h **** 
1048:CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:CMSIS/Include/core_cm4.h **** 
1050:CMSIS/Include/core_cm4.h **** 
1051:CMSIS/Include/core_cm4.h **** /**
1052:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:CMSIS/Include/core_cm4.h ****   @{
1056:CMSIS/Include/core_cm4.h ****  */
1057:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 20


1058:CMSIS/Include/core_cm4.h **** /**
1059:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:CMSIS/Include/core_cm4.h ****  */
1061:CMSIS/Include/core_cm4.h **** typedef struct
1062:CMSIS/Include/core_cm4.h **** {
1063:CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:CMSIS/Include/core_cm4.h **** 
1089:CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:CMSIS/Include/core_cm4.h **** 
1093:CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:CMSIS/Include/core_cm4.h **** 
1097:CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:CMSIS/Include/core_cm4.h **** 
1101:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:CMSIS/Include/core_cm4.h **** 
1104:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:CMSIS/Include/core_cm4.h **** 
1107:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:CMSIS/Include/core_cm4.h **** 
1110:CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:CMSIS/Include/core_cm4.h **** 
1114:CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 21


1115:CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:CMSIS/Include/core_cm4.h **** 
1117:CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:CMSIS/Include/core_cm4.h **** 
1121:CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:CMSIS/Include/core_cm4.h **** 
1125:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:CMSIS/Include/core_cm4.h **** 
1128:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:CMSIS/Include/core_cm4.h **** 
1131:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:CMSIS/Include/core_cm4.h **** 
1134:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:CMSIS/Include/core_cm4.h **** 
1137:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:CMSIS/Include/core_cm4.h **** 
1140:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:CMSIS/Include/core_cm4.h **** 
1143:CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:CMSIS/Include/core_cm4.h **** 
1147:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:CMSIS/Include/core_cm4.h **** 
1150:CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:CMSIS/Include/core_cm4.h **** 
1154:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:CMSIS/Include/core_cm4.h **** 
1157:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:CMSIS/Include/core_cm4.h **** 
1160:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:CMSIS/Include/core_cm4.h **** 
1163:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:CMSIS/Include/core_cm4.h **** 
1166:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:CMSIS/Include/core_cm4.h **** 
1169:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 22


1172:CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:CMSIS/Include/core_cm4.h **** 
1176:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:CMSIS/Include/core_cm4.h **** 
1179:CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:CMSIS/Include/core_cm4.h **** 
1183:CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:CMSIS/Include/core_cm4.h **** 
1187:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:CMSIS/Include/core_cm4.h **** 
1190:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:CMSIS/Include/core_cm4.h **** 
1193:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:CMSIS/Include/core_cm4.h **** 
1196:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:CMSIS/Include/core_cm4.h **** 
1199:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:CMSIS/Include/core_cm4.h **** 
1202:CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:CMSIS/Include/core_cm4.h **** 
1206:CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:CMSIS/Include/core_cm4.h **** 
1209:CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:CMSIS/Include/core_cm4.h **** 
1211:CMSIS/Include/core_cm4.h **** 
1212:CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:CMSIS/Include/core_cm4.h **** /**
1214:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:CMSIS/Include/core_cm4.h ****   @{
1218:CMSIS/Include/core_cm4.h ****  */
1219:CMSIS/Include/core_cm4.h **** 
1220:CMSIS/Include/core_cm4.h **** /**
1221:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:CMSIS/Include/core_cm4.h ****  */
1223:CMSIS/Include/core_cm4.h **** typedef struct
1224:CMSIS/Include/core_cm4.h **** {
1225:CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 23


1229:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:CMSIS/Include/core_cm4.h **** 
1238:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:CMSIS/Include/core_cm4.h **** 
1240:CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:CMSIS/Include/core_cm4.h **** 
1244:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:CMSIS/Include/core_cm4.h **** 
1247:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:CMSIS/Include/core_cm4.h **** 
1250:CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:CMSIS/Include/core_cm4.h **** 
1254:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:CMSIS/Include/core_cm4.h **** 
1257:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:CMSIS/Include/core_cm4.h **** 
1260:CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:CMSIS/Include/core_cm4.h **** 
1264:CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:CMSIS/Include/core_cm4.h **** 
1268:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:CMSIS/Include/core_cm4.h **** 
1271:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:CMSIS/Include/core_cm4.h **** 
1274:CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:CMSIS/Include/core_cm4.h **** 
1278:CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:CMSIS/Include/core_cm4.h **** 
1281:CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:CMSIS/Include/core_cm4.h **** 
1284:CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 24


1286:CMSIS/Include/core_cm4.h **** 
1287:CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:CMSIS/Include/core_cm4.h **** 
1290:CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:CMSIS/Include/core_cm4.h **** 
1293:CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:CMSIS/Include/core_cm4.h **** 
1296:CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:CMSIS/Include/core_cm4.h **** 
1299:CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:CMSIS/Include/core_cm4.h **** 
1302:CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:CMSIS/Include/core_cm4.h **** 
1305:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:CMSIS/Include/core_cm4.h **** 
1308:CMSIS/Include/core_cm4.h **** 
1309:CMSIS/Include/core_cm4.h **** /**
1310:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:CMSIS/Include/core_cm4.h ****   @{
1314:CMSIS/Include/core_cm4.h ****  */
1315:CMSIS/Include/core_cm4.h **** 
1316:CMSIS/Include/core_cm4.h **** /**
1317:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:CMSIS/Include/core_cm4.h ****  */
1319:CMSIS/Include/core_cm4.h **** typedef struct
1320:CMSIS/Include/core_cm4.h **** {
1321:CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:CMSIS/Include/core_cm4.h **** 
1329:CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:CMSIS/Include/core_cm4.h **** 
1333:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:CMSIS/Include/core_cm4.h **** 
1336:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:CMSIS/Include/core_cm4.h **** 
1339:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:CMSIS/Include/core_cm4.h **** 
1342:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 25


1343:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:CMSIS/Include/core_cm4.h **** 
1345:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:CMSIS/Include/core_cm4.h **** 
1348:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:CMSIS/Include/core_cm4.h **** 
1351:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:CMSIS/Include/core_cm4.h **** 
1354:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:CMSIS/Include/core_cm4.h **** 
1357:CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:CMSIS/Include/core_cm4.h **** 
1361:CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:CMSIS/Include/core_cm4.h **** 
1365:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:CMSIS/Include/core_cm4.h **** 
1368:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:CMSIS/Include/core_cm4.h **** 
1371:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:CMSIS/Include/core_cm4.h **** 
1374:CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:CMSIS/Include/core_cm4.h **** 
1378:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:CMSIS/Include/core_cm4.h **** 
1381:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:CMSIS/Include/core_cm4.h **** 
1384:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:CMSIS/Include/core_cm4.h **** 
1387:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:CMSIS/Include/core_cm4.h **** 
1390:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:CMSIS/Include/core_cm4.h **** 
1393:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:CMSIS/Include/core_cm4.h **** 
1396:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:CMSIS/Include/core_cm4.h **** 
1399:CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 26


1400:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:CMSIS/Include/core_cm4.h **** 
1403:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:CMSIS/Include/core_cm4.h **** 
1406:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:CMSIS/Include/core_cm4.h **** 
1409:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:CMSIS/Include/core_cm4.h **** 
1412:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:CMSIS/Include/core_cm4.h **** 
1414:CMSIS/Include/core_cm4.h **** 
1415:CMSIS/Include/core_cm4.h **** /**
1416:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:CMSIS/Include/core_cm4.h ****   @{
1420:CMSIS/Include/core_cm4.h ****  */
1421:CMSIS/Include/core_cm4.h **** 
1422:CMSIS/Include/core_cm4.h **** /**
1423:CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:CMSIS/Include/core_cm4.h ****  */
1425:CMSIS/Include/core_cm4.h **** typedef struct
1426:CMSIS/Include/core_cm4.h **** {
1427:CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:CMSIS/Include/core_cm4.h **** 
1433:CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:CMSIS/Include/core_cm4.h **** 
1437:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:CMSIS/Include/core_cm4.h **** 
1440:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:CMSIS/Include/core_cm4.h **** 
1443:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:CMSIS/Include/core_cm4.h **** 
1446:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:CMSIS/Include/core_cm4.h **** 
1449:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:CMSIS/Include/core_cm4.h **** 
1452:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:CMSIS/Include/core_cm4.h **** 
1455:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 27


1457:CMSIS/Include/core_cm4.h **** 
1458:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:CMSIS/Include/core_cm4.h **** 
1461:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:CMSIS/Include/core_cm4.h **** 
1464:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:CMSIS/Include/core_cm4.h **** 
1467:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:CMSIS/Include/core_cm4.h **** 
1470:CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:CMSIS/Include/core_cm4.h **** 
1474:CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:CMSIS/Include/core_cm4.h **** 
1477:CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:CMSIS/Include/core_cm4.h **** 
1481:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:CMSIS/Include/core_cm4.h **** 
1484:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:CMSIS/Include/core_cm4.h **** 
1487:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:CMSIS/Include/core_cm4.h **** 
1490:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:CMSIS/Include/core_cm4.h **** 
1493:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:CMSIS/Include/core_cm4.h **** 
1496:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:CMSIS/Include/core_cm4.h **** 
1499:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:CMSIS/Include/core_cm4.h **** 
1502:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:CMSIS/Include/core_cm4.h **** 
1505:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:CMSIS/Include/core_cm4.h **** 
1508:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:CMSIS/Include/core_cm4.h **** 
1511:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 28


1514:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:CMSIS/Include/core_cm4.h **** 
1517:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:CMSIS/Include/core_cm4.h **** 
1519:CMSIS/Include/core_cm4.h **** 
1520:CMSIS/Include/core_cm4.h **** /**
1521:CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:CMSIS/Include/core_cm4.h ****   @{
1525:CMSIS/Include/core_cm4.h ****  */
1526:CMSIS/Include/core_cm4.h **** 
1527:CMSIS/Include/core_cm4.h **** /**
1528:CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:CMSIS/Include/core_cm4.h **** */
1533:CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:CMSIS/Include/core_cm4.h **** 
1535:CMSIS/Include/core_cm4.h **** /**
1536:CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:CMSIS/Include/core_cm4.h **** */
1541:CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:CMSIS/Include/core_cm4.h **** 
1543:CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:CMSIS/Include/core_cm4.h **** 
1545:CMSIS/Include/core_cm4.h **** 
1546:CMSIS/Include/core_cm4.h **** /**
1547:CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:CMSIS/Include/core_cm4.h ****   @{
1551:CMSIS/Include/core_cm4.h ****  */
1552:CMSIS/Include/core_cm4.h **** 
1553:CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:CMSIS/Include/core_cm4.h **** 
1563:CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 29


1571:CMSIS/Include/core_cm4.h **** 
1572:CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:CMSIS/Include/core_cm4.h **** #endif
1576:CMSIS/Include/core_cm4.h **** 
1577:CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:CMSIS/Include/core_cm4.h **** 
1580:CMSIS/Include/core_cm4.h **** /*@} */
1581:CMSIS/Include/core_cm4.h **** 
1582:CMSIS/Include/core_cm4.h **** 
1583:CMSIS/Include/core_cm4.h **** 
1584:CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:CMSIS/Include/core_cm4.h **** /**
1593:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:CMSIS/Include/core_cm4.h **** */
1595:CMSIS/Include/core_cm4.h **** 
1596:CMSIS/Include/core_cm4.h **** 
1597:CMSIS/Include/core_cm4.h **** 
1598:CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:CMSIS/Include/core_cm4.h **** /**
1600:CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:CMSIS/Include/core_cm4.h ****   @{
1604:CMSIS/Include/core_cm4.h ****  */
1605:CMSIS/Include/core_cm4.h **** 
1606:CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:CMSIS/Include/core_cm4.h ****   #endif
1610:CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:CMSIS/Include/core_cm4.h **** #else
1612:CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:CMSIS/Include/core_cm4.h **** 
1626:CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 30


1628:CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:CMSIS/Include/core_cm4.h ****   #endif
1630:CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:CMSIS/Include/core_cm4.h **** #else
1632:CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:CMSIS/Include/core_cm4.h **** 
1636:CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:CMSIS/Include/core_cm4.h **** 
1638:CMSIS/Include/core_cm4.h **** 
1639:CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:CMSIS/Include/core_cm4.h **** 
1647:CMSIS/Include/core_cm4.h **** 
1648:CMSIS/Include/core_cm4.h **** /**
1649:CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:CMSIS/Include/core_cm4.h ****  */
1657:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:CMSIS/Include/core_cm4.h **** {
1659:CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:CMSIS/Include/core_cm4.h **** 
1662:CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:CMSIS/Include/core_cm4.h **** }
1669:CMSIS/Include/core_cm4.h **** 
1670:CMSIS/Include/core_cm4.h **** 
1671:CMSIS/Include/core_cm4.h **** /**
1672:CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:CMSIS/Include/core_cm4.h ****  */
1676:CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:CMSIS/Include/core_cm4.h **** {
1678:CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:CMSIS/Include/core_cm4.h **** }
1680:CMSIS/Include/core_cm4.h **** 
1681:CMSIS/Include/core_cm4.h **** 
1682:CMSIS/Include/core_cm4.h **** /**
1683:CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 31


1685:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:CMSIS/Include/core_cm4.h ****  */
1688:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1689 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 0346     		mov	r3, r0
  44 0008 FB71     		strb	r3, [r7, #7]
1690:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 1690 6
  46 000a 97F90730 		ldrsb	r3, [r7, #7]
  47 000e 002B     		cmp	r3, #0
  48 0010 0BDB     		blt	.L3
1691:CMSIS/Include/core_cm4.h ****   {
1692:CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              		.loc 1 1692 81
  50 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  51 0014 03F01F02 		and	r2, r3, #31
  52              		.loc 1 1692 9
  53 0018 0749     		ldr	r1, .L4
  54              		.loc 1 1692 18
  55 001a 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 1 1692 34
  57 001e 5B09     		lsrs	r3, r3, #5
  58              		.loc 1 1692 45
  59 0020 0120     		movs	r0, #1
  60 0022 00FA02F2 		lsl	r2, r0, r2
  61              		.loc 1 1692 43
  62 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  63              	.L3:
1693:CMSIS/Include/core_cm4.h ****   }
1694:CMSIS/Include/core_cm4.h **** }
  64              		.loc 1 1694 1
  65 002a 00BF     		nop
  66 002c 0C37     		adds	r7, r7, #12
  67              	.LCFI3:
  68              		.cfi_def_cfa_offset 4
  69 002e BD46     		mov	sp, r7
  70              	.LCFI4:
  71              		.cfi_def_cfa_register 13
  72              		@ sp needed
  73 0030 5DF8047B 		ldr	r7, [sp], #4
  74              	.LCFI5:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 32


  75              		.cfi_restore 7
  76              		.cfi_def_cfa_offset 0
  77 0034 7047     		bx	lr
  78              	.L5:
  79 0036 00BF     		.align	2
  80              	.L4:
  81 0038 00E100E0 		.word	-536813312
  82              		.cfi_endproc
  83              	.LFE104:
  85              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  86              		.align	1
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	__NVIC_SetPriority:
  92              	.LFB111:
1695:CMSIS/Include/core_cm4.h **** 
1696:CMSIS/Include/core_cm4.h **** 
1697:CMSIS/Include/core_cm4.h **** /**
1698:CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:CMSIS/Include/core_cm4.h ****  */
1705:CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:CMSIS/Include/core_cm4.h **** {
1707:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:CMSIS/Include/core_cm4.h ****   {
1709:CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:CMSIS/Include/core_cm4.h ****   }
1711:CMSIS/Include/core_cm4.h ****   else
1712:CMSIS/Include/core_cm4.h ****   {
1713:CMSIS/Include/core_cm4.h ****     return(0U);
1714:CMSIS/Include/core_cm4.h ****   }
1715:CMSIS/Include/core_cm4.h **** }
1716:CMSIS/Include/core_cm4.h **** 
1717:CMSIS/Include/core_cm4.h **** 
1718:CMSIS/Include/core_cm4.h **** /**
1719:CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:CMSIS/Include/core_cm4.h ****  */
1724:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:CMSIS/Include/core_cm4.h **** {
1726:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:CMSIS/Include/core_cm4.h ****   {
1728:CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:CMSIS/Include/core_cm4.h ****     __DSB();
1730:CMSIS/Include/core_cm4.h ****     __ISB();
1731:CMSIS/Include/core_cm4.h ****   }
1732:CMSIS/Include/core_cm4.h **** }
1733:CMSIS/Include/core_cm4.h **** 
1734:CMSIS/Include/core_cm4.h **** 
1735:CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 33


1736:CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:CMSIS/Include/core_cm4.h ****  */
1743:CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:CMSIS/Include/core_cm4.h **** {
1745:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:CMSIS/Include/core_cm4.h ****   {
1747:CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:CMSIS/Include/core_cm4.h ****   }
1749:CMSIS/Include/core_cm4.h ****   else
1750:CMSIS/Include/core_cm4.h ****   {
1751:CMSIS/Include/core_cm4.h ****     return(0U);
1752:CMSIS/Include/core_cm4.h ****   }
1753:CMSIS/Include/core_cm4.h **** }
1754:CMSIS/Include/core_cm4.h **** 
1755:CMSIS/Include/core_cm4.h **** 
1756:CMSIS/Include/core_cm4.h **** /**
1757:CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:CMSIS/Include/core_cm4.h ****  */
1762:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:CMSIS/Include/core_cm4.h **** {
1764:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:CMSIS/Include/core_cm4.h ****   {
1766:CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:CMSIS/Include/core_cm4.h ****   }
1768:CMSIS/Include/core_cm4.h **** }
1769:CMSIS/Include/core_cm4.h **** 
1770:CMSIS/Include/core_cm4.h **** 
1771:CMSIS/Include/core_cm4.h **** /**
1772:CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:CMSIS/Include/core_cm4.h ****  */
1777:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:CMSIS/Include/core_cm4.h **** {
1779:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:CMSIS/Include/core_cm4.h ****   {
1781:CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:CMSIS/Include/core_cm4.h ****   }
1783:CMSIS/Include/core_cm4.h **** }
1784:CMSIS/Include/core_cm4.h **** 
1785:CMSIS/Include/core_cm4.h **** 
1786:CMSIS/Include/core_cm4.h **** /**
1787:CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 34


1793:CMSIS/Include/core_cm4.h ****  */
1794:CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:CMSIS/Include/core_cm4.h **** {
1796:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:CMSIS/Include/core_cm4.h ****   {
1798:CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:CMSIS/Include/core_cm4.h ****   }
1800:CMSIS/Include/core_cm4.h ****   else
1801:CMSIS/Include/core_cm4.h ****   {
1802:CMSIS/Include/core_cm4.h ****     return(0U);
1803:CMSIS/Include/core_cm4.h ****   }
1804:CMSIS/Include/core_cm4.h **** }
1805:CMSIS/Include/core_cm4.h **** 
1806:CMSIS/Include/core_cm4.h **** 
1807:CMSIS/Include/core_cm4.h **** /**
1808:CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:CMSIS/Include/core_cm4.h ****  */
1816:CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:CMSIS/Include/core_cm4.h **** {
  93              		.loc 1 1817 1
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  98 0000 80B4     		push	{r7}
  99              	.LCFI6:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 7, -4
 102 0002 83B0     		sub	sp, sp, #12
 103              	.LCFI7:
 104              		.cfi_def_cfa_offset 16
 105 0004 00AF     		add	r7, sp, #0
 106              	.LCFI8:
 107              		.cfi_def_cfa_register 7
 108 0006 0346     		mov	r3, r0
 109 0008 3960     		str	r1, [r7]
 110 000a FB71     		strb	r3, [r7, #7]
1818:CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 111              		.loc 1 1818 6
 112 000c 97F90730 		ldrsb	r3, [r7, #7]
 113 0010 002B     		cmp	r3, #0
 114 0012 0ADB     		blt	.L7
1819:CMSIS/Include/core_cm4.h ****   {
1820:CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 115              		.loc 1 1820 48
 116 0014 3B68     		ldr	r3, [r7]
 117 0016 DAB2     		uxtb	r2, r3
 118              		.loc 1 1820 9
 119 0018 0C49     		ldr	r1, .L10
 120              		.loc 1 1820 15
 121 001a 97F90730 		ldrsb	r3, [r7, #7]
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 35


 122              		.loc 1 1820 48
 123 001e 1201     		lsls	r2, r2, #4
 124 0020 D2B2     		uxtb	r2, r2
 125              		.loc 1 1820 46
 126 0022 0B44     		add	r3, r3, r1
 127 0024 83F80023 		strb	r2, [r3, #768]
1821:CMSIS/Include/core_cm4.h ****   }
1822:CMSIS/Include/core_cm4.h ****   else
1823:CMSIS/Include/core_cm4.h ****   {
1824:CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:CMSIS/Include/core_cm4.h ****   }
1826:CMSIS/Include/core_cm4.h **** }
 128              		.loc 1 1826 1
 129 0028 0AE0     		b	.L9
 130              	.L7:
1824:CMSIS/Include/core_cm4.h ****   }
 131              		.loc 1 1824 48
 132 002a 3B68     		ldr	r3, [r7]
 133 002c DAB2     		uxtb	r2, r3
1824:CMSIS/Include/core_cm4.h ****   }
 134              		.loc 1 1824 8
 135 002e 0849     		ldr	r1, .L10+4
1824:CMSIS/Include/core_cm4.h ****   }
 136              		.loc 1 1824 32
 137 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 138 0032 03F00F03 		and	r3, r3, #15
1824:CMSIS/Include/core_cm4.h ****   }
 139              		.loc 1 1824 40
 140 0036 043B     		subs	r3, r3, #4
1824:CMSIS/Include/core_cm4.h ****   }
 141              		.loc 1 1824 48
 142 0038 1201     		lsls	r2, r2, #4
 143 003a D2B2     		uxtb	r2, r2
1824:CMSIS/Include/core_cm4.h ****   }
 144              		.loc 1 1824 46
 145 003c 0B44     		add	r3, r3, r1
 146 003e 1A76     		strb	r2, [r3, #24]
 147              	.L9:
 148              		.loc 1 1826 1
 149 0040 00BF     		nop
 150 0042 0C37     		adds	r7, r7, #12
 151              	.LCFI9:
 152              		.cfi_def_cfa_offset 4
 153 0044 BD46     		mov	sp, r7
 154              	.LCFI10:
 155              		.cfi_def_cfa_register 13
 156              		@ sp needed
 157 0046 5DF8047B 		ldr	r7, [sp], #4
 158              	.LCFI11:
 159              		.cfi_restore 7
 160              		.cfi_def_cfa_offset 0
 161 004a 7047     		bx	lr
 162              	.L11:
 163              		.align	2
 164              	.L10:
 165 004c 00E100E0 		.word	-536813312
 166 0050 00ED00E0 		.word	-536810240
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 36


 167              		.cfi_endproc
 168              	.LFE111:
 170              		.section	.text.SPIReadWrite,"ax",%progbits
 171              		.align	1
 172              		.global	SPIReadWrite
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	SPIReadWrite:
 178              	.LFB133:
 179              		.file 2 "ioLIB/w5500_spi.c"
   1:ioLIB/w5500_spi.c **** #include "stm32f4xx.h"
   2:ioLIB/w5500_spi.c **** #include "wizchip_conf.h"
   3:ioLIB/w5500_spi.c **** #include "w5500_spi.h"
   4:ioLIB/w5500_spi.c **** #include "stdio.h"
   5:ioLIB/w5500_spi.c **** 
   6:ioLIB/w5500_spi.c **** /**
   7:ioLIB/w5500_spi.c ****  *@brief Helper driver to send and receive one byte through SPI
   8:ioLIB/w5500_spi.c ****  *@param data   : 1 byte data to transmit
   9:ioLIB/w5500_spi.c ****  *@return		: 1 byte data which is received
  10:ioLIB/w5500_spi.c ****  */
  11:ioLIB/w5500_spi.c **** uint8_t SPIReadWrite(uint8_t data)
  12:ioLIB/w5500_spi.c **** {
 180              		.loc 2 12 1
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 8
 183              		@ frame_needed = 1, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185 0000 80B4     		push	{r7}
 186              	.LCFI12:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 7, -4
 189 0002 83B0     		sub	sp, sp, #12
 190              	.LCFI13:
 191              		.cfi_def_cfa_offset 16
 192 0004 00AF     		add	r7, sp, #0
 193              	.LCFI14:
 194              		.cfi_def_cfa_register 7
 195 0006 0346     		mov	r3, r0
 196 0008 FB71     		strb	r3, [r7, #7]
  13:ioLIB/w5500_spi.c **** 
  14:ioLIB/w5500_spi.c **** 	/*
  15:ioLIB/w5500_spi.c **** 	 * The transmit sequence begins when a byte is written in the Tx Buffer
  16:ioLIB/w5500_spi.c **** 	 * The data byte is parallel-loaded into the shift register
  17:ioLIB/w5500_spi.c **** 	 * (from the internal bus) during the first
  18:ioLIB/w5500_spi.c **** 	 * bit transmission and then shifted out serially
  19:ioLIB/w5500_spi.c **** 	 * to the MOSI pin MSB first or LSB first
  20:ioLIB/w5500_spi.c **** 	 * depending on the LSBFIRST bit in the SPI_CR1 register.
  21:ioLIB/w5500_spi.c **** 	 * The TXE flag is set on the transfer
  22:ioLIB/w5500_spi.c **** 	 * of data from the Tx Buffer to the shift register and an interrupt is generated if the TXEIE bit
  23:ioLIB/w5500_spi.c **** 	 * the SPI_CR2 register is set.
  24:ioLIB/w5500_spi.c **** 	 */
  25:ioLIB/w5500_spi.c **** 
  26:ioLIB/w5500_spi.c **** 	// check TXE(tx empty buffer) bit of the status register(SR),
  27:ioLIB/w5500_spi.c **** 	// and wait until the tx buffer becomes empty
  28:ioLIB/w5500_spi.c **** 	while(!(SPI1->SR & SPI_SR_TXE));
 197              		.loc 2 28 7
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 37


 198 000a 00BF     		nop
 199              	.L13:
 200              		.loc 2 28 14 discriminator 1
 201 000c 0C4B     		ldr	r3, .L16
 202 000e 9B68     		ldr	r3, [r3, #8]
 203              		.loc 2 28 19 discriminator 1
 204 0010 03F00203 		and	r3, r3, #2
 205              		.loc 2 28 7 discriminator 1
 206 0014 002B     		cmp	r3, #0
 207 0016 F9D0     		beq	.L13
  29:ioLIB/w5500_spi.c **** 
  30:ioLIB/w5500_spi.c **** 
  31:ioLIB/w5500_spi.c **** 
  32:ioLIB/w5500_spi.c **** 	// write the data to the data register to be sent
  33:ioLIB/w5500_spi.c **** 	*(__IO uint8_t*)&SPI1->DR = data;
 208              		.loc 2 33 2
 209 0018 0A4A     		ldr	r2, .L16+4
 210              		.loc 2 33 28
 211 001a FB79     		ldrb	r3, [r7, #7]
 212 001c 1370     		strb	r3, [r2]
  34:ioLIB/w5500_spi.c **** 
  35:ioLIB/w5500_spi.c **** 
  36:ioLIB/w5500_spi.c **** 
  37:ioLIB/w5500_spi.c **** 	/*
  38:ioLIB/w5500_spi.c **** 	 * 	"Receive sequence" Page 569 of STM32F401xC reference manual
  39:ioLIB/w5500_spi.c **** 	 *
  40:ioLIB/w5500_spi.c **** 	 *	 * For the receiver,
  41:ioLIB/w5500_spi.c **** 	 *	 * when data transfer is complete:
  42:ioLIB/w5500_spi.c **** 	 *	 * The data in the shift register is transferred to the RX Buffer
  43:ioLIB/w5500_spi.c **** 	 *	 * and the RXNE flag is set
  44:ioLIB/w5500_spi.c **** 	 */
  45:ioLIB/w5500_spi.c **** 
  46:ioLIB/w5500_spi.c **** 	// wait until the data from the slave is received,
  47:ioLIB/w5500_spi.c **** 	// and the RXNE flag is set
  48:ioLIB/w5500_spi.c **** 	while(!(SPI1->SR & SPI_SR_RXNE));
 213              		.loc 2 48 7
 214 001e 00BF     		nop
 215              	.L14:
 216              		.loc 2 48 14 discriminator 1
 217 0020 074B     		ldr	r3, .L16
 218 0022 9B68     		ldr	r3, [r3, #8]
 219              		.loc 2 48 19 discriminator 1
 220 0024 03F00103 		and	r3, r3, #1
 221              		.loc 2 48 7 discriminator 1
 222 0028 002B     		cmp	r3, #0
 223 002a F9D0     		beq	.L14
  49:ioLIB/w5500_spi.c **** 
  50:ioLIB/w5500_spi.c **** 
  51:ioLIB/w5500_spi.c **** 	// return the received byte
  52:ioLIB/w5500_spi.c **** 	return 	(*(__IO uint8_t*)&SPI1->DR);
 224              		.loc 2 52 11
 225 002c 054B     		ldr	r3, .L16+4
 226 002e 1B78     		ldrb	r3, [r3]
 227 0030 DBB2     		uxtb	r3, r3
  53:ioLIB/w5500_spi.c **** }
 228              		.loc 2 53 1
 229 0032 1846     		mov	r0, r3
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 38


 230 0034 0C37     		adds	r7, r7, #12
 231              	.LCFI15:
 232              		.cfi_def_cfa_offset 4
 233 0036 BD46     		mov	sp, r7
 234              	.LCFI16:
 235              		.cfi_def_cfa_register 13
 236              		@ sp needed
 237 0038 5DF8047B 		ldr	r7, [sp], #4
 238              	.LCFI17:
 239              		.cfi_restore 7
 240              		.cfi_def_cfa_offset 0
 241 003c 7047     		bx	lr
 242              	.L17:
 243 003e 00BF     		.align	2
 244              	.L16:
 245 0040 00300140 		.word	1073819648
 246 0044 0C300140 		.word	1073819660
 247              		.cfi_endproc
 248              	.LFE133:
 250              		.section	.text.wizchip_deselect,"ax",%progbits
 251              		.align	1
 252              		.global	wizchip_deselect
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	wizchip_deselect:
 258              	.LFB134:
  54:ioLIB/w5500_spi.c **** 
  55:ioLIB/w5500_spi.c **** /**
  56:ioLIB/w5500_spi.c ****  *@brief Helper driver to deselect wizchip
  57:ioLIB/w5500_spi.c ****  */
  58:ioLIB/w5500_spi.c **** void wizchip_deselect(void)
  59:ioLIB/w5500_spi.c **** {
 259              		.loc 2 59 1
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 1, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 264 0000 80B4     		push	{r7}
 265              	.LCFI18:
 266              		.cfi_def_cfa_offset 4
 267              		.cfi_offset 7, -4
 268 0002 00AF     		add	r7, sp, #0
 269              	.LCFI19:
 270              		.cfi_def_cfa_register 7
  60:ioLIB/w5500_spi.c **** 	GPIOA->BSRR = GPIO_BSRR_BS4;
 271              		.loc 2 60 7
 272 0004 034B     		ldr	r3, .L19
 273              		.loc 2 60 14
 274 0006 1022     		movs	r2, #16
 275 0008 9A61     		str	r2, [r3, #24]
  61:ioLIB/w5500_spi.c **** }
 276              		.loc 2 61 1
 277 000a 00BF     		nop
 278 000c BD46     		mov	sp, r7
 279              	.LCFI20:
 280              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 39


 281              		@ sp needed
 282 000e 5DF8047B 		ldr	r7, [sp], #4
 283              	.LCFI21:
 284              		.cfi_restore 7
 285              		.cfi_def_cfa_offset 0
 286 0012 7047     		bx	lr
 287              	.L20:
 288              		.align	2
 289              	.L19:
 290 0014 00000240 		.word	1073872896
 291              		.cfi_endproc
 292              	.LFE134:
 294              		.section	.text.wizchip_select,"ax",%progbits
 295              		.align	1
 296              		.global	wizchip_select
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	wizchip_select:
 302              	.LFB135:
  62:ioLIB/w5500_spi.c **** 
  63:ioLIB/w5500_spi.c **** /**
  64:ioLIB/w5500_spi.c ****  *@brief Helper driver to select wizchip
  65:ioLIB/w5500_spi.c ****  */
  66:ioLIB/w5500_spi.c **** void wizchip_select(void)
  67:ioLIB/w5500_spi.c **** {
 303              		.loc 2 67 1
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0000 80B4     		push	{r7}
 309              	.LCFI22:
 310              		.cfi_def_cfa_offset 4
 311              		.cfi_offset 7, -4
 312 0002 00AF     		add	r7, sp, #0
 313              	.LCFI23:
 314              		.cfi_def_cfa_register 7
  68:ioLIB/w5500_spi.c **** 	GPIOA->BSRR = GPIO_BSRR_BR4;
 315              		.loc 2 68 7
 316 0004 044B     		ldr	r3, .L22
 317              		.loc 2 68 14
 318 0006 4FF48012 		mov	r2, #1048576
 319 000a 9A61     		str	r2, [r3, #24]
  69:ioLIB/w5500_spi.c **** }
 320              		.loc 2 69 1
 321 000c 00BF     		nop
 322 000e BD46     		mov	sp, r7
 323              	.LCFI24:
 324              		.cfi_def_cfa_register 13
 325              		@ sp needed
 326 0010 5DF8047B 		ldr	r7, [sp], #4
 327              	.LCFI25:
 328              		.cfi_restore 7
 329              		.cfi_def_cfa_offset 0
 330 0014 7047     		bx	lr
 331              	.L23:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 40


 332 0016 00BF     		.align	2
 333              	.L22:
 334 0018 00000240 		.word	1073872896
 335              		.cfi_endproc
 336              	.LFE135:
 338              		.section	.text.wizchip_read,"ax",%progbits
 339              		.align	1
 340              		.global	wizchip_read
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	wizchip_read:
 346              	.LFB136:
  70:ioLIB/w5500_spi.c **** 
  71:ioLIB/w5500_spi.c **** /**
  72:ioLIB/w5500_spi.c ****  *@brief Helper driver to read one byte through SPI
  73:ioLIB/w5500_spi.c ****  *@return		: 1 byte data which is received
  74:ioLIB/w5500_spi.c ****  */
  75:ioLIB/w5500_spi.c **** uint8_t wizchip_read()
  76:ioLIB/w5500_spi.c **** {
 347              		.loc 2 76 1
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 1, uses_anonymous_args = 0
 351 0000 80B5     		push	{r7, lr}
 352              	.LCFI26:
 353              		.cfi_def_cfa_offset 8
 354              		.cfi_offset 7, -8
 355              		.cfi_offset 14, -4
 356 0002 00AF     		add	r7, sp, #0
 357              	.LCFI27:
 358              		.cfi_def_cfa_register 7
  77:ioLIB/w5500_spi.c **** 	// pass a dummy variable and read from the spi
  78:ioLIB/w5500_spi.c **** 	return SPIReadWrite(0);
 359              		.loc 2 78 9
 360 0004 0020     		movs	r0, #0
 361 0006 FFF7FEFF 		bl	SPIReadWrite
 362 000a 0346     		mov	r3, r0
  79:ioLIB/w5500_spi.c **** }
 363              		.loc 2 79 1
 364 000c 1846     		mov	r0, r3
 365 000e 80BD     		pop	{r7, pc}
 366              		.cfi_endproc
 367              	.LFE136:
 369              		.section	.text.wizchip_write,"ax",%progbits
 370              		.align	1
 371              		.global	wizchip_write
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	wizchip_write:
 377              	.LFB137:
  80:ioLIB/w5500_spi.c **** 
  81:ioLIB/w5500_spi.c **** /**
  82:ioLIB/w5500_spi.c ****  *@brief Helper driver to send one byte through SPI
  83:ioLIB/w5500_spi.c ****  *@param data   : 1 byte data to transmit
  84:ioLIB/w5500_spi.c ****  */
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 41


  85:ioLIB/w5500_spi.c **** void wizchip_write(uint8_t data)
  86:ioLIB/w5500_spi.c **** {
 378              		.loc 2 86 1
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 1, uses_anonymous_args = 0
 382 0000 80B5     		push	{r7, lr}
 383              	.LCFI28:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 7, -8
 386              		.cfi_offset 14, -4
 387 0002 82B0     		sub	sp, sp, #8
 388              	.LCFI29:
 389              		.cfi_def_cfa_offset 16
 390 0004 00AF     		add	r7, sp, #0
 391              	.LCFI30:
 392              		.cfi_def_cfa_register 7
 393 0006 0346     		mov	r3, r0
 394 0008 FB71     		strb	r3, [r7, #7]
  87:ioLIB/w5500_spi.c **** 	SPIReadWrite(data);
 395              		.loc 2 87 2
 396 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 397 000c 1846     		mov	r0, r3
 398 000e FFF7FEFF 		bl	SPIReadWrite
  88:ioLIB/w5500_spi.c **** }
 399              		.loc 2 88 1
 400 0012 00BF     		nop
 401 0014 0837     		adds	r7, r7, #8
 402              	.LCFI31:
 403              		.cfi_def_cfa_offset 8
 404 0016 BD46     		mov	sp, r7
 405              	.LCFI32:
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0018 80BD     		pop	{r7, pc}
 409              		.cfi_endproc
 410              	.LFE137:
 412              		.section	.text.wizchip_read_burst,"ax",%progbits
 413              		.align	1
 414              		.global	wizchip_read_burst
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	wizchip_read_burst:
 420              	.LFB138:
  89:ioLIB/w5500_spi.c **** 
  90:ioLIB/w5500_spi.c **** /**
  91:ioLIB/w5500_spi.c ****  *@brief Helper driver to read burst of bytes through SPI
  92:ioLIB/w5500_spi.c ****  *@param buff   : buffer to put the received data
  93:ioLIB/w5500_spi.c ****  *@param len    : number of bytes to read
  94:ioLIB/w5500_spi.c ****  */
  95:ioLIB/w5500_spi.c **** void wizchip_read_burst(uint8_t* buff, uint16_t len)
  96:ioLIB/w5500_spi.c **** {
 421              		.loc 2 96 1
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 16
 424              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 42


 425 0000 90B5     		push	{r4, r7, lr}
 426              	.LCFI33:
 427              		.cfi_def_cfa_offset 12
 428              		.cfi_offset 4, -12
 429              		.cfi_offset 7, -8
 430              		.cfi_offset 14, -4
 431 0002 85B0     		sub	sp, sp, #20
 432              	.LCFI34:
 433              		.cfi_def_cfa_offset 32
 434 0004 00AF     		add	r7, sp, #0
 435              	.LCFI35:
 436              		.cfi_def_cfa_register 7
 437 0006 7860     		str	r0, [r7, #4]
 438 0008 0B46     		mov	r3, r1
 439 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 440              	.LBB2:
  97:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 441              		.loc 2 97 11
 442 000c 0023     		movs	r3, #0
 443 000e FB60     		str	r3, [r7, #12]
 444              		.loc 2 97 2
 445 0010 0AE0     		b	.L28
 446              	.L29:
  98:ioLIB/w5500_spi.c **** 	{
  99:ioLIB/w5500_spi.c **** 		buff[i] = SPIReadWrite(0);
 447              		.loc 2 99 7 discriminator 3
 448 0012 FB68     		ldr	r3, [r7, #12]
 449 0014 7A68     		ldr	r2, [r7, #4]
 450 0016 D418     		adds	r4, r2, r3
 451              		.loc 2 99 13 discriminator 3
 452 0018 0020     		movs	r0, #0
 453 001a FFF7FEFF 		bl	SPIReadWrite
 454 001e 0346     		mov	r3, r0
 455              		.loc 2 99 11 discriminator 3
 456 0020 2370     		strb	r3, [r4]
  97:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 457              		.loc 2 97 28 discriminator 3
 458 0022 FB68     		ldr	r3, [r7, #12]
 459 0024 0133     		adds	r3, r3, #1
 460 0026 FB60     		str	r3, [r7, #12]
 461              	.L28:
  97:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 462              		.loc 2 97 20 discriminator 1
 463 0028 7B88     		ldrh	r3, [r7, #2]
  97:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 464              		.loc 2 97 2 discriminator 1
 465 002a FA68     		ldr	r2, [r7, #12]
 466 002c 9A42     		cmp	r2, r3
 467 002e F0DB     		blt	.L29
 468              	.LBE2:
 100:ioLIB/w5500_spi.c **** 	}
 101:ioLIB/w5500_spi.c **** 
 102:ioLIB/w5500_spi.c **** }
 469              		.loc 2 102 1
 470 0030 00BF     		nop
 471 0032 00BF     		nop
 472 0034 1437     		adds	r7, r7, #20
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 43


 473              	.LCFI36:
 474              		.cfi_def_cfa_offset 12
 475 0036 BD46     		mov	sp, r7
 476              	.LCFI37:
 477              		.cfi_def_cfa_register 13
 478              		@ sp needed
 479 0038 90BD     		pop	{r4, r7, pc}
 480              		.cfi_endproc
 481              	.LFE138:
 483              		.section	.text.wizchip_write_burst,"ax",%progbits
 484              		.align	1
 485              		.global	wizchip_write_burst
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	wizchip_write_burst:
 491              	.LFB139:
 103:ioLIB/w5500_spi.c **** 
 104:ioLIB/w5500_spi.c **** 
 105:ioLIB/w5500_spi.c **** /**
 106:ioLIB/w5500_spi.c ****  *@brief Helper driver to read burst of bytes through SPI
 107:ioLIB/w5500_spi.c ****  *@param data   : array containing data to be sent
 108:ioLIB/w5500_spi.c ****  *@param len    : number of bytes to send
 109:ioLIB/w5500_spi.c ****  */
 110:ioLIB/w5500_spi.c **** void wizchip_write_burst(uint8_t* data, uint16_t len)
 111:ioLIB/w5500_spi.c **** {
 492              		.loc 2 111 1
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 16
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496 0000 80B5     		push	{r7, lr}
 497              	.LCFI38:
 498              		.cfi_def_cfa_offset 8
 499              		.cfi_offset 7, -8
 500              		.cfi_offset 14, -4
 501 0002 84B0     		sub	sp, sp, #16
 502              	.LCFI39:
 503              		.cfi_def_cfa_offset 24
 504 0004 00AF     		add	r7, sp, #0
 505              	.LCFI40:
 506              		.cfi_def_cfa_register 7
 507 0006 7860     		str	r0, [r7, #4]
 508 0008 0B46     		mov	r3, r1
 509 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 510              	.LBB3:
 112:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 511              		.loc 2 112 11
 512 000c 0023     		movs	r3, #0
 513 000e FB60     		str	r3, [r7, #12]
 514              		.loc 2 112 2
 515 0010 09E0     		b	.L31
 516              	.L32:
 113:ioLIB/w5500_spi.c **** 	{
 114:ioLIB/w5500_spi.c **** 		wizchip_write(data[i]);
 517              		.loc 2 114 21 discriminator 3
 518 0012 FB68     		ldr	r3, [r7, #12]
 519 0014 7A68     		ldr	r2, [r7, #4]
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 44


 520 0016 1344     		add	r3, r3, r2
 521              		.loc 2 114 3 discriminator 3
 522 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 523 001a 1846     		mov	r0, r3
 524 001c FFF7FEFF 		bl	wizchip_write
 112:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 525              		.loc 2 112 28 discriminator 3
 526 0020 FB68     		ldr	r3, [r7, #12]
 527 0022 0133     		adds	r3, r3, #1
 528 0024 FB60     		str	r3, [r7, #12]
 529              	.L31:
 112:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 530              		.loc 2 112 20 discriminator 1
 531 0026 7B88     		ldrh	r3, [r7, #2]
 112:ioLIB/w5500_spi.c **** 	for (int i = 0; i < len; i++)
 532              		.loc 2 112 2 discriminator 1
 533 0028 FA68     		ldr	r2, [r7, #12]
 534 002a 9A42     		cmp	r2, r3
 535 002c F1DB     		blt	.L32
 536              	.LBE3:
 115:ioLIB/w5500_spi.c **** 	}
 116:ioLIB/w5500_spi.c **** }
 537              		.loc 2 116 1
 538 002e 00BF     		nop
 539 0030 00BF     		nop
 540 0032 1037     		adds	r7, r7, #16
 541              	.LCFI41:
 542              		.cfi_def_cfa_offset 8
 543 0034 BD46     		mov	sp, r7
 544              	.LCFI42:
 545              		.cfi_def_cfa_register 13
 546              		@ sp needed
 547 0036 80BD     		pop	{r7, pc}
 548              		.cfi_endproc
 549              	.LFE139:
 551              		.section	.text.w5500_pins_init,"ax",%progbits
 552              		.align	1
 553              		.global	w5500_pins_init
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	w5500_pins_init:
 559              	.LFB140:
 117:ioLIB/w5500_spi.c **** 
 118:ioLIB/w5500_spi.c **** 
 119:ioLIB/w5500_spi.c **** /**
 120:ioLIB/w5500_spi.c ****  *@brief initializer of PA0(RESET) and SCS(PA1)
 121:ioLIB/w5500_spi.c ****  */
 122:ioLIB/w5500_spi.c **** 
 123:ioLIB/w5500_spi.c **** void w5500_pins_init()
 124:ioLIB/w5500_spi.c **** {
 560              		.loc 2 124 1
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 1, uses_anonymous_args = 0
 564 0000 80B5     		push	{r7, lr}
 565              	.LCFI43:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 45


 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 7, -8
 568              		.cfi_offset 14, -4
 569 0002 00AF     		add	r7, sp, #0
 570              	.LCFI44:
 571              		.cfi_def_cfa_register 7
 125:ioLIB/w5500_spi.c ****     //   SPI1  GPIOA
 126:ioLIB/w5500_spi.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 572              		.loc 2 126 18
 573 0004 3D4B     		ldr	r3, .L34
 574 0006 5B6C     		ldr	r3, [r3, #68]
 575 0008 3C4A     		ldr	r2, .L34
 576 000a 43F48053 		orr	r3, r3, #4096
 577 000e 5364     		str	r3, [r2, #68]
 127:ioLIB/w5500_spi.c ****     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 578              		.loc 2 127 18
 579 0010 3A4B     		ldr	r3, .L34
 580 0012 1B6B     		ldr	r3, [r3, #48]
 581 0014 394A     		ldr	r2, .L34
 582 0016 43F00103 		orr	r3, r3, #1
 583 001a 1363     		str	r3, [r2, #48]
 128:ioLIB/w5500_spi.c **** 
 129:ioLIB/w5500_spi.c ****     //   PA5 (SCK), PA6 (MISO), PA7 (MOSI)  AF5 (SPI1)
 130:ioLIB/w5500_spi.c ****     GPIOA->MODER |= (GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1);             
 584              		.loc 2 130 18
 585 001c 384B     		ldr	r3, .L34+4
 586 001e 1B68     		ldr	r3, [r3]
 587 0020 374A     		ldr	r2, .L34+4
 588 0022 43F42843 		orr	r3, r3, #43008
 589 0026 1360     		str	r3, [r2]
 131:ioLIB/w5500_spi.c ****     GPIOA->AFR[0] |= (5 << 20) | (5 << 24) | (5 << 28);                                            
 590              		.loc 2 131 19
 591 0028 354B     		ldr	r3, .L34+4
 592 002a 1B6A     		ldr	r3, [r3, #32]
 593 002c 344A     		ldr	r2, .L34+4
 594 002e 43F0AA43 		orr	r3, r3, #1426063360
 595 0032 43F4A003 		orr	r3, r3, #5242880
 596 0036 1362     		str	r3, [r2, #32]
 132:ioLIB/w5500_spi.c ****     GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5_1 | GPIO_OSPEEDER_OSPEEDR6_1 | GPIO_OSPEEDER_OSPEEDR7
 597              		.loc 2 132 20
 598 0038 314B     		ldr	r3, .L34+4
 599 003a 9B68     		ldr	r3, [r3, #8]
 600 003c 304A     		ldr	r2, .L34+4
 601 003e 43F42843 		orr	r3, r3, #43008
 602 0042 9360     		str	r3, [r2, #8]
 133:ioLIB/w5500_spi.c **** 
 134:ioLIB/w5500_spi.c ****     //  PA4  CS (GPIO Output)
 135:ioLIB/w5500_spi.c ****     GPIOA->MODER |= GPIO_MODER_MODER4_0; // Output
 603              		.loc 2 135 18
 604 0044 2E4B     		ldr	r3, .L34+4
 605 0046 1B68     		ldr	r3, [r3]
 606 0048 2D4A     		ldr	r2, .L34+4
 607 004a 43F48073 		orr	r3, r3, #256
 608 004e 1360     		str	r3, [r2]
 136:ioLIB/w5500_spi.c ****     GPIOA->BSRR = GPIO_BSRR_BS4;         // CS  ()
 609              		.loc 2 136 10
 610 0050 2B4B     		ldr	r3, .L34+4
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 46


 611              		.loc 2 136 17
 612 0052 1022     		movs	r2, #16
 613 0054 9A61     		str	r2, [r3, #24]
 137:ioLIB/w5500_spi.c **** 
 138:ioLIB/w5500_spi.c ****     //  PB0  RST (GPIO Output)
 139:ioLIB/w5500_spi.c ****     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 614              		.loc 2 139 18
 615 0056 294B     		ldr	r3, .L34
 616 0058 1B6B     		ldr	r3, [r3, #48]
 617 005a 284A     		ldr	r2, .L34
 618 005c 43F00203 		orr	r3, r3, #2
 619 0060 1363     		str	r3, [r2, #48]
 140:ioLIB/w5500_spi.c ****     GPIOB->MODER |= GPIO_MODER_MODER0_0; // Output
 620              		.loc 2 140 18
 621 0062 284B     		ldr	r3, .L34+8
 622 0064 1B68     		ldr	r3, [r3]
 623 0066 274A     		ldr	r2, .L34+8
 624 0068 43F00103 		orr	r3, r3, #1
 625 006c 1360     		str	r3, [r2]
 141:ioLIB/w5500_spi.c ****     GPIOB->BSRR = GPIO_BSRR_BS0;         // RST 
 626              		.loc 2 141 10
 627 006e 254B     		ldr	r3, .L34+8
 628              		.loc 2 141 17
 629 0070 0122     		movs	r2, #1
 630 0072 9A61     		str	r2, [r3, #24]
 142:ioLIB/w5500_spi.c **** 
 143:ioLIB/w5500_spi.c ****     //  SPI1
 144:ioLIB/w5500_spi.c ****     SPI1->CR1 = 0;                            //  
 631              		.loc 2 144 9
 632 0074 244B     		ldr	r3, .L34+12
 633              		.loc 2 144 15
 634 0076 0022     		movs	r2, #0
 635 0078 1A60     		str	r2, [r3]
 145:ioLIB/w5500_spi.c ****     SPI1->CR1 |= SPI_CR1_MSTR |               // 
 636              		.loc 2 145 15
 637 007a 234B     		ldr	r3, .L34+12
 638 007c 1B68     		ldr	r3, [r3]
 639 007e 224A     		ldr	r2, .L34+12
 640 0080 43F44773 		orr	r3, r3, #796
 641 0084 43F00303 		orr	r3, r3, #3
 642 0088 1360     		str	r3, [r2]
 146:ioLIB/w5500_spi.c ****                  (3 << SPI_CR1_BR_Pos) |      //  16 (80  / 16 = 5 , 
 147:ioLIB/w5500_spi.c ****                  SPI_CR1_SSM | SPI_CR1_SSI |  //   CS
 148:ioLIB/w5500_spi.c ****                  SPI_CR1_CPOL | SPI_CR1_CPHA; // Mode 3 (CPOL=1, CPHA=1)
 149:ioLIB/w5500_spi.c ****     SPI1->CR1 |= SPI_CR1_SPE;                 //  SPI
 643              		.loc 2 149 15
 644 008a 1F4B     		ldr	r3, .L34+12
 645 008c 1B68     		ldr	r3, [r3]
 646 008e 1E4A     		ldr	r2, .L34+12
 647 0090 43F04003 		orr	r3, r3, #64
 648 0094 1360     		str	r3, [r2]
 150:ioLIB/w5500_spi.c **** 
 151:ioLIB/w5500_spi.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 649              		.loc 2 151 15
 650 0096 194B     		ldr	r3, .L34
 651 0098 1B6B     		ldr	r3, [r3, #48]
 652 009a 184A     		ldr	r2, .L34
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 47


 653 009c 43F00203 		orr	r3, r3, #2
 654 00a0 1363     		str	r3, [r2, #48]
 152:ioLIB/w5500_spi.c **** 	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 655              		.loc 2 152 15
 656 00a2 164B     		ldr	r3, .L34
 657 00a4 5B6C     		ldr	r3, [r3, #68]
 658 00a6 154A     		ldr	r2, .L34
 659 00a8 43F48043 		orr	r3, r3, #16384
 660 00ac 5364     		str	r3, [r2, #68]
 153:ioLIB/w5500_spi.c **** 
 154:ioLIB/w5500_spi.c **** 	//  PB1     
 155:ioLIB/w5500_spi.c **** 	GPIOB->MODER &= ~GPIO_MODER_MODER1; // Input
 661              		.loc 2 155 15
 662 00ae 154B     		ldr	r3, .L34+8
 663 00b0 1B68     		ldr	r3, [r3]
 664 00b2 144A     		ldr	r2, .L34+8
 665 00b4 23F00C03 		bic	r3, r3, #12
 666 00b8 1360     		str	r3, [r2]
 156:ioLIB/w5500_spi.c **** 	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR1_0; // Pull-up
 667              		.loc 2 156 15
 668 00ba 124B     		ldr	r3, .L34+8
 669 00bc DB68     		ldr	r3, [r3, #12]
 670 00be 114A     		ldr	r2, .L34+8
 671 00c0 43F00403 		orr	r3, r3, #4
 672 00c4 D360     		str	r3, [r2, #12]
 157:ioLIB/w5500_spi.c **** 
 158:ioLIB/w5500_spi.c **** 	//  EXTI1  PB1
 159:ioLIB/w5500_spi.c **** 	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PB; // PB1  EXTI1
 673              		.loc 2 159 20
 674 00c6 114B     		ldr	r3, .L34+16
 675 00c8 9B68     		ldr	r3, [r3, #8]
 676 00ca 104A     		ldr	r2, .L34+16
 677 00cc 43F00103 		orr	r3, r3, #1
 678 00d0 9360     		str	r3, [r2, #8]
 160:ioLIB/w5500_spi.c **** 	EXTI->IMR |= EXTI_IMR_MR1; //  
 679              		.loc 2 160 12
 680 00d2 0F4B     		ldr	r3, .L34+20
 681 00d4 1B68     		ldr	r3, [r3]
 682 00d6 0E4A     		ldr	r2, .L34+20
 683 00d8 43F00203 		orr	r3, r3, #2
 684 00dc 1360     		str	r3, [r2]
 161:ioLIB/w5500_spi.c **** 	EXTI->FTSR |= EXTI_FTSR_TR1; //  
 685              		.loc 2 161 13
 686 00de 0C4B     		ldr	r3, .L34+20
 687 00e0 DB68     		ldr	r3, [r3, #12]
 688 00e2 0B4A     		ldr	r2, .L34+20
 689 00e4 43F00203 		orr	r3, r3, #2
 690 00e8 D360     		str	r3, [r2, #12]
 162:ioLIB/w5500_spi.c **** 
 163:ioLIB/w5500_spi.c **** 	//    NVIC
 164:ioLIB/w5500_spi.c **** 	NVIC_SetPriority(EXTI1_IRQn, 0);
 691              		.loc 2 164 2
 692 00ea 0021     		movs	r1, #0
 693 00ec 0720     		movs	r0, #7
 694 00ee FFF7FEFF 		bl	__NVIC_SetPriority
 165:ioLIB/w5500_spi.c **** 	NVIC_EnableIRQ(EXTI1_IRQn);
 695              		.loc 2 165 2
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 48


 696 00f2 0720     		movs	r0, #7
 697 00f4 FFF7FEFF 		bl	__NVIC_EnableIRQ
 166:ioLIB/w5500_spi.c **** }
 698              		.loc 2 166 1
 699 00f8 00BF     		nop
 700 00fa 80BD     		pop	{r7, pc}
 701              	.L35:
 702              		.align	2
 703              	.L34:
 704 00fc 00380240 		.word	1073887232
 705 0100 00000240 		.word	1073872896
 706 0104 00040240 		.word	1073873920
 707 0108 00300140 		.word	1073819648
 708 010c 00380140 		.word	1073821696
 709 0110 003C0140 		.word	1073822720
 710              		.cfi_endproc
 711              	.LFE140:
 713              		.section	.rodata
 714              		.align	2
 715              	.LC1:
 716 0000 57495A43 		.ascii	"WIZCHIP initialization failed\015\000"
 716      48495020 
 716      696E6974 
 716      69616C69 
 716      7A617469 
 717 001f 00       		.align	2
 718              	.LC2:
 719 0020 57495A43 		.ascii	"WIZCHIP initialization done successfully\015\000"
 719      48495020 
 719      696E6974 
 719      69616C69 
 719      7A617469 
 720 004a 0000     		.align	2
 721              	.LC0:
 722 004c 02020202 		.ascii	"\002\002\002\002\002\002\002\002"
 722      02020202 
 723 0054 02020202 		.ascii	"\002\002\002\002\002\002\002\002"
 723      02020202 
 724              		.section	.text.w5500_init,"ax",%progbits
 725              		.align	1
 726              		.global	w5500_init
 727              		.syntax unified
 728              		.thumb
 729              		.thumb_func
 731              	w5500_init:
 732              	.LFB141:
 167:ioLIB/w5500_spi.c **** 
 168:ioLIB/w5500_spi.c **** void w5500_init()
 169:ioLIB/w5500_spi.c **** {
 733              		.loc 2 169 1
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 24
 736              		@ frame_needed = 1, uses_anonymous_args = 0
 737 0000 90B5     		push	{r4, r7, lr}
 738              	.LCFI45:
 739              		.cfi_def_cfa_offset 12
 740              		.cfi_offset 4, -12
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 49


 741              		.cfi_offset 7, -8
 742              		.cfi_offset 14, -4
 743 0002 87B0     		sub	sp, sp, #28
 744              	.LCFI46:
 745              		.cfi_def_cfa_offset 40
 746 0004 00AF     		add	r7, sp, #0
 747              	.LCFI47:
 748              		.cfi_def_cfa_register 7
 170:ioLIB/w5500_spi.c **** 	// the available size of w5500 is 32KB
 171:ioLIB/w5500_spi.c **** 	// w5500 supports 8 independents sockets simultaneously
 172:ioLIB/w5500_spi.c **** 	// here 2KB is allocated for
 173:ioLIB/w5500_spi.c **** 	// each of the transmit and receive buffer of each socket
 174:ioLIB/w5500_spi.c **** 	uint8_t memory_for_each_socket[2][8] =
 749              		.loc 2 174 10
 750 0006 274B     		ldr	r3, .L40
 751 0008 3C1D     		adds	r4, r7, #4
 752 000a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 753 000c 84E80F00 		stm	r4, {r0, r1, r2, r3}
 175:ioLIB/w5500_spi.c **** 	{
 176:ioLIB/w5500_spi.c **** 			{2, 2, 2, 2, 2, 2, 2, 2},		// receive buffer size
 177:ioLIB/w5500_spi.c **** 			{2, 2, 2, 2, 2, 2, 2, 2}		// transmit buffer size
 178:ioLIB/w5500_spi.c **** 	};
 179:ioLIB/w5500_spi.c **** 
 180:ioLIB/w5500_spi.c **** 	uint8_t tmp = 0xFF;
 754              		.loc 2 180 10
 755 0010 FF23     		movs	r3, #255
 756 0012 FB75     		strb	r3, [r7, #23]
 181:ioLIB/w5500_spi.c **** 
 182:ioLIB/w5500_spi.c **** 
 183:ioLIB/w5500_spi.c **** 	// initialize RESET and SCS pins
 184:ioLIB/w5500_spi.c **** 	w5500_pins_init();
 757              		.loc 2 184 2
 758 0014 FFF7FEFF 		bl	w5500_pins_init
 185:ioLIB/w5500_spi.c **** 
 186:ioLIB/w5500_spi.c **** 	// first deselect the chip(by setting SCS pin)
 187:ioLIB/w5500_spi.c **** 	wizchip_deselect();
 759              		.loc 2 187 2
 760 0018 FFF7FEFF 		bl	wizchip_deselect
 188:ioLIB/w5500_spi.c **** 
 189:ioLIB/w5500_spi.c **** 
 190:ioLIB/w5500_spi.c **** 	// hard reset the wiznet chip by clearing RESET
 191:ioLIB/w5500_spi.c **** 	GPIOB->BSRR = GPIO_BSRR_BR0;
 761              		.loc 2 191 7
 762 001c 224B     		ldr	r3, .L40+4
 763              		.loc 2 191 14
 764 001e 4FF48032 		mov	r2, #65536
 765 0022 9A61     		str	r2, [r3, #24]
 192:ioLIB/w5500_spi.c **** 
 193:ioLIB/w5500_spi.c **** 	// busy wait for a while and keep the RESET pin 0
 194:ioLIB/w5500_spi.c **** 	while(tmp--);
 766              		.loc 2 194 7
 767 0024 00BF     		nop
 768              	.L37:
 769              		.loc 2 194 11 discriminator 1
 770 0026 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 771 0028 5A1E     		subs	r2, r3, #1
 772 002a FA75     		strb	r2, [r7, #23]
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 50


 773              		.loc 2 194 7 discriminator 1
 774 002c 002B     		cmp	r3, #0
 775 002e FAD1     		bne	.L37
 195:ioLIB/w5500_spi.c **** 
 196:ioLIB/w5500_spi.c **** 	GPIOB->BSRR = GPIO_BSRR_BS0;
 776              		.loc 2 196 7
 777 0030 1D4B     		ldr	r3, .L40+4
 778              		.loc 2 196 14
 779 0032 0122     		movs	r2, #1
 780 0034 9A61     		str	r2, [r3, #24]
 197:ioLIB/w5500_spi.c **** 	// assign the helper drivers to complete the driver
 198:ioLIB/w5500_spi.c **** 
 199:ioLIB/w5500_spi.c **** 	// callback functions for selecting and deselecting the chip
 200:ioLIB/w5500_spi.c **** 	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 781              		.loc 2 200 2
 782 0036 1D49     		ldr	r1, .L40+8
 783 0038 1D48     		ldr	r0, .L40+12
 784 003a FFF7FEFF 		bl	reg_wizchip_cs_cbfunc
 201:ioLIB/w5500_spi.c **** 
 202:ioLIB/w5500_spi.c **** 	// callback functions for reading and writing bytes of data
 203:ioLIB/w5500_spi.c **** 	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 785              		.loc 2 203 2
 786 003e 1D49     		ldr	r1, .L40+16
 787 0040 1D48     		ldr	r0, .L40+20
 788 0042 FFF7FEFF 		bl	reg_wizchip_spi_cbfunc
 204:ioLIB/w5500_spi.c **** 
 205:ioLIB/w5500_spi.c **** 	// callback functions for reading and writing burst of data
 206:ioLIB/w5500_spi.c **** 	reg_wizchip_spiburst_cbfunc(wizchip_read_burst, wizchip_write_burst);
 789              		.loc 2 206 2
 790 0046 1D49     		ldr	r1, .L40+24
 791 0048 1D48     		ldr	r0, .L40+28
 792 004a FFF7FEFF 		bl	reg_wizchip_spiburst_cbfunc
 207:ioLIB/w5500_spi.c **** 
 208:ioLIB/w5500_spi.c **** 
 209:ioLIB/w5500_spi.c **** 	// allocate the specified memory for each socket
 210:ioLIB/w5500_spi.c **** 	if (ctlwizchip(CW_INIT_WIZCHIP, (void*)memory_for_each_socket) == -1)
 793              		.loc 2 210 6
 794 004e 3B1D     		adds	r3, r7, #4
 795 0050 1946     		mov	r1, r3
 796 0052 0120     		movs	r0, #1
 797 0054 FFF7FEFF 		bl	ctlwizchip
 798 0058 0346     		mov	r3, r0
 799              		.loc 2 210 5
 800 005a B3F1FF3F 		cmp	r3, #-1
 801 005e 03D1     		bne	.L38
 211:ioLIB/w5500_spi.c **** 	{
 212:ioLIB/w5500_spi.c **** 		printf("WIZCHIP initialization failed\r\n");
 802              		.loc 2 212 3
 803 0060 1848     		ldr	r0, .L40+32
 804 0062 FFF7FEFF 		bl	puts
 805              	.L39:
 213:ioLIB/w5500_spi.c **** 		while(1);
 806              		.loc 2 213 8 discriminator 1
 807 0066 FEE7     		b	.L39
 808              	.L38:
 214:ioLIB/w5500_spi.c **** 	}
 215:ioLIB/w5500_spi.c **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 51


 216:ioLIB/w5500_spi.c **** 	wizchip_init(memory_for_each_socket[0], memory_for_each_socket[1]);
 809              		.loc 2 216 2
 810 0068 3B1D     		adds	r3, r7, #4
 811 006a 03F10802 		add	r2, r3, #8
 812 006e 3B1D     		adds	r3, r7, #4
 813 0070 1146     		mov	r1, r2
 814 0072 1846     		mov	r0, r3
 815 0074 FFF7FEFF 		bl	wizchip_init
 217:ioLIB/w5500_spi.c **** 
 218:ioLIB/w5500_spi.c **** 	//     0
 219:ioLIB/w5500_spi.c **** 	setIMR(0xFF); //    (CON, DISCON, RECV, TIMEOUT, SENDO
 816              		.loc 2 219 2
 817 0078 FF21     		movs	r1, #255
 818 007a 4FF4B050 		mov	r0, #5632
 819 007e FFF7FEFF 		bl	WIZCHIP_WRITE
 220:ioLIB/w5500_spi.c **** 	setSn_IMR(0, Sn_IR_CON | Sn_IR_RECV); //     
 820              		.loc 2 220 2
 821 0082 0521     		movs	r1, #5
 822 0084 42F60840 		movw	r0, #11272
 823 0088 FFF7FEFF 		bl	WIZCHIP_WRITE
 221:ioLIB/w5500_spi.c **** 	setSn_IR(0, 0xFF);
 824              		.loc 2 221 2
 825 008c 1F21     		movs	r1, #31
 826 008e 4FF40270 		mov	r0, #520
 827 0092 FFF7FEFF 		bl	WIZCHIP_WRITE
 222:ioLIB/w5500_spi.c **** 
 223:ioLIB/w5500_spi.c **** 	printf("WIZCHIP initialization done successfully\r\n");
 828              		.loc 2 223 2
 829 0096 0C48     		ldr	r0, .L40+36
 830 0098 FFF7FEFF 		bl	puts
 224:ioLIB/w5500_spi.c **** }...
 831              		.loc 2 224 1
 832 009c 00BF     		nop
 833 009e 1C37     		adds	r7, r7, #28
 834              	.LCFI48:
 835              		.cfi_def_cfa_offset 12
 836 00a0 BD46     		mov	sp, r7
 837              	.LCFI49:
 838              		.cfi_def_cfa_register 13
 839              		@ sp needed
 840 00a2 90BD     		pop	{r4, r7, pc}
 841              	.L41:
 842              		.align	2
 843              	.L40:
 844 00a4 4C000000 		.word	.LC0
 845 00a8 00040240 		.word	1073873920
 846 00ac 00000000 		.word	wizchip_deselect
 847 00b0 00000000 		.word	wizchip_select
 848 00b4 00000000 		.word	wizchip_write
 849 00b8 00000000 		.word	wizchip_read
 850 00bc 00000000 		.word	wizchip_write_burst
 851 00c0 00000000 		.word	wizchip_read_burst
 852 00c4 00000000 		.word	.LC1
 853 00c8 20000000 		.word	.LC2
 854              		.cfi_endproc
 855              	.LFE141:
 857              		.text
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 52


 858              	.Letext0:
 859              		.file 3 "CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 860              		.file 4 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 861              		.file 5 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 862              		.file 6 "ioLIB/wizchip_conf.h"
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 w5500_spi.c
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:20     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:25     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:81     .text.__NVIC_EnableIRQ:00000038 $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:86     .text.__NVIC_SetPriority:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:91     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:165    .text.__NVIC_SetPriority:0000004c $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:171    .text.SPIReadWrite:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:177    .text.SPIReadWrite:00000000 SPIReadWrite
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:245    .text.SPIReadWrite:00000040 $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:251    .text.wizchip_deselect:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:257    .text.wizchip_deselect:00000000 wizchip_deselect
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:290    .text.wizchip_deselect:00000014 $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:295    .text.wizchip_select:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:301    .text.wizchip_select:00000000 wizchip_select
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:334    .text.wizchip_select:00000018 $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:339    .text.wizchip_read:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:345    .text.wizchip_read:00000000 wizchip_read
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:370    .text.wizchip_write:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:376    .text.wizchip_write:00000000 wizchip_write
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:413    .text.wizchip_read_burst:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:419    .text.wizchip_read_burst:00000000 wizchip_read_burst
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:484    .text.wizchip_write_burst:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:490    .text.wizchip_write_burst:00000000 wizchip_write_burst
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:552    .text.w5500_pins_init:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:558    .text.w5500_pins_init:00000000 w5500_pins_init
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:704    .text.w5500_pins_init:000000fc $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:714    .rodata:00000000 $d
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:725    .text.w5500_init:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:731    .text.w5500_init:00000000 w5500_init
C:\Users\clay0\AppData\Local\Temp\cc0HmhRP.s:844    .text.w5500_init:000000a4 $d

UNDEFINED SYMBOLS
reg_wizchip_cs_cbfunc
reg_wizchip_spi_cbfunc
reg_wizchip_spiburst_cbfunc
ctlwizchip
puts
wizchip_init
WIZCHIP_WRITE
