// Seed: 596636221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_10, id_11;
  wire \id_12 ;
  bit  id_13 = 1;
  always_comb
    if (1) id_11 <= 1;
    else id_11 <= id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = -1 == id_0;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4
  );
endmodule
