# Placeholder for core 2 design
Copy all Verilog files (`*.v`) under `LMAC_CORE_TOP` and `ASYNCH_FIFO` here. 
