#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Nov 21 23:28:22 2025
# Process ID         : 2044229
# Current directory  : /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/vivado.jou
# Running On         : whp-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 7 6800H with Radeon Graphics
# CPU Frequency      : 3193.879 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8277 MB
# Swap memory        : 8589 MB
# Total Virtual      : 16867 MB
# Available Virtual  : 11903 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/ukf.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_ps7_0/design_1_ps7_0.dcp' for cell 'design_1_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_rst0_0/design_1_rst0_0.dcp' for cell 'design_1_i/rst0'
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_ukf0_0/design_1_ukf0_0.dcp' for cell 'design_1_i/ukf0'
INFO: [Project 1-454] Reading design checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_axi_ic_imp_auto_pc_0/design_1_axi_ic_imp_auto_pc_0.dcp' for cell 'design_1_i/axi_ic/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1614.852 ; gain = 0.000 ; free physical = 4108 ; free virtual = 10802
INFO: [Netlist 29-17] Analyzing 1643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_ps7_0/design_1_ps7_0.xdc] for cell 'design_1_i/ps7/inst'
Finished Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_ps7_0/design_1_ps7_0.xdc] for cell 'design_1_i/ps7/inst'
Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_rst0_0/design_1_rst0_0_board.xdc] for cell 'design_1_i/rst0/U0'
Finished Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_rst0_0/design_1_rst0_0_board.xdc] for cell 'design_1_i/rst0/U0'
Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_rst0_0/design_1_rst0_0.xdc] for cell 'design_1_i/rst0/U0'
Finished Parsing XDC File [/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.gen/sources_1/bd/design_1/ip/design_1_rst0_0/design_1_rst0_0.xdc] for cell 'design_1_i/rst0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1897.191 ; gain = 0.000 ; free physical = 3926 ; free virtual = 10630
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 526 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1897.191 ; gain = 519.996 ; free physical = 3926 ; free virtual = 10630
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2004.637 ; gain = 107.445 ; free physical = 3860 ; free virtual = 10569

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21254e4f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.590 ; gain = 472.953 ; free physical = 3338 ; free virtual = 10083

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21254e4f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9749

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21254e4f8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9749
Phase 1 Initialization | Checksum: 21254e4f8

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9749

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21254e4f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9749

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21254e4f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9741
Phase 2 Timer Update And Timing Data Collection | Checksum: 21254e4f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9741

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 13 inverter(s) to 117 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f955a117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9741
Retarget | Checksum: f955a117
INFO: [Opt 31-389] Phase Retarget created 317 cells and removed 373 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 5d1db1d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9741
Constant propagation | Checksum: 5d1db1d7
INFO: [Opt 31-389] Phase Constant propagation created 79 cells and removed 143 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9741
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2994 ; free virtual = 9741
Phase 5 Sweep | Checksum: a8642ad7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.449 ; gain = 0.000 ; free physical = 2994 ; free virtual = 9741
Sweep | Checksum: a8642ad7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 481 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a8642ad7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 2994 ; free virtual = 9740
BUFG optimization | Checksum: a8642ad7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 97be5143

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 2994 ; free virtual = 9740
Shift Register Optimization | Checksum: 97be5143
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1516d0490

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 3004 ; free virtual = 9750
Post Processing Netlist | Checksum: 1516d0490
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: a942fade

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 3005 ; free virtual = 9752

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2850.465 ; gain = 0.000 ; free physical = 3004 ; free virtual = 9751
Phase 9.2 Verifying Netlist Connectivity | Checksum: a942fade

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 3004 ; free virtual = 9751
Phase 9 Finalization | Checksum: a942fade

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 3004 ; free virtual = 9751
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             317  |             373  |                                              0  |
|  Constant propagation         |              79  |             143  |                                              0  |
|  Sweep                        |               0  |             481  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a942fade

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.465 ; gain = 32.016 ; free physical = 3004 ; free virtual = 9751

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: a942fade

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2792 ; free virtual = 9545
Ending Power Optimization Task | Checksum: a942fade

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3177.309 ; gain = 326.844 ; free physical = 2792 ; free virtual = 9545

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a942fade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2792 ; free virtual = 9545

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2792 ; free virtual = 9545
Ending Netlist Obfuscation Task | Checksum: a942fade

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2792 ; free virtual = 9545
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3177.309 ; gain = 1280.117 ; free physical = 2792 ; free virtual = 9545
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2755 ; free virtual = 9524
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2755 ; free virtual = 9524
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2753 ; free virtual = 9525
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2748 ; free virtual = 9522
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2748 ; free virtual = 9522
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9521
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9521
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 13 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2715 ; free virtual = 9497
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 80062e16

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2715 ; free virtual = 9497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2715 ; free virtual = 9497

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 48d2f526

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2681 ; free virtual = 9482

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19aa0e9b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2645 ; free virtual = 9452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19aa0e9b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2644 ; free virtual = 9451
Phase 1 Placer Initialization | Checksum: 19aa0e9b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2644 ; free virtual = 9451

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 147d3e954

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2651 ; free virtual = 9459

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 141091fa2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2656 ; free virtual = 9465

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 141091fa2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2656 ; free virtual = 9465

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b0373d6e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2637 ; free virtual = 9462

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b0373d6e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2627 ; free virtual = 9455

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2748 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1268 nets or LUTs. Breaked 0 LUT, combined 1268 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2634 ; free virtual = 9464

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1268  |                  1268  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1268  |                  1268  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17277f74e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2630 ; free virtual = 9461
Phase 2.5 Global Place Phase2 | Checksum: 1e7d6da2b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2629 ; free virtual = 9461
Phase 2 Global Placement | Checksum: 1e7d6da2b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2629 ; free virtual = 9461

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2245e6828

Time (s): cpu = 00:01:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2620 ; free virtual = 9453

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17cf7b11d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2615 ; free virtual = 9447

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215f4e1d0

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2615 ; free virtual = 9447

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18be11882

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2615 ; free virtual = 9447

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17f0466d7

Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2594 ; free virtual = 9449

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fd4f2c36

Time (s): cpu = 00:02:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2585 ; free virtual = 9439

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cf9b6dc9

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2585 ; free virtual = 9439
Phase 3 Detail Placement | Checksum: 1cf9b6dc9

Time (s): cpu = 00:02:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2585 ; free virtual = 9439

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dcfec36d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.321 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 4dedbec2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2595 ; free virtual = 9450
INFO: [Place 46-33] Processed net design_1_i/ukf0/inst/grp_ukf_step_3_2_s_fu_124/make_sigma_points_3_U0/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/ukf0/inst/grp_ukf_step_3_2_s_fu_124/cross_cov_3_2_U0/ap_CS_fsm_state5, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: f85403b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2595 ; free virtual = 9450
Phase 4.1.1.1 BUFG Insertion | Checksum: dcfec36d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2595 ; free virtual = 9450

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.321. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e717dc87

Time (s): cpu = 00:02:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2595 ; free virtual = 9450

Time (s): cpu = 00:02:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2595 ; free virtual = 9450
Phase 4.1 Post Commit Optimization | Checksum: e717dc87

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2594 ; free virtual = 9450

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e717dc87

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9447

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e717dc87

Time (s): cpu = 00:02:44 ; elapsed = 00:01:27 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9447
Phase 4.3 Placer Reporting | Checksum: e717dc87

Time (s): cpu = 00:02:44 ; elapsed = 00:01:27 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9447

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9447

Time (s): cpu = 00:02:44 ; elapsed = 00:01:27 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9447
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185665364

Time (s): cpu = 00:02:45 ; elapsed = 00:01:27 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9448
Ending Placer Task | Checksum: 16d65adce

Time (s): cpu = 00:02:45 ; elapsed = 00:01:27 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9448
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2591 ; free virtual = 9448
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2584 ; free virtual = 9440
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2583 ; free virtual = 9440
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2554 ; free virtual = 9420
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2491 ; free virtual = 9399
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2491 ; free virtual = 9399
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2491 ; free virtual = 9400
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2491 ; free virtual = 9403
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2493 ; free virtual = 9406
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2493 ; free virtual = 9406
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2541 ; free virtual = 9411
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.321 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2536 ; free virtual = 9415
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2482 ; free virtual = 9406
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2482 ; free virtual = 9406
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2482 ; free virtual = 9406
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2474 ; free virtual = 9401
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2474 ; free virtual = 9402
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2474 ; free virtual = 9402
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a2545e83 ConstDB: 0 ShapeSum: b517dc5b RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 167631cb | NumContArr: 3edfc5a3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1daa7eca8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9344

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1daa7eca8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9344

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1daa7eca8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3177.309 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9344
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1754237cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 3204.031 ; gain = 26.723 ; free physical = 2413 ; free virtual = 9310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.365  | TNS=0.000  | WHS=-0.240 | THS=-437.318|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41115
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41115
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13052404e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2399 ; free virtual = 9297

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13052404e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2399 ; free virtual = 9297

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2bc6f04f0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2406 ; free virtual = 9306
Phase 4 Initial Routing | Checksum: 2bc6f04f0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2406 ; free virtual = 9306

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2381
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.873  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1bfdc53a6

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2354 ; free virtual = 9260

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.873  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1fc05207b

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2354 ; free virtual = 9259

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.873  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1de7f346a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2353 ; free virtual = 9259
Phase 5 Rip-up And Reroute | Checksum: 1de7f346a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2353 ; free virtual = 9259

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1de7f346a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2353 ; free virtual = 9259

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1de7f346a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2353 ; free virtual = 9259
Phase 6 Delay and Skew Optimization | Checksum: 1de7f346a

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2353 ; free virtual = 9259

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.873  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a0a9cc3f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2342 ; free virtual = 9249
Phase 7 Post Hold Fix | Checksum: 1a0a9cc3f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2342 ; free virtual = 9249

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.58289 %
  Global Horizontal Routing Utilization  = 10.7836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a0a9cc3f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2342 ; free virtual = 9249

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a0a9cc3f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2342 ; free virtual = 9249

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2103ef122

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2337 ; free virtual = 9244

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2103ef122

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2337 ; free virtual = 9244

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.873  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2103ef122

Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2337 ; free virtual = 9244
Total Elapsed time in route_design: 46.22 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1197b5468

Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2337 ; free virtual = 9244
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1197b5468

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2337 ; free virtual = 9244

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3207.172 ; gain = 29.863 ; free physical = 2336 ; free virtual = 9244
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.078 ; gain = 70.406 ; free physical = 2236 ; free virtual = 9147
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3334.078 ; gain = 0.000 ; free physical = 2234 ; free virtual = 9146
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.145 ; gain = 76.066 ; free physical = 2147 ; free virtual = 9076
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3410.145 ; gain = 202.973 ; free physical = 2141 ; free virtual = 9070
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2130 ; free virtual = 9072
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2075 ; free virtual = 9056
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2075 ; free virtual = 9056
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2072 ; free virtual = 9060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2066 ; free virtual = 9057
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2066 ; free virtual = 9058
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3410.145 ; gain = 0.000 ; free physical = 2066 ; free virtual = 9058
INFO: [Common 17-1381] The checkpoint '/home/whp/Desktop/Lucas/Vitis_Libraries-main/solver/L1/tests/ukf/vivado_bd/ukf_bd.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3804.398 ; gain = 362.238 ; free physical = 1566 ; free virtual = 8526
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 23:32:21 2025...
