// Seed: 4239893188
module module_0;
  logic id_1;
  reg   id_2;
  initial @(posedge 1) $signed(10);
  ;
  always id_2 <= 1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  struct packed {
    logic [~^  id_1 : 1 'b0] id_6;
    logic id_7;
  } id_8;
  ;
  and primCall (id_3, id_4, id_6, id_7, id_8);
  module_0 modCall_1 ();
  wire id_9, id_10;
endmodule
