\hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Mips\+Operand\+Converter Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter}\index{v8\+::internal\+::compiler\+::\+Mips\+Operand\+Converter@{v8\+::internal\+::compiler\+::\+Mips\+Operand\+Converter}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Mips\+Operand\+Converter\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.824104cm]{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aecd9749bc60e51574796697899c77790}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aecd9749bc60e51574796697899c77790}} 
{\bfseries Mips\+Operand\+Converter} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1CodeGenerator}{Code\+Generator}} $\ast$gen, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1Instruction}{Instruction}} $\ast$instr)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a24567a5c6802b8e687d8c8e52b32d9c5}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a24567a5c6802b8e687d8c8e52b32d9c5}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries Output\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index=0)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a64e491dee5b23f525760a26bd8b9aa62}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a64e491dee5b23f525760a26bd8b9aa62}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries Input\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acedc92c39fb9a8adcd3b5d9f00cf4694}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acedc92c39fb9a8adcd3b5d9f00cf4694}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries To\+Single\+Register} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a1ad2660cc86d7f82244e6835ae41c04f}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a1ad2660cc86d7f82244e6835ae41c04f}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Or\+Zero\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a8fa1d328e655c4c97fe44bc3847339b0}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a8fa1d328e655c4c97fe44bc3847339b0}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Or\+Zero\+Double\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a9fce966e195cd4a1dccb18bdf95d754e}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a9fce966e195cd4a1dccb18bdf95d754e}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Or\+Zero\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac0009c3dbc17dfc5406fc74a70152f0b}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac0009c3dbc17dfc5406fc74a70152f0b}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Immediate} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac5b7d176d4584ecd2f83f3420ec28fe2}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac5b7d176d4584ecd2f83f3420ec28fe2}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aa983e5948cbb47a54f6c1fdfa7492d9f}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aa983e5948cbb47a54f6c1fdfa7492d9f}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Memory\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} $\ast$first\+\_\+index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acbbfede51be99cbac1a7d4ba4b0f5a83}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acbbfede51be99cbac1a7d4ba4b0f5a83}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Memory\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index=0)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ad50212055528b25cc50b5e1489497f86}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ad50212055528b25cc50b5e1489497f86}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries To\+Mem\+Operand} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op) const
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aab5f7ba2273594ccdba3d091ba049e00}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aab5f7ba2273594ccdba3d091ba049e00}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Slot\+To\+Mem\+Operand} (\mbox{\hyperlink{classint}{int}} slot) const
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aecd9749bc60e51574796697899c77790}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aecd9749bc60e51574796697899c77790}} 
{\bfseries Mips\+Operand\+Converter} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1CodeGenerator}{Code\+Generator}} $\ast$gen, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1Instruction}{Instruction}} $\ast$instr)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a24567a5c6802b8e687d8c8e52b32d9c5}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a24567a5c6802b8e687d8c8e52b32d9c5}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries Output\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index=0)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a64e491dee5b23f525760a26bd8b9aa62}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a64e491dee5b23f525760a26bd8b9aa62}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries Input\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acedc92c39fb9a8adcd3b5d9f00cf4694}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acedc92c39fb9a8adcd3b5d9f00cf4694}} 
\mbox{\hyperlink{classv8_1_1internal_1_1SwVfpRegister}{Float\+Register}} {\bfseries To\+Single\+Register} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a1ad2660cc86d7f82244e6835ae41c04f}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a1ad2660cc86d7f82244e6835ae41c04f}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Or\+Zero\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a8fa1d328e655c4c97fe44bc3847339b0}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a8fa1d328e655c4c97fe44bc3847339b0}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Or\+Zero\+Double\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a9fce966e195cd4a1dccb18bdf95d754e}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_a9fce966e195cd4a1dccb18bdf95d754e}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Or\+Zero\+Single\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac0009c3dbc17dfc5406fc74a70152f0b}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac0009c3dbc17dfc5406fc74a70152f0b}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Immediate} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac5b7d176d4584ecd2f83f3420ec28fe2}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ac5b7d176d4584ecd2f83f3420ec28fe2}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aa983e5948cbb47a54f6c1fdfa7492d9f}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aa983e5948cbb47a54f6c1fdfa7492d9f}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Memory\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} $\ast$first\+\_\+index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acbbfede51be99cbac1a7d4ba4b0f5a83}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_acbbfede51be99cbac1a7d4ba4b0f5a83}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Memory\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index=0)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ad50212055528b25cc50b5e1489497f86}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_ad50212055528b25cc50b5e1489497f86}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries To\+Mem\+Operand} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op) const
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aab5f7ba2273594ccdba3d091ba049e00}\label{classv8_1_1internal_1_1compiler_1_1MipsOperandConverter_aab5f7ba2273594ccdba3d091ba049e00}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Slot\+To\+Mem\+Operand} (\mbox{\hyperlink{classint}{int}} slot) const
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 33 of file code-\/generator-\/mips.\+cc.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
v8/src/compiler/backend/mips/code-\/generator-\/mips.\+cc\item 
v8/src/compiler/backend/mips64/code-\/generator-\/mips64.\+cc\end{DoxyCompactItemize}
