============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:37 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       6  5.4   68  +131     131 F 
  g305__8246/B1                                                +0     131   
  g305__8246/ZN   INR2D0BWP16P90(timing)        2  3.0   76   +73     205 R 
  g304__5122/B                                                 +0     205   
  g304__5122/CO   HA1D0BWP16P90(timing)         1  2.2   36   +74     279 R 
  g303__1705/B                                                 +0     279   
  g303__1705/CO   HA1D0BWP16P90(timing)         2  3.0   45   +67     346 R 
  g299__3680/B                                                 +0     346   
  g299__3680/CO   HA1D0BWP16P90(timing)         1  1.7   30   +61     407 R 
  g297__5526/A1                                                +0     407   
  g297__5526/Z    XOR2D0BWP16P90(timing)        3  3.5   49   +74     482 F 
  g293__6260/A2                                                +0     482   
  g293__6260/Z    XOR2D0BWP16P90(timing)        2  2.2   35   +78     560 F 
  g309__1881/A2                                                +0     560   
  g309__1881/Z    XOR2D0BWP16P90(timing)        1  1.2   23   +69     629 R 
  g308__6131/A1                                                +0     629   
  g308__6131/ZN   ND2D0BWP16P90(timing)         1  1.2   35   +34     664 F 
  g307__7098/A1                                                +0     664   
  g307__7098/ZN   NR4D0BWP16P90(timing)         1  1.3   76   +62     726 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     726   
  wfull_reg/CP    setup                                   0   +69     795 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1205ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

