{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747073563498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747073563499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 15:12:43 2025 " "Processing started: Mon May 12 15:12:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747073563499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073563499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073563499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747073579494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747073579494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/sw_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/sw_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_converter " "Found entity 1: sw_converter" {  } { { "Simulador_Arquivos/sw_converter.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/sw_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/shaper_fenics_10ns.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/shaper_fenics_10ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 shaper_fenics_10ns " "Found entity 1: shaper_fenics_10ns" {  } { { "Simulador_Arquivos/shaper_fenics_10ns.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics_10ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/shaper_fenics.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/shaper_fenics.v" { { "Info" "ISGN_ENTITY_NAME" "1 shaper_fenics " "Found entity 1: shaper_fenics" {  } { { "Simulador_Arquivos/shaper_fenics.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606662 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_rand.v(15) " "Verilog HDL information at select_rand.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Simulador_Arquivos/select_rand.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/select_rand.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747073606668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/select_rand.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/select_rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_rand " "Found entity 1: select_rand" {  } { { "Simulador_Arquivos/select_rand.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/select_rand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "Simulador_Arquivos/random_number_generator.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/rand_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/rand_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand_LFSR " "Found entity 1: rand_LFSR" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606692 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pzc_zeroing.v(27) " "Verilog HDL information at pzc_zeroing.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "Simulador_Arquivos/pzc_zeroing.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/pzc_zeroing.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747073606699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/pzc_zeroing.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/pzc_zeroing.v" { { "Info" "ISGN_ENTITY_NAME" "1 pzc_zeroing " "Found entity 1: pzc_zeroing" {  } { { "Simulador_Arquivos/pzc_zeroing.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/pzc_zeroing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606700 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pzc_media_fixa.v(25) " "Verilog HDL information at pzc_media_fixa.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Simulador_Arquivos/pzc_media_fixa.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/pzc_media_fixa.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747073606707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/pzc_media_fixa.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/pzc_media_fixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 pzc_media_fixa " "Found entity 1: pzc_media_fixa" {  } { { "Simulador_Arquivos/pzc_media_fixa.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/pzc_media_fixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/iir_ordem2.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/iir_ordem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_ordem2 " "Found entity 1: iir_ordem2" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/iir_ordem1.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/iir_ordem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_ordem1 " "Found entity 1: iir_ordem1" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/hits_positions.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/hits_positions.v" { { "Info" "ISGN_ENTITY_NAME" "1 hits_positions " "Found entity 1: hits_positions" {  } { { "Simulador_Arquivos/hits_positions.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/hits_positions.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/hits_bunch_train.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/hits_bunch_train.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hits_Bunch_train " "Found entity 1: Hits_Bunch_train" {  } { { "Simulador_Arquivos/Hits_Bunch_train.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/Hits_Bunch_train.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/fpga_simulator_v1_pzc_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/fpga_simulator_v1_pzc_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Simulator_v1_PZC_SOC " "Found entity 1: FPGA_Simulator_v1_PZC_SOC" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC_SOC.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC_SOC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/fpga_simulator_v1_pzc.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/fpga_simulator_v1_pzc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Simulator_v1_PZC " "Found entity 1: FPGA_Simulator_v1_PZC" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/fpga_simulator_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/fpga_simulator_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Simulator_v1 " "Found entity 1: FPGA_Simulator_v1" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ENG0 mem_eng0 energy_distribution.v(6) " "Verilog HDL Declaration information at energy_distribution.v(6): object \"MEM_ENG0\" differs only in case from object \"mem_eng0\" in the same scope" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ENG1 mem_eng1 energy_distribution.v(7) " "Verilog HDL Declaration information at energy_distribution.v(7): object \"MEM_ENG1\" differs only in case from object \"mem_eng1\" in the same scope" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ENG2 mem_eng2 energy_distribution.v(8) " "Verilog HDL Declaration information at energy_distribution.v(8): object \"MEM_ENG2\" differs only in case from object \"mem_eng2\" in the same scope" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/energy_distribution.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/energy_distribution.v" { { "Info" "ISGN_ENTITY_NAME" "1 energy_distribution " "Found entity 1: energy_distribution" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/energy_collisions.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/energy_collisions.v" { { "Info" "ISGN_ENTITY_NAME" "1 energy_collisions " "Found entity 1: energy_collisions" {  } { { "Simulador_Arquivos/energy_collisions.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_collisions.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_arquivos/bunch_train_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_arquivos/bunch_train_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 bunch_train_mask " "Found entity 1: bunch_train_mask" {  } { { "Simulador_Arquivos/bunch_train_mask.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/bunch_train_mask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606869 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606897 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606919 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073606924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606925 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073606992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073606992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607113 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607113 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607113 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607113 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607158 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607163 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607170 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607176 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607183 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607192 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747073607197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607198 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_led " "Found entity 1: soc_system_pio_led" {  } { { "soc_system/synthesis/submodules/soc_system_pio_led.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607252 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607252 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607252 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607252 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607583 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607583 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_40mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_40mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_40mhz " "Found entity 1: pll_40mhz" {  } { { "pll_40mhz.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_40mhz/pll_40mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_40mhz/pll_40mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_40mhz_0002 " "Found entity 1: pll_40mhz_0002" {  } { { "pll_40mhz/pll_40mhz_0002.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz/pll_40mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073607640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073607640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hits_orig FPGA_Simulator_v1_PZC.v(45) " "Verilog HDL Implicit Net warning at FPGA_Simulator_v1_PZC.v(45): created implicit net for \"hits_orig\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073607640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hits_orig FPGA_Simulator_v1.v(40) " "Verilog HDL Implicit Net warning at FPGA_Simulator_v1.v(40): created implicit net for \"hits_orig\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073607640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bt_mask_out FPGA_Simulator_v1.v(41) " "Verilog HDL Implicit Net warning at FPGA_Simulator_v1.v(41): created implicit net for \"bt_mask_out\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073607641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073607641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073607641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGA_Simulator_v1_PZC_SOC.v(47) " "Verilog HDL Instantiation warning at FPGA_Simulator_v1_PZC_SOC.v(47): instance has no name" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC_SOC.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC_SOC.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1747073607645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ghrd.v 1 1 " "Using design file ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073608432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747073608432 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ghrd.v(286) " "Verilog HDL Instantiation warning at ghrd.v(286): instance has no name" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 286 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1747073608433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747073608440 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd.v(131) " "Verilog HDL warning at ghrd.v(131): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 131 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747073608450 "|ghrd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd.v(132) " "Verilog HDL warning at ghrd.v(132): object fpga_led_internal used but never assigned" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 132 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747073608451 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ghrd.v(150) " "Verilog HDL assignment warning at ghrd.v(150): truncated value with size 32 to match size of target (8)" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073608451 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 13 ghrd.v(319) " "Verilog HDL assignment warning at ghrd.v(319): truncated value with size 30 to match size of target (13)" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073608453 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 13 ghrd.v(321) " "Verilog HDL assignment warning at ghrd.v(321): truncated value with size 46 to match size of target (13)" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073608453 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd.v(131) " "Net \"fpga_debounced_buttons\" at ghrd.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073608455 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd.v(132) " "Net \"fpga_led_internal\" at ghrd.v(132) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073608455 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ghrd.v(40) " "Output port \"ADC_CONVST\" at ghrd.v(40) has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073608455 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK ghrd.v(41) " "Output port \"ADC_SCK\" at ghrd.v(41) has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073608455 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI ghrd.v(42) " "Output port \"ADC_SDI\" at ghrd.v(42) has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073608455 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd.v" "u0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_only_master" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073608783 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073608783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073608809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073609701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073609927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073610101 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073610101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073610220 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073610220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073610468 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073610688 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073610688 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073610990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073611103 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611104 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611128 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073611130 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611201 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747073611204 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073611205 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073611213 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611213 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073611352 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073611352 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611387 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611398 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611398 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611398 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747073611398 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073611856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073612057 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073612057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073612132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073612132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612673 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1747073612675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073612707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612754 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612754 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612754 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612754 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612754 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073612755 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073613259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073613287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073613564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073613596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073613629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073614050 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073614050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073614537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073614537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073614571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615057 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073615057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073615322 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073615322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nn1 " "Found entity 1: altsyncram_5nn1" {  } { { "db/altsyncram_5nn1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_5nn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073615417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073615417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated " "Elaborating entity \"altsyncram_5nn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073615418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_led soc_system:u0\|soc_system_pio_led:pio_led " "Elaborating entity \"soc_system_pio_led\" for hierarchy \"soc_system:u0\|soc_system_pio_led:pio_led\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_led" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073616405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073616436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073616462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073616943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073616976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073617972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_limiter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073618919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073619956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073620922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073620939 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073620941 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073620941 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621018 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747073621038 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747073621038 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073621724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073622082 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073622883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073622910 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073622913 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747073622913 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747073623164 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747073623164 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/soc_system.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd.v" "hps_reset_inst" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073623487 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073623487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd.v" "pulse_cold_reset" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd.v" "pulse_warm_reset" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd.v" "pulse_debug_reset" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_40mhz pll_40mhz:comb_42 " "Elaborating entity \"pll_40mhz\" for hierarchy \"pll_40mhz:comb_42\"" {  } { { "ghrd.v" "comb_42" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_40mhz_0002 pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst " "Elaborating entity \"pll_40mhz_0002\" for hierarchy \"pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\"" {  } { { "pll_40mhz.v" "pll_40mhz_inst" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073623963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_40mhz/pll_40mhz_0002.v" "altera_pll_i" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz/pll_40mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624052 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747073624068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_40mhz/pll_40mhz_0002.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz/pll_40mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_40mhz:comb_42\|pll_40mhz_0002:pll_40mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073624088 ""}  } { { "pll_40mhz/pll_40mhz_0002.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/pll_40mhz/pll_40mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073624088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_Simulator_v1_PZC FPGA_Simulator_v1_PZC:sim " "Elaborating entity \"FPGA_Simulator_v1_PZC\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\"" {  } { { "ghrd.v" "sim" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624095 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "FPGA_Simulator_v1_PZC.v(70) " "Verilog HDL error at FPGA_Simulator_v1_PZC.v(70): constant value overflow" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 70 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1747073624097 "|ghrd|FPGA_Simulator_v1_PZC:sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hits_Bunch_train FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train " "Elaborating entity \"Hits_Bunch_train\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "hb_train" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits " "Elaborating entity \"random_number_generator\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\"" {  } { { "Simulador_Arquivos/Hits_Bunch_train.v" "rng_hits" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/Hits_Bunch_train.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand0 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand0\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624167 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624167 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand1 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand1\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624189 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624189 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand2 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand2\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624207 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624207 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand3 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand3\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand3" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624227 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624227 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand4 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand4\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand4" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624263 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624263 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand5 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand5\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand5" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624282 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624282 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand6 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|rand_LFSR:mod_rand6\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand6" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624305 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624305 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|random_number_generator:rng_hits|rand_LFSR:mod_rand6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_rand FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|select_rand:rand_final " "Elaborating entity \"select_rand\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|random_number_generator:rng_hits\|select_rand:rand_final\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "rand_final" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hits_positions FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|hits_positions:hits_pos " "Elaborating entity \"hits_positions\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|hits_positions:hits_pos\"" {  } { { "Simulador_Arquivos/Hits_Bunch_train.v" "hits_pos" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/Hits_Bunch_train.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bunch_train_mask FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask " "Elaborating entity \"bunch_train_mask\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\"" {  } { { "Simulador_Arquivos/Hits_Bunch_train.v" "bt_mask" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/Hits_Bunch_train.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624420 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mask.waddr_a 0 bunch_train_mask.v(11) " "Net \"mask.waddr_a\" at bunch_train_mask.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/bunch_train_mask.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/bunch_train_mask.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073624446 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mask.data_a 0 bunch_train_mask.v(11) " "Net \"mask.data_a\" at bunch_train_mask.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/bunch_train_mask.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/bunch_train_mask.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073624446 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mask.we_a 0 bunch_train_mask.v(11) " "Net \"mask.we_a\" at bunch_train_mask.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/bunch_train_mask.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/bunch_train_mask.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073624446 "|ghrd|FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "energy_collisions FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec " "Elaborating entity \"energy_collisions\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "ec" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0 " "Elaborating entity \"random_number_generator\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\"" {  } { { "Simulador_Arquivos/energy_collisions.v" "rng0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_collisions.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand0 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand0\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624519 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624519 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand1 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand1\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624538 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624539 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand2 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand2\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624558 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624559 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand3 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand3\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand3" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624586 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624586 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand4" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624606 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624606 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand5 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand5\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand5" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624624 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624624 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand6" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624643 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624643 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_rand FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|select_rand:rand_final " "Elaborating entity \"select_rand\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|select_rand:rand_final\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "rand_final" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1 " "Elaborating entity \"random_number_generator\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\"" {  } { { "Simulador_Arquivos/energy_collisions.v" "rng1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_collisions.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand0 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand0\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624755 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624755 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand1 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand1\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624774 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624774 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand2 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand2\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624805 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624805 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand3 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand3\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand3" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624828 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624828 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand4 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand4\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand4" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624850 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624850 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand5 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand5\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand5" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624872 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624872 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand6 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng1\|rand_LFSR:mod_rand6\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand6" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624897 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624897 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng1|rand_LFSR:mod_rand6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2 " "Elaborating entity \"random_number_generator\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\"" {  } { { "Simulador_Arquivos/energy_collisions.v" "rng2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_collisions.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624943 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624943 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand1 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand1\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624963 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624963 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073624983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624983 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073624983 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand3 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand3\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand3" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625007 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625008 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand4 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand4\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand4" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625047 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625047 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand5 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand5\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand5" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625071 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625071 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_LFSR FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6 " "Elaborating entity \"rand_LFSR\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\"" {  } { { "Simulador_Arquivos/random_number_generator.v" "mod_rand6" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/random_number_generator.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(15) " "Verilog HDL assignment warning at rand_LFSR.v(15): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625092 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 42 rand_LFSR.v(19) " "Verilog HDL assignment warning at rand_LFSR.v(19): truncated value with size 64 to match size of target (42)" {  } { { "Simulador_Arquivos/rand_LFSR.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/rand_LFSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625093 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng2|rand_LFSR:mod_rand6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "energy_distribution FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|energy_distribution:eng_dist " "Elaborating entity \"energy_distribution\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|energy_distribution:eng_dist\"" {  } { { "Simulador_Arquivos/energy_collisions.v" "eng_dist" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_collisions.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625125 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng0.data_a 0 energy_distribution.v(19) " "Net \"mem_eng0.data_a\" at energy_distribution.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625244 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng0.waddr_a 0 energy_distribution.v(19) " "Net \"mem_eng0.waddr_a\" at energy_distribution.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625244 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng1.data_a 0 energy_distribution.v(20) " "Net \"mem_eng1.data_a\" at energy_distribution.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625245 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng1.waddr_a 0 energy_distribution.v(20) " "Net \"mem_eng1.waddr_a\" at energy_distribution.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625245 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng2.data_a 0 energy_distribution.v(21) " "Net \"mem_eng2.data_a\" at energy_distribution.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625245 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng2.waddr_a 0 energy_distribution.v(21) " "Net \"mem_eng2.waddr_a\" at energy_distribution.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625245 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng0.we_a 0 energy_distribution.v(19) " "Net \"mem_eng0.we_a\" at energy_distribution.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625245 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng1.we_a 0 energy_distribution.v(20) " "Net \"mem_eng1.we_a\" at energy_distribution.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625246 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_eng2.we_a 0 energy_distribution.v(21) " "Net \"mem_eng2.we_a\" at energy_distribution.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Simulador_Arquivos/energy_distribution.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/energy_distribution.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747073625246 "|ghrd|FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|energy_distribution:eng_dist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shaper_fenics FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf " "Elaborating entity \"shaper_fenics\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "sf" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem1 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir1 " "Elaborating entity \"iir_ordem1\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir1\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir1" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem1.v(26) " "Verilog HDL assignment warning at iir_ordem1.v(26): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625314 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem1.v(28) " "Verilog HDL assignment warning at iir_ordem1.v(28): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625315 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem2 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir2 " "Elaborating entity \"iir_ordem2\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir2\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir2" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem2.v(29) " "Verilog HDL assignment warning at iir_ordem2.v(29): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625339 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem2.v(31) " "Verilog HDL assignment warning at iir_ordem2.v(31): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625340 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem2 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir3 " "Elaborating entity \"iir_ordem2\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir3\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir3" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem2.v(29) " "Verilog HDL assignment warning at iir_ordem2.v(29): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625369 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem2.v(31) " "Verilog HDL assignment warning at iir_ordem2.v(31): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625369 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem1 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir4 " "Elaborating entity \"iir_ordem1\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir4\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir4" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem1.v(26) " "Verilog HDL assignment warning at iir_ordem1.v(26): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625391 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem1.v(28) " "Verilog HDL assignment warning at iir_ordem1.v(28): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625391 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem2 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir5 " "Elaborating entity \"iir_ordem2\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem2:iir5\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir5" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem2.v(29) " "Verilog HDL assignment warning at iir_ordem2.v(29): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625409 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem2.v(31) " "Verilog HDL assignment warning at iir_ordem2.v(31): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem2.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625410 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem2:iir5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_ordem1 FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir6 " "Elaborating entity \"iir_ordem1\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|shaper_fenics:sf\|iir_ordem1:iir6\"" {  } { { "Simulador_Arquivos/shaper_fenics.v" "iir6" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/shaper_fenics.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 iir_ordem1.v(26) " "Verilog HDL assignment warning at iir_ordem1.v(26): truncated value with size 32 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625430 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 30 iir_ordem1.v(28) " "Verilog HDL assignment warning at iir_ordem1.v(28): truncated value with size 40 to match size of target (30)" {  } { { "Simulador_Arquivos/iir_ordem1.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/iir_ordem1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747073625434 "|ghrd|FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|iir_ordem1:iir6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pzc_zeroing FPGA_Simulator_v1_PZC:sim\|pzc_zeroing:pzc_zero " "Elaborating entity \"pzc_zeroing\" for hierarchy \"FPGA_Simulator_v1_PZC:sim\|pzc_zeroing:pzc_zero\"" {  } { { "Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" "pzc_zero" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/Simulador_Arquivos/FPGA_Simulator_v1_PZC.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073625454 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1747073628109 "|ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1747073628548 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe84 " "Found entity 1: altsyncram_qe84" {  } { { "db/altsyncram_qe84.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_qe84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073636438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073636438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073637125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073637125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073637357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073637357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lai " "Found entity 1: cntr_lai" {  } { { "db/cntr_lai.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_lai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073637673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073637673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073637780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073637780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073638007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073638007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073638309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073638309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073638462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073638462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073638633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073638633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073638762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073638762 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073639354 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747073640585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.12.15:14:08 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2025.05.12.15:14:08 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073648518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073653686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073654069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073662748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073662906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073663075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073663272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073663291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073663294 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747073664181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073664532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073664695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073664783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073664997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073664997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073665117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073665117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073671715 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|mask_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|mask_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3564 " "Parameter NUMWORDS_A set to 3564" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/soc_system.ram0_bunch_train_mask_863a7ebd.hdl.mif " "Parameter INIT_FILE set to db/soc_system.ram0_bunch_train_mask_863a7ebd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|bitv_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|bitv_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|bitv_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|bitv_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|lfsr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|lfsr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|lfsr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|lfsr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|lfsr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|lfsr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|lfsr_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|lfsr_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678521 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747073678521 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ghrd.v" "Div0" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073678526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747073678526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|altsyncram:mask_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|altsyncram:mask_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073678579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|altsyncram:mask_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|Hits_Bunch_train:hb_train\|bunch_train_mask:bt_mask\|altsyncram:mask_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3564 " "Parameter \"NUMWORDS_A\" = \"3564\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/soc_system.ram0_bunch_train_mask_863a7ebd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/soc_system.ram0_bunch_train_mask_863a7ebd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678579 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073678579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khe1 " "Found entity 1: altsyncram_khe1" {  } { { "db/altsyncram_khe1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_khe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073678661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073678661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073678738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073678739 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073678739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073678827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073678827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|altshift_taps:bitv_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|altshift_taps:bitv_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073679074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|altshift_taps:bitv_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand4\|altshift_taps:bitv_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073679074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tcv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tcv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tcv " "Found entity 1: shift_taps_tcv" {  } { { "db/shift_taps_tcv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_tcv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfc1 " "Found entity 1: altsyncram_hfc1" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_hfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_cjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_03h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|altshift_taps:bitv_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|altshift_taps:bitv_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073679703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|altshift_taps:bitv_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng0\|rand_LFSR:mod_rand6\|altshift_taps:bitv_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073679703 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073679703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ucv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ucv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ucv " "Found entity 1: shift_taps_ucv" {  } { { "db/shift_taps_ucv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_ucv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifc1 " "Found entity 1: altsyncram_ifc1" {  } { { "db/altsyncram_ifc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_ifc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073679924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073679924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_9jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m1h " "Found entity 1: cntr_m1h" {  } { { "db/cntr_m1h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_m1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073680288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680288 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073680288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ibv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ibv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ibv " "Found entity 1: shift_taps_ibv" {  } { { "db/shift_taps_ibv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_ibv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcc1 " "Found entity 1: altsyncram_pcc1" {  } { { "db/altsyncram_pcc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_pcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1h " "Found entity 1: cntr_h1h" {  } { { "db/cntr_h1h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_h1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|altshift_taps:lfsr_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|altshift_taps:lfsr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073680903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|altshift_taps:lfsr_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand2\|altshift_taps:lfsr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073680903 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hbv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hbv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hbv " "Found entity 1: shift_taps_hbv" {  } { { "db/shift_taps_hbv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_hbv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073680987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073680987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncc1 " "Found entity 1: altsyncram_ncc1" {  } { { "db/altsyncram_ncc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_ncc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|altshift_taps:lfsr_rtl_0 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|altshift_taps:lfsr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073681415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|altshift_taps:lfsr_rtl_0 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand0\|altshift_taps:lfsr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681415 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073681415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rcv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rcv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rcv " "Found entity 1: shift_taps_rcv" {  } { { "db/shift_taps_rcv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_rcv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_9fc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_d1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073681798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073681798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_1 " "Elaborated megafunction instantiation \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073681934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_1 " "Instantiated megafunction \"FPGA_Simulator_v1_PZC:sim\|energy_collisions:ec\|random_number_generator:rng2\|rand_LFSR:mod_rand6\|altshift_taps:lfsr_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073681934 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073681934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3dv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3dv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3dv " "Found entity 1: shift_taps_3dv" {  } { { "db/shift_taps_3dv.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/shift_taps_3dv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfc1 " "Found entity 1: altsyncram_pfc1" {  } { { "db/altsyncram_pfc1.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/altsyncram_pfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073682514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 46 " "Parameter \"LPM_WIDTHN\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073682514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073682514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073682514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073682514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747073682514 ""}  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747073682514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/lpm_divide_sqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073682763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073682763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/lpm_abs_0p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073683050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073683050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9p9 " "Found entity 1: lpm_abs_9p9" {  } { { "db/lpm_abs_9p9.tdf" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/db/lpm_abs_9p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747073683100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073683100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747073687752 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1747073688213 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1747073688213 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747073688215 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1747073688215 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073695462 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1747073695462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747073695465 "|ghrd|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747073695465 "|ghrd|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747073695465 "|ghrd|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747073695465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "612 " "612 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747073699146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073699859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073701788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073703148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system.map.smsg " "Generated suppressed messages file C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073706727 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 461 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 461 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1747073945460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "32 0 1 0 0 " "Adding 32 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747073945912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747073945912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073948283 "|ghrd|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073948283 "|ghrd|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073948283 "|ghrd|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ghrd.v" "" { Text "C:/Users/luacacio/Documents/FPGA_Doutorado/HPS_FPGA_Simulador_v1_copy/ghrd.v" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747073948283 "|ghrd|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747073948283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14004 " "Implemented 14004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12728 " "Implemented 12728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_RAMS" "373 " "Implemented 373 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1747073948345 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747073948345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747073948345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 341 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 341 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5309 " "Peak virtual memory: 5309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747073948611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 15:19:08 2025 " "Processing ended: Mon May 12 15:19:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747073948611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:25 " "Elapsed time: 00:06:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747073948611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:40 " "Total CPU time (on all processors): 00:06:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747073948611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747073948611 ""}
