// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/10/2023 11:08:37"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lvds_test (
	sys_clk,
	data_txp,
	data_rxp,
	clk_out,
	clk_out_en,
	clk_in,
	clk_in_en);
input 	sys_clk;
output 	data_txp;
input 	data_rxp;
output 	clk_out;
output 	clk_out_en;
input 	clk_in;
output 	clk_in_en;

// Design Ports Information
// data_txp	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rxp	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out_en	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in_en	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lvds_v.sdo");
// synopsys translate_on

wire \data_rxp~input_o ;
wire \clk_in~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_clk~input_o ;
wire \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \trans_inst|count[0]~10_combout ;
wire \sys_clk~inputclkctrl_outclk ;
wire \trans_inst|Equal0~1_combout ;
wire \trans_inst|Equal0~2_combout ;
wire \trans_inst|Equal0~3_combout ;
wire \trans_inst|Equal0~0_combout ;
wire \trans_inst|Equal0~4_combout ;
wire \trans_inst|cnt[17]~54 ;
wire \trans_inst|cnt[18]~55_combout ;
wire \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ;
wire \trans_inst|cnt[18]~56 ;
wire \trans_inst|cnt[19]~57_combout ;
wire \trans_inst|cnt[19]~58 ;
wire \trans_inst|cnt[20]~59_combout ;
wire \trans_inst|cnt[0]~26_combout ;
wire \trans_inst|cnt[1]~20_combout ;
wire \trans_inst|cnt[1]~21 ;
wire \trans_inst|cnt[2]~22_combout ;
wire \trans_inst|cnt[2]~23 ;
wire \trans_inst|cnt[3]~24_combout ;
wire \trans_inst|cnt[3]~25 ;
wire \trans_inst|cnt[4]~27_combout ;
wire \trans_inst|cnt[4]~28 ;
wire \trans_inst|cnt[5]~29_combout ;
wire \trans_inst|cnt[5]~30 ;
wire \trans_inst|cnt[6]~31_combout ;
wire \trans_inst|cnt[6]~32 ;
wire \trans_inst|cnt[7]~33_combout ;
wire \trans_inst|cnt[7]~34 ;
wire \trans_inst|cnt[8]~35_combout ;
wire \trans_inst|cnt[8]~36 ;
wire \trans_inst|cnt[9]~37_combout ;
wire \trans_inst|cnt[9]~38 ;
wire \trans_inst|cnt[10]~39_combout ;
wire \trans_inst|cnt[10]~40 ;
wire \trans_inst|cnt[11]~41_combout ;
wire \trans_inst|cnt[11]~42 ;
wire \trans_inst|cnt[12]~43_combout ;
wire \trans_inst|cnt[12]~44 ;
wire \trans_inst|cnt[13]~45_combout ;
wire \trans_inst|cnt[13]~46 ;
wire \trans_inst|cnt[14]~47_combout ;
wire \trans_inst|cnt[14]~48 ;
wire \trans_inst|cnt[15]~49_combout ;
wire \trans_inst|cnt[15]~50 ;
wire \trans_inst|cnt[16]~51_combout ;
wire \trans_inst|cnt[16]~52 ;
wire \trans_inst|cnt[17]~53_combout ;
wire \trans_inst|Equal0~5_combout ;
wire \trans_inst|Equal0~6_combout ;
wire \trans_inst|reset_i~q ;
wire \trans_inst|count[3]~17 ;
wire \trans_inst|count[4]~18_combout ;
wire \trans_inst|count[4]~19 ;
wire \trans_inst|count[5]~20_combout ;
wire \trans_inst|LessThan0~0_combout ;
wire \trans_inst|count[5]~21 ;
wire \trans_inst|count[6]~22_combout ;
wire \trans_inst|count[6]~23 ;
wire \trans_inst|count[7]~24_combout ;
wire \trans_inst|count[7]~25 ;
wire \trans_inst|count[8]~26_combout ;
wire \trans_inst|LessThan0~1_combout ;
wire \trans_inst|count[8]~27 ;
wire \trans_inst|count[9]~28_combout ;
wire \trans_inst|LessThan0~2_combout ;
wire \trans_inst|count[0]~11 ;
wire \trans_inst|count[1]~12_combout ;
wire \trans_inst|count[1]~13 ;
wire \trans_inst|count[2]~14_combout ;
wire \trans_inst|count[2]~15 ;
wire \trans_inst|count[3]~16_combout ;
wire \trans_inst|Equal1~1_combout ;
wire \trans_inst|Equal1~0_combout ;
wire \trans_inst|Equal1~2_combout ;
wire \trans_inst|always2~0_combout ;
wire \trans_inst|always2~1_combout ;
wire \trans_inst|always2~2_combout ;
wire \trans_inst|always2~3_combout ;
wire \trans_inst|dvalid~q ;
wire \trans_inst|Add2~0_combout ;
wire \trans_inst|unendata~1_combout ;
wire \trans_inst|Add2~1 ;
wire \trans_inst|Add2~2_combout ;
wire \trans_inst|unendata~2_combout ;
wire \trans_inst|Add2~3 ;
wire \trans_inst|Add2~4_combout ;
wire \trans_inst|unendata~3_combout ;
wire \trans_inst|Add2~5 ;
wire \trans_inst|Add2~6_combout ;
wire \trans_inst|unendata~0_combout ;
wire \trans_inst|encoder|di~0_combout ;
wire \trans_inst|encoder|di~q ;
wire \trans_inst|encoder|bi~q ;
wire \trans_inst|encoder|ci~0_combout ;
wire \trans_inst|encoder|ci~q ;
wire \trans_inst|encoder|ai~q ;
wire \trans_inst|encoder|l31~combout ;
wire \trans_inst|Add2~7 ;
wire \trans_inst|Add2~8_combout ;
wire \trans_inst|Add2~10_combout ;
wire \trans_inst|encoder|ei~0_combout ;
wire \trans_inst|encoder|ei~q ;
wire \trans_inst|encoder|COMPLS6~0_combout ;
wire \trans_inst|comma~2_combout ;
wire \trans_inst|comma~q ;
wire \trans_inst|encoder|ki~feeder_combout ;
wire \trans_inst|encoder|ki~q ;
wire \trans_inst|encoder|kin_reg~0_combout ;
wire \trans_inst|encoder|kin_reg~q ;
wire \trans_inst|encoder|comb~0_combout ;
wire \trans_inst|encoder|dataout_reg~0_combout ;
wire \trans_inst|Add2~9 ;
wire \trans_inst|Add2~11_combout ;
wire \trans_inst|Add2~13_combout ;
wire \trans_inst|Add2~12 ;
wire \trans_inst|Add2~14_combout ;
wire \trans_inst|Add2~16_combout ;
wire \trans_inst|Add2~15 ;
wire \trans_inst|Add2~17_combout ;
wire \trans_inst|unendata~4_combout ;
wire \trans_inst|encoder|hi~0_combout ;
wire \trans_inst|encoder|hi~q ;
wire \trans_inst|encoder|hi_reg~feeder_combout ;
wire \trans_inst|encoder|hi_reg~q ;
wire \trans_inst|encoder|gi~q ;
wire \trans_inst|encoder|gi_reg~q ;
wire \trans_inst|encoder|fi~0_combout ;
wire \trans_inst|encoder|fi~q ;
wire \trans_inst|encoder|fi_reg~q ;
wire \trans_inst|encoder|PD1S6~0_combout ;
wire \trans_inst|encoder|PD1S6~1_combout ;
wire \trans_inst|encoder|comb~1_combout ;
wire \trans_inst|encoder|PDL6~0_combout ;
wire \trans_inst|encoder|LPDL6~q ;
wire \trans_inst|encoder|PDL4~0_combout ;
wire \trans_inst|encoder|LPDL4~q ;
wire \trans_inst|encoder|dataout_reg~1_combout ;
wire \trans_inst|encoder|dataout[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ;
wire \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ;
wire [3:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg ;
wire [0:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [4:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [4:0] \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [20:0] \trans_inst|cnt ;
wire [0:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout ;
wire [0:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [9:0] \trans_inst|count ;
wire [0:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [1:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a ;
wire [7:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg ;
wire [9:0] \trans_inst|encoder|dataout ;
wire [5:0] \trans_inst|encoder|dataout_reg ;
wire [7:0] \trans_inst|unendata ;

wire [4:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ;
wire [4:0] \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [0];
assign \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [1];
assign \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [2] = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [2];
assign \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [3] = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [3];
assign \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [4] = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [4];

assign \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \data_txp~output (
	.i(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_txp),
	.obar());
// synopsys translate_off
defparam \data_txp~output .bus_hold = "false";
defparam \data_txp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \clk_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \clk_out_en~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out_en),
	.obar());
// synopsys translate_off
defparam \clk_out_en~output .bus_hold = "false";
defparam \clk_out_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \clk_in_en~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_in_en),
	.obar());
// synopsys translate_off
defparam \clk_in_en~output .bus_hold = "false";
defparam \clk_in_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \trans_inst|rx_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 8;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .m = 8;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 312;
defparam \trans_inst|rx_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .auto_settings = "false";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .bandwidth_type = "medium";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_high = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_initial = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_low = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_mode = "even";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_ph = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_high = 4;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_initial = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_low = 4;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_mode = "even";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_ph = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_use_casc_in = "off";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_high = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_initial = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_low = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_mode = "bypass";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_ph = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_use_casc_in = "off";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_high = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_initial = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_low = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_mode = "bypass";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_ph = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_use_casc_in = "off";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_high = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_initial = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_low = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_mode = "bypass";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_ph = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_use_casc_in = "off";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .charge_pump_current_bits = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_counter = "c0";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_divide_by = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_duty_cycle = 50;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_multiply_by = 4;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_phase_shift = "-781";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_counter = "c1";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_divide_by = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_duty_cycle = 50;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_multiply_by = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_phase_shift = "-781";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_counter = "unused";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_divide_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_duty_cycle = 50;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_multiply_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_phase_shift = "0";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_counter = "unused";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_divide_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_duty_cycle = 50;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_multiply_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_phase_shift = "0";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_counter = "unused";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_divide_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_duty_cycle = 50;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_multiply_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_phase_shift = "0";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .compensate_clock = "clock0";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk0_input_frequency = 12500;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk1_input_frequency = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_c_bits = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_r_bits = 27;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m = 8;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_initial = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_ph = 4;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .n = 1;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .operation_mode = "normal";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_max = 200000;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_min = 3076;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .self_reset_on_loss_lock = "off";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .simulation_type = "timing";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .switch_over_type = "auto";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_center = 1538;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_divide_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_frequency_control = "auto";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_max = 3333;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_min = 1538;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_multiply_by = 0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_phase_shift_step = 195;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .clock_type = "global clock";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl .clock_type = "global clock";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout  = !\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .lut_mask = 16'h0F0F;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ (((VCC) # 
// (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] = CARRY(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ 
// (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))

	.dataa(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h5599;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hF0F0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ 
// (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0])

	.dataa(gnd),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .lut_mask = 16'h3C3C;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0] & ((\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [1] $ 
// (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1])) # (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [0]))) # (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0] & 
// ((\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [0]) # (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [1] $ (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1]))))

	.dataa(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h6FF6;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .lut_mask = 16'hF0F0;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout  = \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [0] & ((\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [1] $ 
// (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1])) # (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]))) # (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [0] & 
// ((\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]) # (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [1] $ (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1]))))

	.dataa(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h6FF6;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  = (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0_combout )) # 
// (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & ((!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1_combout )))

	.dataa(gnd),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2 .lut_mask = 16'h0C3F;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \trans_inst|count[0]~10 (
// Equation(s):
// \trans_inst|count[0]~10_combout  = \trans_inst|count [0] $ (VCC)
// \trans_inst|count[0]~11  = CARRY(\trans_inst|count [0])

	.dataa(\trans_inst|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|count[0]~10_combout ),
	.cout(\trans_inst|count[0]~11 ));
// synopsys translate_off
defparam \trans_inst|count[0]~10 .lut_mask = 16'h55AA;
defparam \trans_inst|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \trans_inst|Equal0~1 (
// Equation(s):
// \trans_inst|Equal0~1_combout  = (!\trans_inst|cnt [7] & (!\trans_inst|cnt [4] & (!\trans_inst|cnt [6] & \trans_inst|cnt [5])))

	.dataa(\trans_inst|cnt [7]),
	.datab(\trans_inst|cnt [4]),
	.datac(\trans_inst|cnt [6]),
	.datad(\trans_inst|cnt [5]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \trans_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \trans_inst|Equal0~2 (
// Equation(s):
// \trans_inst|Equal0~2_combout  = (!\trans_inst|cnt [10] & (!\trans_inst|cnt [11] & (\trans_inst|cnt [8] & !\trans_inst|cnt [9])))

	.dataa(\trans_inst|cnt [10]),
	.datab(\trans_inst|cnt [11]),
	.datac(\trans_inst|cnt [8]),
	.datad(\trans_inst|cnt [9]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~2 .lut_mask = 16'h0010;
defparam \trans_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \trans_inst|Equal0~3 (
// Equation(s):
// \trans_inst|Equal0~3_combout  = (!\trans_inst|cnt [14] & (!\trans_inst|cnt [15] & (!\trans_inst|cnt [13] & !\trans_inst|cnt [12])))

	.dataa(\trans_inst|cnt [14]),
	.datab(\trans_inst|cnt [15]),
	.datac(\trans_inst|cnt [13]),
	.datad(\trans_inst|cnt [12]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \trans_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \trans_inst|Equal0~0 (
// Equation(s):
// \trans_inst|Equal0~0_combout  = (!\trans_inst|cnt [0] & (\trans_inst|cnt [3] & (\trans_inst|cnt [2] & !\trans_inst|cnt [1])))

	.dataa(\trans_inst|cnt [0]),
	.datab(\trans_inst|cnt [3]),
	.datac(\trans_inst|cnt [2]),
	.datad(\trans_inst|cnt [1]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~0 .lut_mask = 16'h0040;
defparam \trans_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \trans_inst|Equal0~4 (
// Equation(s):
// \trans_inst|Equal0~4_combout  = (\trans_inst|Equal0~1_combout  & (\trans_inst|Equal0~2_combout  & (\trans_inst|Equal0~3_combout  & \trans_inst|Equal0~0_combout )))

	.dataa(\trans_inst|Equal0~1_combout ),
	.datab(\trans_inst|Equal0~2_combout ),
	.datac(\trans_inst|Equal0~3_combout ),
	.datad(\trans_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\trans_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \trans_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \trans_inst|cnt[17]~53 (
// Equation(s):
// \trans_inst|cnt[17]~53_combout  = (\trans_inst|cnt [17] & (\trans_inst|cnt[16]~52  $ (GND))) # (!\trans_inst|cnt [17] & (!\trans_inst|cnt[16]~52  & VCC))
// \trans_inst|cnt[17]~54  = CARRY((\trans_inst|cnt [17] & !\trans_inst|cnt[16]~52 ))

	.dataa(\trans_inst|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[16]~52 ),
	.combout(\trans_inst|cnt[17]~53_combout ),
	.cout(\trans_inst|cnt[17]~54 ));
// synopsys translate_off
defparam \trans_inst|cnt[17]~53 .lut_mask = 16'hA50A;
defparam \trans_inst|cnt[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \trans_inst|cnt[18]~55 (
// Equation(s):
// \trans_inst|cnt[18]~55_combout  = (\trans_inst|cnt [18] & (!\trans_inst|cnt[17]~54 )) # (!\trans_inst|cnt [18] & ((\trans_inst|cnt[17]~54 ) # (GND)))
// \trans_inst|cnt[18]~56  = CARRY((!\trans_inst|cnt[17]~54 ) # (!\trans_inst|cnt [18]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[17]~54 ),
	.combout(\trans_inst|cnt[18]~55_combout ),
	.cout(\trans_inst|cnt[18]~56 ));
// synopsys translate_off
defparam \trans_inst|cnt[18]~55 .lut_mask = 16'h3C3F;
defparam \trans_inst|cnt[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \trans_inst|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[18]~55_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[18] .is_wysiwyg = "true";
defparam \trans_inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \trans_inst|cnt[19]~57 (
// Equation(s):
// \trans_inst|cnt[19]~57_combout  = (\trans_inst|cnt [19] & (\trans_inst|cnt[18]~56  $ (GND))) # (!\trans_inst|cnt [19] & (!\trans_inst|cnt[18]~56  & VCC))
// \trans_inst|cnt[19]~58  = CARRY((\trans_inst|cnt [19] & !\trans_inst|cnt[18]~56 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[18]~56 ),
	.combout(\trans_inst|cnt[19]~57_combout ),
	.cout(\trans_inst|cnt[19]~58 ));
// synopsys translate_off
defparam \trans_inst|cnt[19]~57 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[19]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \trans_inst|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[19]~57_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[19] .is_wysiwyg = "true";
defparam \trans_inst|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \trans_inst|cnt[20]~59 (
// Equation(s):
// \trans_inst|cnt[20]~59_combout  = \trans_inst|cnt[19]~58  $ (\trans_inst|cnt [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|cnt [20]),
	.cin(\trans_inst|cnt[19]~58 ),
	.combout(\trans_inst|cnt[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|cnt[20]~59 .lut_mask = 16'h0FF0;
defparam \trans_inst|cnt[20]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \trans_inst|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[20]~59_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[20] .is_wysiwyg = "true";
defparam \trans_inst|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \trans_inst|cnt[0]~26 (
// Equation(s):
// \trans_inst|cnt[0]~26_combout  = (!\trans_inst|cnt [0] & (((\trans_inst|cnt [20]) # (!\trans_inst|Equal0~5_combout )) # (!\trans_inst|Equal0~4_combout )))

	.dataa(\trans_inst|Equal0~4_combout ),
	.datab(\trans_inst|Equal0~5_combout ),
	.datac(\trans_inst|cnt [0]),
	.datad(\trans_inst|cnt [20]),
	.cin(gnd),
	.combout(\trans_inst|cnt[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|cnt[0]~26 .lut_mask = 16'h0F07;
defparam \trans_inst|cnt[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \trans_inst|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[0]~26_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[0] .is_wysiwyg = "true";
defparam \trans_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \trans_inst|cnt[1]~20 (
// Equation(s):
// \trans_inst|cnt[1]~20_combout  = (\trans_inst|cnt [1] & (\trans_inst|cnt [0] $ (VCC))) # (!\trans_inst|cnt [1] & (\trans_inst|cnt [0] & VCC))
// \trans_inst|cnt[1]~21  = CARRY((\trans_inst|cnt [1] & \trans_inst|cnt [0]))

	.dataa(\trans_inst|cnt [1]),
	.datab(\trans_inst|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|cnt[1]~20_combout ),
	.cout(\trans_inst|cnt[1]~21 ));
// synopsys translate_off
defparam \trans_inst|cnt[1]~20 .lut_mask = 16'h6688;
defparam \trans_inst|cnt[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \trans_inst|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[1]~20_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[1] .is_wysiwyg = "true";
defparam \trans_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \trans_inst|cnt[2]~22 (
// Equation(s):
// \trans_inst|cnt[2]~22_combout  = (\trans_inst|cnt [2] & (!\trans_inst|cnt[1]~21 )) # (!\trans_inst|cnt [2] & ((\trans_inst|cnt[1]~21 ) # (GND)))
// \trans_inst|cnt[2]~23  = CARRY((!\trans_inst|cnt[1]~21 ) # (!\trans_inst|cnt [2]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[1]~21 ),
	.combout(\trans_inst|cnt[2]~22_combout ),
	.cout(\trans_inst|cnt[2]~23 ));
// synopsys translate_off
defparam \trans_inst|cnt[2]~22 .lut_mask = 16'h3C3F;
defparam \trans_inst|cnt[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \trans_inst|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[2]~22_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[2] .is_wysiwyg = "true";
defparam \trans_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \trans_inst|cnt[3]~24 (
// Equation(s):
// \trans_inst|cnt[3]~24_combout  = (\trans_inst|cnt [3] & (\trans_inst|cnt[2]~23  $ (GND))) # (!\trans_inst|cnt [3] & (!\trans_inst|cnt[2]~23  & VCC))
// \trans_inst|cnt[3]~25  = CARRY((\trans_inst|cnt [3] & !\trans_inst|cnt[2]~23 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[2]~23 ),
	.combout(\trans_inst|cnt[3]~24_combout ),
	.cout(\trans_inst|cnt[3]~25 ));
// synopsys translate_off
defparam \trans_inst|cnt[3]~24 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \trans_inst|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[3]~24_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[3] .is_wysiwyg = "true";
defparam \trans_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \trans_inst|cnt[4]~27 (
// Equation(s):
// \trans_inst|cnt[4]~27_combout  = (\trans_inst|cnt [4] & (!\trans_inst|cnt[3]~25 )) # (!\trans_inst|cnt [4] & ((\trans_inst|cnt[3]~25 ) # (GND)))
// \trans_inst|cnt[4]~28  = CARRY((!\trans_inst|cnt[3]~25 ) # (!\trans_inst|cnt [4]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[3]~25 ),
	.combout(\trans_inst|cnt[4]~27_combout ),
	.cout(\trans_inst|cnt[4]~28 ));
// synopsys translate_off
defparam \trans_inst|cnt[4]~27 .lut_mask = 16'h3C3F;
defparam \trans_inst|cnt[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \trans_inst|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[4]~27_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[4] .is_wysiwyg = "true";
defparam \trans_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \trans_inst|cnt[5]~29 (
// Equation(s):
// \trans_inst|cnt[5]~29_combout  = (\trans_inst|cnt [5] & (\trans_inst|cnt[4]~28  $ (GND))) # (!\trans_inst|cnt [5] & (!\trans_inst|cnt[4]~28  & VCC))
// \trans_inst|cnt[5]~30  = CARRY((\trans_inst|cnt [5] & !\trans_inst|cnt[4]~28 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[4]~28 ),
	.combout(\trans_inst|cnt[5]~29_combout ),
	.cout(\trans_inst|cnt[5]~30 ));
// synopsys translate_off
defparam \trans_inst|cnt[5]~29 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \trans_inst|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[5]~29_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[5] .is_wysiwyg = "true";
defparam \trans_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \trans_inst|cnt[6]~31 (
// Equation(s):
// \trans_inst|cnt[6]~31_combout  = (\trans_inst|cnt [6] & (!\trans_inst|cnt[5]~30 )) # (!\trans_inst|cnt [6] & ((\trans_inst|cnt[5]~30 ) # (GND)))
// \trans_inst|cnt[6]~32  = CARRY((!\trans_inst|cnt[5]~30 ) # (!\trans_inst|cnt [6]))

	.dataa(\trans_inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[5]~30 ),
	.combout(\trans_inst|cnt[6]~31_combout ),
	.cout(\trans_inst|cnt[6]~32 ));
// synopsys translate_off
defparam \trans_inst|cnt[6]~31 .lut_mask = 16'h5A5F;
defparam \trans_inst|cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \trans_inst|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[6]~31_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[6] .is_wysiwyg = "true";
defparam \trans_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \trans_inst|cnt[7]~33 (
// Equation(s):
// \trans_inst|cnt[7]~33_combout  = (\trans_inst|cnt [7] & (\trans_inst|cnt[6]~32  $ (GND))) # (!\trans_inst|cnt [7] & (!\trans_inst|cnt[6]~32  & VCC))
// \trans_inst|cnt[7]~34  = CARRY((\trans_inst|cnt [7] & !\trans_inst|cnt[6]~32 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[6]~32 ),
	.combout(\trans_inst|cnt[7]~33_combout ),
	.cout(\trans_inst|cnt[7]~34 ));
// synopsys translate_off
defparam \trans_inst|cnt[7]~33 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \trans_inst|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[7]~33_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[7] .is_wysiwyg = "true";
defparam \trans_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \trans_inst|cnt[8]~35 (
// Equation(s):
// \trans_inst|cnt[8]~35_combout  = (\trans_inst|cnt [8] & (!\trans_inst|cnt[7]~34 )) # (!\trans_inst|cnt [8] & ((\trans_inst|cnt[7]~34 ) # (GND)))
// \trans_inst|cnt[8]~36  = CARRY((!\trans_inst|cnt[7]~34 ) # (!\trans_inst|cnt [8]))

	.dataa(\trans_inst|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[7]~34 ),
	.combout(\trans_inst|cnt[8]~35_combout ),
	.cout(\trans_inst|cnt[8]~36 ));
// synopsys translate_off
defparam \trans_inst|cnt[8]~35 .lut_mask = 16'h5A5F;
defparam \trans_inst|cnt[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \trans_inst|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[8]~35_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[8] .is_wysiwyg = "true";
defparam \trans_inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \trans_inst|cnt[9]~37 (
// Equation(s):
// \trans_inst|cnt[9]~37_combout  = (\trans_inst|cnt [9] & (\trans_inst|cnt[8]~36  $ (GND))) # (!\trans_inst|cnt [9] & (!\trans_inst|cnt[8]~36  & VCC))
// \trans_inst|cnt[9]~38  = CARRY((\trans_inst|cnt [9] & !\trans_inst|cnt[8]~36 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[8]~36 ),
	.combout(\trans_inst|cnt[9]~37_combout ),
	.cout(\trans_inst|cnt[9]~38 ));
// synopsys translate_off
defparam \trans_inst|cnt[9]~37 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \trans_inst|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[9]~37_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[9] .is_wysiwyg = "true";
defparam \trans_inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \trans_inst|cnt[10]~39 (
// Equation(s):
// \trans_inst|cnt[10]~39_combout  = (\trans_inst|cnt [10] & (!\trans_inst|cnt[9]~38 )) # (!\trans_inst|cnt [10] & ((\trans_inst|cnt[9]~38 ) # (GND)))
// \trans_inst|cnt[10]~40  = CARRY((!\trans_inst|cnt[9]~38 ) # (!\trans_inst|cnt [10]))

	.dataa(\trans_inst|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[9]~38 ),
	.combout(\trans_inst|cnt[10]~39_combout ),
	.cout(\trans_inst|cnt[10]~40 ));
// synopsys translate_off
defparam \trans_inst|cnt[10]~39 .lut_mask = 16'h5A5F;
defparam \trans_inst|cnt[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \trans_inst|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[10]~39_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[10] .is_wysiwyg = "true";
defparam \trans_inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \trans_inst|cnt[11]~41 (
// Equation(s):
// \trans_inst|cnt[11]~41_combout  = (\trans_inst|cnt [11] & (\trans_inst|cnt[10]~40  $ (GND))) # (!\trans_inst|cnt [11] & (!\trans_inst|cnt[10]~40  & VCC))
// \trans_inst|cnt[11]~42  = CARRY((\trans_inst|cnt [11] & !\trans_inst|cnt[10]~40 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[10]~40 ),
	.combout(\trans_inst|cnt[11]~41_combout ),
	.cout(\trans_inst|cnt[11]~42 ));
// synopsys translate_off
defparam \trans_inst|cnt[11]~41 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \trans_inst|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[11]~41_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[11] .is_wysiwyg = "true";
defparam \trans_inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \trans_inst|cnt[12]~43 (
// Equation(s):
// \trans_inst|cnt[12]~43_combout  = (\trans_inst|cnt [12] & (!\trans_inst|cnt[11]~42 )) # (!\trans_inst|cnt [12] & ((\trans_inst|cnt[11]~42 ) # (GND)))
// \trans_inst|cnt[12]~44  = CARRY((!\trans_inst|cnt[11]~42 ) # (!\trans_inst|cnt [12]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[11]~42 ),
	.combout(\trans_inst|cnt[12]~43_combout ),
	.cout(\trans_inst|cnt[12]~44 ));
// synopsys translate_off
defparam \trans_inst|cnt[12]~43 .lut_mask = 16'h3C3F;
defparam \trans_inst|cnt[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \trans_inst|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[12]~43_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[12] .is_wysiwyg = "true";
defparam \trans_inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \trans_inst|cnt[13]~45 (
// Equation(s):
// \trans_inst|cnt[13]~45_combout  = (\trans_inst|cnt [13] & (\trans_inst|cnt[12]~44  $ (GND))) # (!\trans_inst|cnt [13] & (!\trans_inst|cnt[12]~44  & VCC))
// \trans_inst|cnt[13]~46  = CARRY((\trans_inst|cnt [13] & !\trans_inst|cnt[12]~44 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[12]~44 ),
	.combout(\trans_inst|cnt[13]~45_combout ),
	.cout(\trans_inst|cnt[13]~46 ));
// synopsys translate_off
defparam \trans_inst|cnt[13]~45 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \trans_inst|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[13]~45_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[13] .is_wysiwyg = "true";
defparam \trans_inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \trans_inst|cnt[14]~47 (
// Equation(s):
// \trans_inst|cnt[14]~47_combout  = (\trans_inst|cnt [14] & (!\trans_inst|cnt[13]~46 )) # (!\trans_inst|cnt [14] & ((\trans_inst|cnt[13]~46 ) # (GND)))
// \trans_inst|cnt[14]~48  = CARRY((!\trans_inst|cnt[13]~46 ) # (!\trans_inst|cnt [14]))

	.dataa(\trans_inst|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[13]~46 ),
	.combout(\trans_inst|cnt[14]~47_combout ),
	.cout(\trans_inst|cnt[14]~48 ));
// synopsys translate_off
defparam \trans_inst|cnt[14]~47 .lut_mask = 16'h5A5F;
defparam \trans_inst|cnt[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \trans_inst|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[14]~47_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[14] .is_wysiwyg = "true";
defparam \trans_inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \trans_inst|cnt[15]~49 (
// Equation(s):
// \trans_inst|cnt[15]~49_combout  = (\trans_inst|cnt [15] & (\trans_inst|cnt[14]~48  $ (GND))) # (!\trans_inst|cnt [15] & (!\trans_inst|cnt[14]~48  & VCC))
// \trans_inst|cnt[15]~50  = CARRY((\trans_inst|cnt [15] & !\trans_inst|cnt[14]~48 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[14]~48 ),
	.combout(\trans_inst|cnt[15]~49_combout ),
	.cout(\trans_inst|cnt[15]~50 ));
// synopsys translate_off
defparam \trans_inst|cnt[15]~49 .lut_mask = 16'hC30C;
defparam \trans_inst|cnt[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \trans_inst|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[15]~49_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[15] .is_wysiwyg = "true";
defparam \trans_inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \trans_inst|cnt[16]~51 (
// Equation(s):
// \trans_inst|cnt[16]~51_combout  = (\trans_inst|cnt [16] & (!\trans_inst|cnt[15]~50 )) # (!\trans_inst|cnt [16] & ((\trans_inst|cnt[15]~50 ) # (GND)))
// \trans_inst|cnt[16]~52  = CARRY((!\trans_inst|cnt[15]~50 ) # (!\trans_inst|cnt [16]))

	.dataa(\trans_inst|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|cnt[15]~50 ),
	.combout(\trans_inst|cnt[16]~51_combout ),
	.cout(\trans_inst|cnt[16]~52 ));
// synopsys translate_off
defparam \trans_inst|cnt[16]~51 .lut_mask = 16'h5A5F;
defparam \trans_inst|cnt[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \trans_inst|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[16]~51_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[16] .is_wysiwyg = "true";
defparam \trans_inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \trans_inst|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[17]~53_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[17] .is_wysiwyg = "true";
defparam \trans_inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \trans_inst|Equal0~5 (
// Equation(s):
// \trans_inst|Equal0~5_combout  = (!\trans_inst|cnt [17] & (!\trans_inst|cnt [19] & (!\trans_inst|cnt [18] & !\trans_inst|cnt [16])))

	.dataa(\trans_inst|cnt [17]),
	.datab(\trans_inst|cnt [19]),
	.datac(\trans_inst|cnt [18]),
	.datad(\trans_inst|cnt [16]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \trans_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \trans_inst|Equal0~6 (
// Equation(s):
// \trans_inst|Equal0~6_combout  = (\trans_inst|Equal0~5_combout  & (\trans_inst|Equal0~4_combout  & !\trans_inst|cnt [20]))

	.dataa(gnd),
	.datab(\trans_inst|Equal0~5_combout ),
	.datac(\trans_inst|Equal0~4_combout ),
	.datad(\trans_inst|cnt [20]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~6 .lut_mask = 16'h00C0;
defparam \trans_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \trans_inst|reset_i (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|Equal0~6_combout ),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|reset_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|reset_i .is_wysiwyg = "true";
defparam \trans_inst|reset_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \trans_inst|count[3]~16 (
// Equation(s):
// \trans_inst|count[3]~16_combout  = (\trans_inst|count [3] & (!\trans_inst|count[2]~15 )) # (!\trans_inst|count [3] & ((\trans_inst|count[2]~15 ) # (GND)))
// \trans_inst|count[3]~17  = CARRY((!\trans_inst|count[2]~15 ) # (!\trans_inst|count [3]))

	.dataa(\trans_inst|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[2]~15 ),
	.combout(\trans_inst|count[3]~16_combout ),
	.cout(\trans_inst|count[3]~17 ));
// synopsys translate_off
defparam \trans_inst|count[3]~16 .lut_mask = 16'h5A5F;
defparam \trans_inst|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \trans_inst|count[4]~18 (
// Equation(s):
// \trans_inst|count[4]~18_combout  = (\trans_inst|count [4] & (\trans_inst|count[3]~17  $ (GND))) # (!\trans_inst|count [4] & (!\trans_inst|count[3]~17  & VCC))
// \trans_inst|count[4]~19  = CARRY((\trans_inst|count [4] & !\trans_inst|count[3]~17 ))

	.dataa(gnd),
	.datab(\trans_inst|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[3]~17 ),
	.combout(\trans_inst|count[4]~18_combout ),
	.cout(\trans_inst|count[4]~19 ));
// synopsys translate_off
defparam \trans_inst|count[4]~18 .lut_mask = 16'hC30C;
defparam \trans_inst|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \trans_inst|count[4] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[4]~18_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[4] .is_wysiwyg = "true";
defparam \trans_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \trans_inst|count[5]~20 (
// Equation(s):
// \trans_inst|count[5]~20_combout  = (\trans_inst|count [5] & (!\trans_inst|count[4]~19 )) # (!\trans_inst|count [5] & ((\trans_inst|count[4]~19 ) # (GND)))
// \trans_inst|count[5]~21  = CARRY((!\trans_inst|count[4]~19 ) # (!\trans_inst|count [5]))

	.dataa(gnd),
	.datab(\trans_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[4]~19 ),
	.combout(\trans_inst|count[5]~20_combout ),
	.cout(\trans_inst|count[5]~21 ));
// synopsys translate_off
defparam \trans_inst|count[5]~20 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \trans_inst|count[5] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[5]~20_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[5] .is_wysiwyg = "true";
defparam \trans_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \trans_inst|LessThan0~0 (
// Equation(s):
// \trans_inst|LessThan0~0_combout  = (((!\trans_inst|count [2]) # (!\trans_inst|count [4])) # (!\trans_inst|count [5])) # (!\trans_inst|count [3])

	.dataa(\trans_inst|count [3]),
	.datab(\trans_inst|count [5]),
	.datac(\trans_inst|count [4]),
	.datad(\trans_inst|count [2]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \trans_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \trans_inst|count[6]~22 (
// Equation(s):
// \trans_inst|count[6]~22_combout  = (\trans_inst|count [6] & (\trans_inst|count[5]~21  $ (GND))) # (!\trans_inst|count [6] & (!\trans_inst|count[5]~21  & VCC))
// \trans_inst|count[6]~23  = CARRY((\trans_inst|count [6] & !\trans_inst|count[5]~21 ))

	.dataa(gnd),
	.datab(\trans_inst|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[5]~21 ),
	.combout(\trans_inst|count[6]~22_combout ),
	.cout(\trans_inst|count[6]~23 ));
// synopsys translate_off
defparam \trans_inst|count[6]~22 .lut_mask = 16'hC30C;
defparam \trans_inst|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \trans_inst|count[6] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[6]~22_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[6] .is_wysiwyg = "true";
defparam \trans_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \trans_inst|count[7]~24 (
// Equation(s):
// \trans_inst|count[7]~24_combout  = (\trans_inst|count [7] & (!\trans_inst|count[6]~23 )) # (!\trans_inst|count [7] & ((\trans_inst|count[6]~23 ) # (GND)))
// \trans_inst|count[7]~25  = CARRY((!\trans_inst|count[6]~23 ) # (!\trans_inst|count [7]))

	.dataa(gnd),
	.datab(\trans_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[6]~23 ),
	.combout(\trans_inst|count[7]~24_combout ),
	.cout(\trans_inst|count[7]~25 ));
// synopsys translate_off
defparam \trans_inst|count[7]~24 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \trans_inst|count[7] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[7]~24_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[7] .is_wysiwyg = "true";
defparam \trans_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \trans_inst|count[8]~26 (
// Equation(s):
// \trans_inst|count[8]~26_combout  = (\trans_inst|count [8] & (\trans_inst|count[7]~25  $ (GND))) # (!\trans_inst|count [8] & (!\trans_inst|count[7]~25  & VCC))
// \trans_inst|count[8]~27  = CARRY((\trans_inst|count [8] & !\trans_inst|count[7]~25 ))

	.dataa(\trans_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[7]~25 ),
	.combout(\trans_inst|count[8]~26_combout ),
	.cout(\trans_inst|count[8]~27 ));
// synopsys translate_off
defparam \trans_inst|count[8]~26 .lut_mask = 16'hA50A;
defparam \trans_inst|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \trans_inst|count[8] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[8]~26_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[8] .is_wysiwyg = "true";
defparam \trans_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \trans_inst|LessThan0~1 (
// Equation(s):
// \trans_inst|LessThan0~1_combout  = (!\trans_inst|count [8] & (((\trans_inst|LessThan0~0_combout  & !\trans_inst|count [6])) # (!\trans_inst|count [7])))

	.dataa(\trans_inst|LessThan0~0_combout ),
	.datab(\trans_inst|count [6]),
	.datac(\trans_inst|count [8]),
	.datad(\trans_inst|count [7]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~1 .lut_mask = 16'h020F;
defparam \trans_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \trans_inst|count[9]~28 (
// Equation(s):
// \trans_inst|count[9]~28_combout  = \trans_inst|count [9] $ (\trans_inst|count[8]~27 )

	.dataa(gnd),
	.datab(\trans_inst|count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\trans_inst|count[8]~27 ),
	.combout(\trans_inst|count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|count[9]~28 .lut_mask = 16'h3C3C;
defparam \trans_inst|count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \trans_inst|count[9] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[9]~28_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[9] .is_wysiwyg = "true";
defparam \trans_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \trans_inst|LessThan0~2 (
// Equation(s):
// \trans_inst|LessThan0~2_combout  = (!\trans_inst|LessThan0~1_combout  & \trans_inst|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|LessThan0~1_combout ),
	.datad(\trans_inst|count [9]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~2 .lut_mask = 16'h0F00;
defparam \trans_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \trans_inst|count[0] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[0]~10_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[0] .is_wysiwyg = "true";
defparam \trans_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \trans_inst|count[1]~12 (
// Equation(s):
// \trans_inst|count[1]~12_combout  = (\trans_inst|count [1] & (!\trans_inst|count[0]~11 )) # (!\trans_inst|count [1] & ((\trans_inst|count[0]~11 ) # (GND)))
// \trans_inst|count[1]~13  = CARRY((!\trans_inst|count[0]~11 ) # (!\trans_inst|count [1]))

	.dataa(gnd),
	.datab(\trans_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[0]~11 ),
	.combout(\trans_inst|count[1]~12_combout ),
	.cout(\trans_inst|count[1]~13 ));
// synopsys translate_off
defparam \trans_inst|count[1]~12 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \trans_inst|count[1] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[1]~12_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[1] .is_wysiwyg = "true";
defparam \trans_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \trans_inst|count[2]~14 (
// Equation(s):
// \trans_inst|count[2]~14_combout  = (\trans_inst|count [2] & (\trans_inst|count[1]~13  $ (GND))) # (!\trans_inst|count [2] & (!\trans_inst|count[1]~13  & VCC))
// \trans_inst|count[2]~15  = CARRY((\trans_inst|count [2] & !\trans_inst|count[1]~13 ))

	.dataa(\trans_inst|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[1]~13 ),
	.combout(\trans_inst|count[2]~14_combout ),
	.cout(\trans_inst|count[2]~15 ));
// synopsys translate_off
defparam \trans_inst|count[2]~14 .lut_mask = 16'hA50A;
defparam \trans_inst|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \trans_inst|count[2] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[2]~14_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[2] .is_wysiwyg = "true";
defparam \trans_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \trans_inst|count[3] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[3]~16_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[3] .is_wysiwyg = "true";
defparam \trans_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \trans_inst|Equal1~1 (
// Equation(s):
// \trans_inst|Equal1~1_combout  = (\trans_inst|count [3] & (!\trans_inst|count [2] & (!\trans_inst|count [1] & !\trans_inst|count [8])))

	.dataa(\trans_inst|count [3]),
	.datab(\trans_inst|count [2]),
	.datac(\trans_inst|count [1]),
	.datad(\trans_inst|count [8]),
	.cin(gnd),
	.combout(\trans_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal1~1 .lut_mask = 16'h0002;
defparam \trans_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \trans_inst|Equal1~0 (
// Equation(s):
// \trans_inst|Equal1~0_combout  = (\trans_inst|count [7] & (\trans_inst|count [6] & (!\trans_inst|count [4] & !\trans_inst|count [5])))

	.dataa(\trans_inst|count [7]),
	.datab(\trans_inst|count [6]),
	.datac(\trans_inst|count [4]),
	.datad(\trans_inst|count [5]),
	.cin(gnd),
	.combout(\trans_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \trans_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \trans_inst|Equal1~2 (
// Equation(s):
// \trans_inst|Equal1~2_combout  = (\trans_inst|Equal1~1_combout  & (!\trans_inst|count [9] & \trans_inst|Equal1~0_combout ))

	.dataa(\trans_inst|Equal1~1_combout ),
	.datab(\trans_inst|count [9]),
	.datac(gnd),
	.datad(\trans_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\trans_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal1~2 .lut_mask = 16'h2200;
defparam \trans_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \trans_inst|always2~0 (
// Equation(s):
// \trans_inst|always2~0_combout  = (\trans_inst|count [3] & ((\trans_inst|count [2]) # ((\trans_inst|count [1]) # (\trans_inst|count [0])))) # (!\trans_inst|count [3] & (\trans_inst|count [2] & ((\trans_inst|count [1]) # (\trans_inst|count [0]))))

	.dataa(\trans_inst|count [3]),
	.datab(\trans_inst|count [2]),
	.datac(\trans_inst|count [1]),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~0 .lut_mask = 16'hEEE8;
defparam \trans_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \trans_inst|always2~1 (
// Equation(s):
// \trans_inst|always2~1_combout  = (\trans_inst|count [5]) # ((\trans_inst|count [3] & ((\trans_inst|always2~0_combout ) # (!\trans_inst|count [7]))) # (!\trans_inst|count [3] & (\trans_inst|always2~0_combout  & !\trans_inst|count [7])))

	.dataa(\trans_inst|count [3]),
	.datab(\trans_inst|count [5]),
	.datac(\trans_inst|always2~0_combout ),
	.datad(\trans_inst|count [7]),
	.cin(gnd),
	.combout(\trans_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~1 .lut_mask = 16'hECFE;
defparam \trans_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \trans_inst|always2~2 (
// Equation(s):
// \trans_inst|always2~2_combout  = (\trans_inst|count [6] & ((\trans_inst|always2~1_combout ) # (\trans_inst|count [4])))

	.dataa(\trans_inst|always2~1_combout ),
	.datab(gnd),
	.datac(\trans_inst|count [4]),
	.datad(\trans_inst|count [6]),
	.cin(gnd),
	.combout(\trans_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~2 .lut_mask = 16'hFA00;
defparam \trans_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \trans_inst|always2~3 (
// Equation(s):
// \trans_inst|always2~3_combout  = (!\trans_inst|count [9] & ((\trans_inst|count [7] & (!\trans_inst|count [8] & \trans_inst|always2~2_combout )) # (!\trans_inst|count [7] & (\trans_inst|count [8] & !\trans_inst|always2~2_combout ))))

	.dataa(\trans_inst|count [7]),
	.datab(\trans_inst|count [8]),
	.datac(\trans_inst|always2~2_combout ),
	.datad(\trans_inst|count [9]),
	.cin(gnd),
	.combout(\trans_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~3 .lut_mask = 16'h0024;
defparam \trans_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \trans_inst|dvalid (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|always2~3_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|dvalid .is_wysiwyg = "true";
defparam \trans_inst|dvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \trans_inst|Add2~0 (
// Equation(s):
// \trans_inst|Add2~0_combout  = \trans_inst|unendata [0] $ (VCC)
// \trans_inst|Add2~1  = CARRY(\trans_inst|unendata [0])

	.dataa(\trans_inst|unendata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|Add2~0_combout ),
	.cout(\trans_inst|Add2~1 ));
// synopsys translate_off
defparam \trans_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \trans_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \trans_inst|unendata~1 (
// Equation(s):
// \trans_inst|unendata~1_combout  = (\trans_inst|Equal1~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (\trans_inst|dvalid~q  & (\trans_inst|Add2~0_combout )))

	.dataa(\trans_inst|Equal1~2_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Add2~0_combout ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~1 .lut_mask = 16'hEA40;
defparam \trans_inst|unendata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \trans_inst|unendata[0] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~1_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[0] .is_wysiwyg = "true";
defparam \trans_inst|unendata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \trans_inst|Add2~2 (
// Equation(s):
// \trans_inst|Add2~2_combout  = (\trans_inst|unendata [1] & (!\trans_inst|Add2~1 )) # (!\trans_inst|unendata [1] & ((\trans_inst|Add2~1 ) # (GND)))
// \trans_inst|Add2~3  = CARRY((!\trans_inst|Add2~1 ) # (!\trans_inst|unendata [1]))

	.dataa(\trans_inst|unendata [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~1 ),
	.combout(\trans_inst|Add2~2_combout ),
	.cout(\trans_inst|Add2~3 ));
// synopsys translate_off
defparam \trans_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \trans_inst|unendata~2 (
// Equation(s):
// \trans_inst|unendata~2_combout  = (\trans_inst|Equal1~2_combout ) # ((\trans_inst|Add2~2_combout  & \trans_inst|dvalid~q ))

	.dataa(\trans_inst|Equal1~2_combout ),
	.datab(\trans_inst|Add2~2_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|unendata~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~2 .lut_mask = 16'hEAEA;
defparam \trans_inst|unendata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \trans_inst|unendata[1] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~2_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[1] .is_wysiwyg = "true";
defparam \trans_inst|unendata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \trans_inst|Add2~4 (
// Equation(s):
// \trans_inst|Add2~4_combout  = (\trans_inst|unendata [2] & (!\trans_inst|Add2~3  & VCC)) # (!\trans_inst|unendata [2] & (\trans_inst|Add2~3  $ (GND)))
// \trans_inst|Add2~5  = CARRY((!\trans_inst|unendata [2] & !\trans_inst|Add2~3 ))

	.dataa(\trans_inst|unendata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~3 ),
	.combout(\trans_inst|Add2~4_combout ),
	.cout(\trans_inst|Add2~5 ));
// synopsys translate_off
defparam \trans_inst|Add2~4 .lut_mask = 16'h5A05;
defparam \trans_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \trans_inst|unendata~3 (
// Equation(s):
// \trans_inst|unendata~3_combout  = (\trans_inst|Equal1~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (!\trans_inst|Add2~4_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Add2~4_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Equal1~2_combout ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~3 .lut_mask = 16'hF404;
defparam \trans_inst|unendata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \trans_inst|unendata[2] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~3_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[2] .is_wysiwyg = "true";
defparam \trans_inst|unendata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \trans_inst|Add2~6 (
// Equation(s):
// \trans_inst|Add2~6_combout  = (\trans_inst|unendata [3] & ((\trans_inst|Add2~5 ) # (GND))) # (!\trans_inst|unendata [3] & (!\trans_inst|Add2~5 ))
// \trans_inst|Add2~7  = CARRY((\trans_inst|unendata [3]) # (!\trans_inst|Add2~5 ))

	.dataa(\trans_inst|unendata [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~5 ),
	.combout(\trans_inst|Add2~6_combout ),
	.cout(\trans_inst|Add2~7 ));
// synopsys translate_off
defparam \trans_inst|Add2~6 .lut_mask = 16'hA5AF;
defparam \trans_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \trans_inst|unendata~0 (
// Equation(s):
// \trans_inst|unendata~0_combout  = (\trans_inst|Equal1~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (!\trans_inst|Add2~6_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Add2~6_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Equal1~2_combout ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~0 .lut_mask = 16'hF404;
defparam \trans_inst|unendata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \trans_inst|unendata[3] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[3] .is_wysiwyg = "true";
defparam \trans_inst|unendata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \trans_inst|encoder|di~0 (
// Equation(s):
// \trans_inst|encoder|di~0_combout  = !\trans_inst|unendata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|unendata [3]),
	.cin(gnd),
	.combout(\trans_inst|encoder|di~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|di~0 .lut_mask = 16'h00FF;
defparam \trans_inst|encoder|di~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \trans_inst|encoder|di (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|di~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|di~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|di .is_wysiwyg = "true";
defparam \trans_inst|encoder|di .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \trans_inst|encoder|bi (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|unendata [1]),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|bi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|bi .is_wysiwyg = "true";
defparam \trans_inst|encoder|bi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \trans_inst|encoder|ci~0 (
// Equation(s):
// \trans_inst|encoder|ci~0_combout  = !\trans_inst|unendata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|unendata [2]),
	.cin(gnd),
	.combout(\trans_inst|encoder|ci~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|ci~0 .lut_mask = 16'h00FF;
defparam \trans_inst|encoder|ci~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \trans_inst|encoder|ci (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|ci~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|ci~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|ci .is_wysiwyg = "true";
defparam \trans_inst|encoder|ci .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \trans_inst|encoder|ai (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|unendata [0]),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|ai~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|ai .is_wysiwyg = "true";
defparam \trans_inst|encoder|ai .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \trans_inst|encoder|l31 (
// Equation(s):
// \trans_inst|encoder|l31~combout  = (\trans_inst|encoder|di~q  & ((\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  $ (\trans_inst|encoder|ai~q ))) # (!\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  & \trans_inst|encoder|ai~q )))) # 
// (!\trans_inst|encoder|di~q  & (\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  & \trans_inst|encoder|ai~q )))

	.dataa(\trans_inst|encoder|di~q ),
	.datab(\trans_inst|encoder|bi~q ),
	.datac(\trans_inst|encoder|ci~q ),
	.datad(\trans_inst|encoder|ai~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|l31~combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|l31 .lut_mask = 16'h6880;
defparam \trans_inst|encoder|l31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \trans_inst|Add2~8 (
// Equation(s):
// \trans_inst|Add2~8_combout  = (\trans_inst|unendata [4] & (!\trans_inst|Add2~7  & VCC)) # (!\trans_inst|unendata [4] & (\trans_inst|Add2~7  $ (GND)))
// \trans_inst|Add2~9  = CARRY((!\trans_inst|unendata [4] & !\trans_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\trans_inst|unendata [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~7 ),
	.combout(\trans_inst|Add2~8_combout ),
	.cout(\trans_inst|Add2~9 ));
// synopsys translate_off
defparam \trans_inst|Add2~8 .lut_mask = 16'h3C03;
defparam \trans_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \trans_inst|Add2~10 (
// Equation(s):
// \trans_inst|Add2~10_combout  = (\trans_inst|Equal1~2_combout  & (((!\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (!\trans_inst|Add2~8_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Add2~8_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Equal1~2_combout ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~10 .lut_mask = 16'h04F4;
defparam \trans_inst|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \trans_inst|unendata[4] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~10_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[4] .is_wysiwyg = "true";
defparam \trans_inst|unendata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \trans_inst|encoder|ei~0 (
// Equation(s):
// \trans_inst|encoder|ei~0_combout  = !\trans_inst|unendata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|unendata [4]),
	.cin(gnd),
	.combout(\trans_inst|encoder|ei~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|ei~0 .lut_mask = 16'h00FF;
defparam \trans_inst|encoder|ei~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \trans_inst|encoder|ei (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|ei~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|ei~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|ei .is_wysiwyg = "true";
defparam \trans_inst|encoder|ei .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \trans_inst|encoder|COMPLS6~0 (
// Equation(s):
// \trans_inst|encoder|COMPLS6~0_combout  = (!\trans_inst|encoder|di~q  & (\trans_inst|encoder|l31~combout  & !\trans_inst|encoder|ei~q ))

	.dataa(\trans_inst|encoder|di~q ),
	.datab(gnd),
	.datac(\trans_inst|encoder|l31~combout ),
	.datad(\trans_inst|encoder|ei~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|COMPLS6~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|COMPLS6~0 .lut_mask = 16'h0050;
defparam \trans_inst|encoder|COMPLS6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \trans_inst|comma~2 (
// Equation(s):
// \trans_inst|comma~2_combout  = (\trans_inst|dvalid~q ) # ((\trans_inst|Equal1~1_combout  & (!\trans_inst|count [9] & \trans_inst|Equal1~0_combout )))

	.dataa(\trans_inst|Equal1~1_combout ),
	.datab(\trans_inst|count [9]),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\trans_inst|comma~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|comma~2 .lut_mask = 16'hF2F0;
defparam \trans_inst|comma~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \trans_inst|comma (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|comma~2_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|comma~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|comma .is_wysiwyg = "true";
defparam \trans_inst|comma .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \trans_inst|encoder|ki~feeder (
// Equation(s):
// \trans_inst|encoder|ki~feeder_combout  = \trans_inst|comma~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|comma~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|ki~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|ki~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|encoder|ki~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \trans_inst|encoder|ki (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|ki~feeder_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|ki~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|ki .is_wysiwyg = "true";
defparam \trans_inst|encoder|ki .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \trans_inst|encoder|kin_reg~0 (
// Equation(s):
// \trans_inst|encoder|kin_reg~0_combout  = !\trans_inst|encoder|ki~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|encoder|ki~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|kin_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|kin_reg~0 .lut_mask = 16'h00FF;
defparam \trans_inst|encoder|kin_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \trans_inst|encoder|kin_reg (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|kin_reg~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|kin_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|kin_reg .is_wysiwyg = "true";
defparam \trans_inst|encoder|kin_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \trans_inst|encoder|comb~0 (
// Equation(s):
// \trans_inst|encoder|comb~0_combout  = (\trans_inst|encoder|di~q  & ((\trans_inst|encoder|bi~q  & ((\trans_inst|encoder|ci~q ) # (\trans_inst|encoder|ai~q ))) # (!\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  & \trans_inst|encoder|ai~q )))) # 
// (!\trans_inst|encoder|di~q  & ((\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  & \trans_inst|encoder|ai~q )) # (!\trans_inst|encoder|bi~q  & (!\trans_inst|encoder|ci~q  & !\trans_inst|encoder|ai~q ))))

	.dataa(\trans_inst|encoder|di~q ),
	.datab(\trans_inst|encoder|bi~q ),
	.datac(\trans_inst|encoder|ci~q ),
	.datad(\trans_inst|encoder|ai~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|comb~0 .lut_mask = 16'hE881;
defparam \trans_inst|encoder|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \trans_inst|encoder|dataout_reg~0 (
// Equation(s):
// \trans_inst|encoder|dataout_reg~0_combout  = (\trans_inst|encoder|COMPLS6~0_combout ) # ((\trans_inst|encoder|kin_reg~q ) # ((\trans_inst|encoder|comb~0_combout  & \trans_inst|encoder|ei~q )))

	.dataa(\trans_inst|encoder|COMPLS6~0_combout ),
	.datab(\trans_inst|encoder|kin_reg~q ),
	.datac(\trans_inst|encoder|comb~0_combout ),
	.datad(\trans_inst|encoder|ei~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|dataout_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|dataout_reg~0 .lut_mask = 16'hFEEE;
defparam \trans_inst|encoder|dataout_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \trans_inst|Add2~11 (
// Equation(s):
// \trans_inst|Add2~11_combout  = (\trans_inst|unendata [5] & ((\trans_inst|Add2~9 ) # (GND))) # (!\trans_inst|unendata [5] & (!\trans_inst|Add2~9 ))
// \trans_inst|Add2~12  = CARRY((\trans_inst|unendata [5]) # (!\trans_inst|Add2~9 ))

	.dataa(\trans_inst|unendata [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~9 ),
	.combout(\trans_inst|Add2~11_combout ),
	.cout(\trans_inst|Add2~12 ));
// synopsys translate_off
defparam \trans_inst|Add2~11 .lut_mask = 16'hA5AF;
defparam \trans_inst|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \trans_inst|Add2~13 (
// Equation(s):
// \trans_inst|Add2~13_combout  = (!\trans_inst|Add2~11_combout  & (\trans_inst|dvalid~q  & !\trans_inst|Equal1~2_combout ))

	.dataa(\trans_inst|Add2~11_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Equal1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~13 .lut_mask = 16'h0404;
defparam \trans_inst|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \trans_inst|unendata[5] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~13_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[5] .is_wysiwyg = "true";
defparam \trans_inst|unendata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \trans_inst|Add2~14 (
// Equation(s):
// \trans_inst|Add2~14_combout  = (\trans_inst|unendata [6] & (\trans_inst|Add2~12  $ (GND))) # (!\trans_inst|unendata [6] & (!\trans_inst|Add2~12  & VCC))
// \trans_inst|Add2~15  = CARRY((\trans_inst|unendata [6] & !\trans_inst|Add2~12 ))

	.dataa(gnd),
	.datab(\trans_inst|unendata [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~12 ),
	.combout(\trans_inst|Add2~14_combout ),
	.cout(\trans_inst|Add2~15 ));
// synopsys translate_off
defparam \trans_inst|Add2~14 .lut_mask = 16'hC30C;
defparam \trans_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \trans_inst|Add2~16 (
// Equation(s):
// \trans_inst|Add2~16_combout  = (\trans_inst|Equal1~2_combout  & (((!\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (\trans_inst|Add2~14_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal1~2_combout ),
	.datab(\trans_inst|Add2~14_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~16 .lut_mask = 16'h40EA;
defparam \trans_inst|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \trans_inst|unendata[6] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~16_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[6] .is_wysiwyg = "true";
defparam \trans_inst|unendata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \trans_inst|Add2~17 (
// Equation(s):
// \trans_inst|Add2~17_combout  = \trans_inst|unendata [7] $ (!\trans_inst|Add2~15 )

	.dataa(gnd),
	.datab(\trans_inst|unendata [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\trans_inst|Add2~15 ),
	.combout(\trans_inst|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~17 .lut_mask = 16'hC3C3;
defparam \trans_inst|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \trans_inst|unendata~4 (
// Equation(s):
// \trans_inst|unendata~4_combout  = (\trans_inst|Equal1~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal1~2_combout  & (!\trans_inst|Add2~17_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal1~2_combout ),
	.datab(\trans_inst|Add2~17_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~4_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~4 .lut_mask = 16'hBA10;
defparam \trans_inst|unendata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \trans_inst|unendata[7] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~4_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[7] .is_wysiwyg = "true";
defparam \trans_inst|unendata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \trans_inst|encoder|hi~0 (
// Equation(s):
// \trans_inst|encoder|hi~0_combout  = !\trans_inst|unendata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|unendata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|encoder|hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|hi~0 .lut_mask = 16'h0F0F;
defparam \trans_inst|encoder|hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \trans_inst|encoder|hi (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|hi~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|hi .is_wysiwyg = "true";
defparam \trans_inst|encoder|hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \trans_inst|encoder|hi_reg~feeder (
// Equation(s):
// \trans_inst|encoder|hi_reg~feeder_combout  = \trans_inst|encoder|hi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|encoder|hi~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|hi_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|hi_reg~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|encoder|hi_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \trans_inst|encoder|hi_reg (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|hi_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|hi_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|hi_reg .is_wysiwyg = "true";
defparam \trans_inst|encoder|hi_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \trans_inst|encoder|gi (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|unendata [6]),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|gi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|gi .is_wysiwyg = "true";
defparam \trans_inst|encoder|gi .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \trans_inst|encoder|gi_reg (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|encoder|gi~q ),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|gi_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|gi_reg .is_wysiwyg = "true";
defparam \trans_inst|encoder|gi_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \trans_inst|encoder|fi~0 (
// Equation(s):
// \trans_inst|encoder|fi~0_combout  = !\trans_inst|unendata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|unendata [5]),
	.cin(gnd),
	.combout(\trans_inst|encoder|fi~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|fi~0 .lut_mask = 16'h00FF;
defparam \trans_inst|encoder|fi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \trans_inst|encoder|fi (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|fi~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|fi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|fi .is_wysiwyg = "true";
defparam \trans_inst|encoder|fi .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \trans_inst|encoder|fi_reg (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\trans_inst|encoder|fi~q ),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|fi_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|fi_reg .is_wysiwyg = "true";
defparam \trans_inst|encoder|fi_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \trans_inst|encoder|PD1S6~0 (
// Equation(s):
// \trans_inst|encoder|PD1S6~0_combout  = (\trans_inst|encoder|di~q  & ((\trans_inst|encoder|bi~q  & (\trans_inst|encoder|ci~q  & \trans_inst|encoder|ai~q )) # (!\trans_inst|encoder|bi~q  & (!\trans_inst|encoder|ci~q  & !\trans_inst|encoder|ai~q )))) # 
// (!\trans_inst|encoder|di~q  & ((\trans_inst|encoder|bi~q  & (!\trans_inst|encoder|ci~q  & !\trans_inst|encoder|ai~q )) # (!\trans_inst|encoder|bi~q  & ((!\trans_inst|encoder|ai~q ) # (!\trans_inst|encoder|ci~q )))))

	.dataa(\trans_inst|encoder|di~q ),
	.datab(\trans_inst|encoder|bi~q ),
	.datac(\trans_inst|encoder|ci~q ),
	.datad(\trans_inst|encoder|ai~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|PD1S6~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|PD1S6~0 .lut_mask = 16'h8117;
defparam \trans_inst|encoder|PD1S6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \trans_inst|encoder|PD1S6~1 (
// Equation(s):
// \trans_inst|encoder|PD1S6~1_combout  = (\trans_inst|encoder|PD1S6~0_combout  & (((\trans_inst|encoder|di~q  & !\trans_inst|encoder|ci~q )) # (!\trans_inst|encoder|ei~q )))

	.dataa(\trans_inst|encoder|di~q ),
	.datab(\trans_inst|encoder|ci~q ),
	.datac(\trans_inst|encoder|PD1S6~0_combout ),
	.datad(\trans_inst|encoder|ei~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|PD1S6~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|PD1S6~1 .lut_mask = 16'h20F0;
defparam \trans_inst|encoder|PD1S6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \trans_inst|encoder|comb~1 (
// Equation(s):
// \trans_inst|encoder|comb~1_combout  = (!\trans_inst|encoder|kin_reg~q  & ((!\trans_inst|encoder|ei~q ) # (!\trans_inst|encoder|comb~0_combout )))

	.dataa(\trans_inst|encoder|comb~0_combout ),
	.datab(\trans_inst|encoder|kin_reg~q ),
	.datac(gnd),
	.datad(\trans_inst|encoder|ei~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|comb~1 .lut_mask = 16'h1133;
defparam \trans_inst|encoder|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \trans_inst|encoder|PDL6~0 (
// Equation(s):
// \trans_inst|encoder|PDL6~0_combout  = (\trans_inst|encoder|PD1S6~1_combout  & ((\trans_inst|encoder|COMPLS6~0_combout ) # ((!\trans_inst|encoder|comb~1_combout ) # (!\trans_inst|encoder|LPDL4~q )))) # (!\trans_inst|encoder|PD1S6~1_combout  & 
// ((\trans_inst|encoder|LPDL4~q  $ (!\trans_inst|encoder|comb~1_combout ))))

	.dataa(\trans_inst|encoder|COMPLS6~0_combout ),
	.datab(\trans_inst|encoder|LPDL4~q ),
	.datac(\trans_inst|encoder|PD1S6~1_combout ),
	.datad(\trans_inst|encoder|comb~1_combout ),
	.cin(gnd),
	.combout(\trans_inst|encoder|PDL6~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|PDL6~0 .lut_mask = 16'hBCF3;
defparam \trans_inst|encoder|PDL6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \trans_inst|encoder|LPDL6 (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|PDL6~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|LPDL6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|LPDL6 .is_wysiwyg = "true";
defparam \trans_inst|encoder|LPDL6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \trans_inst|encoder|PDL4~0 (
// Equation(s):
// \trans_inst|encoder|PDL4~0_combout  = \trans_inst|encoder|LPDL6~q  $ (((\trans_inst|encoder|gi_reg~q  & (\trans_inst|encoder|hi_reg~q  & \trans_inst|encoder|fi_reg~q )) # (!\trans_inst|encoder|gi_reg~q  & ((!\trans_inst|encoder|fi_reg~q )))))

	.dataa(\trans_inst|encoder|hi_reg~q ),
	.datab(\trans_inst|encoder|gi_reg~q ),
	.datac(\trans_inst|encoder|fi_reg~q ),
	.datad(\trans_inst|encoder|LPDL6~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|PDL4~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|PDL4~0 .lut_mask = 16'h7C83;
defparam \trans_inst|encoder|PDL4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \trans_inst|encoder|LPDL4 (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|PDL4~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|LPDL4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|LPDL4 .is_wysiwyg = "true";
defparam \trans_inst|encoder|LPDL4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \trans_inst|encoder|dataout_reg~1 (
// Equation(s):
// \trans_inst|encoder|dataout_reg~1_combout  = \trans_inst|encoder|ai~q  $ (((\trans_inst|encoder|LPDL4~q  & (\trans_inst|encoder|dataout_reg~0_combout )) # (!\trans_inst|encoder|LPDL4~q  & ((\trans_inst|encoder|PD1S6~1_combout )))))

	.dataa(\trans_inst|encoder|dataout_reg~0_combout ),
	.datab(\trans_inst|encoder|LPDL4~q ),
	.datac(\trans_inst|encoder|PD1S6~1_combout ),
	.datad(\trans_inst|encoder|ai~q ),
	.cin(gnd),
	.combout(\trans_inst|encoder|dataout_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|dataout_reg~1 .lut_mask = 16'h47B8;
defparam \trans_inst|encoder|dataout_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \trans_inst|encoder|dataout_reg[0] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|dataout_reg~1_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|dataout_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|dataout_reg[0] .is_wysiwyg = "true";
defparam \trans_inst|encoder|dataout_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \trans_inst|encoder|dataout[0]~feeder (
// Equation(s):
// \trans_inst|encoder|dataout[0]~feeder_combout  = \trans_inst|encoder|dataout_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|encoder|dataout_reg [0]),
	.cin(gnd),
	.combout(\trans_inst|encoder|dataout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|encoder|dataout[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|encoder|dataout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \trans_inst|encoder|dataout[0] (
	.clk(!\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|encoder|dataout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|encoder|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|encoder|dataout[0] .is_wysiwyg = "true";
defparam \trans_inst|encoder|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout  = \trans_inst|encoder|dataout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|encoder|dataout [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0] (
	.clk(\trans_inst|rx_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout  = (\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q  & \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|tx_reg [0]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .lut_mask = 16'hF000;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout  = (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q  & \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .lut_mask = 16'h0F00;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout  = (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q  & \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2])

	.dataa(gnd),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .lut_mask = 16'h3030;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 (
// Equation(s):
// \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout  = (!\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q  & \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1])

	.dataa(gnd),
	.datab(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .lut_mask = 16'h3030;
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] (
	.clk(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .is_wysiwyg = "true";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X25_Y24_N25
cycloneive_ddio_out \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.datainhi(gnd),
	.clkhi(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clklo(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.muxsel(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \data_rxp~input (
	.i(data_rxp),
	.ibar(gnd),
	.o(\data_rxp~input_o ));
// synopsys translate_off
defparam \data_rxp~input .bus_hold = "false";
defparam \data_rxp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N22
cycloneive_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
