// Seed: 4099760733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  integer id_6;
  tri1 id_7 = 1'b0;
  module_0(
      id_1, id_6, id_7, id_1, id_6
  );
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wire id_12
);
  assign id_1 = id_8;
endmodule
module module_3 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wand id_2,
    output tri  id_3,
    input  wand id_4,
    output wand id_5
);
  id_7 :
  assert property (@(posedge id_4) {1 == 1, 1})
  else $display(0);
  logic [7:0] id_8;
  module_2(
      id_7, id_5, id_5, id_0, id_7, id_4, id_1, id_7, id_7, id_7, id_4, id_7, id_7
  );
  assign id_8[1] = id_4;
endmodule
