// Seed: 1447001122
module module_0 (
    output supply1 id_0,
    input tri id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1
    , id_25,
    output wor id_2,
    output supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    output wire id_11,
    output uwire id_12,
    output tri id_13,
    inout supply1 id_14,
    output tri id_15,
    output tri0 id_16,
    input tri id_17,
    input tri1 id_18,
    output wor id_19,
    output supply1 id_20,
    input wor id_21,
    output wire id_22,
    input uwire id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  assign modCall_1.type_0 = 0;
  assign id_16 = id_23;
  wire id_27;
endmodule
